Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | */ | |
26 | ||
618563e3 | 27 | #include <linux/dmi.h> |
c1c7af60 JB |
28 | #include <linux/module.h> |
29 | #include <linux/input.h> | |
79e53945 | 30 | #include <linux/i2c.h> |
7662c8bd | 31 | #include <linux/kernel.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
9cce37f4 | 33 | #include <linux/vgaarb.h> |
e0dac65e | 34 | #include <drm/drm_edid.h> |
760285e7 | 35 | #include <drm/drmP.h> |
79e53945 | 36 | #include "intel_drv.h" |
760285e7 | 37 | #include <drm/i915_drm.h> |
79e53945 | 38 | #include "i915_drv.h" |
e5510fac | 39 | #include "i915_trace.h" |
760285e7 DH |
40 | #include <drm/drm_dp_helper.h> |
41 | #include <drm/drm_crtc_helper.h> | |
c0f372b3 | 42 | #include <linux/dma_remapping.h> |
79e53945 | 43 | |
3dec0095 | 44 | static void intel_increase_pllclock(struct drm_crtc *crtc); |
6b383a7f | 45 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on); |
79e53945 | 46 | |
f1f644dc JB |
47 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
48 | struct intel_crtc_config *pipe_config); | |
18442d08 VS |
49 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
50 | struct intel_crtc_config *pipe_config); | |
f1f644dc | 51 | |
e7457a9a DL |
52 | static int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode, |
53 | int x, int y, struct drm_framebuffer *old_fb); | |
eb1bfe80 JB |
54 | static int intel_framebuffer_init(struct drm_device *dev, |
55 | struct intel_framebuffer *ifb, | |
56 | struct drm_mode_fb_cmd2 *mode_cmd, | |
57 | struct drm_i915_gem_object *obj); | |
e7457a9a | 58 | |
79e53945 | 59 | typedef struct { |
0206e353 | 60 | int min, max; |
79e53945 JB |
61 | } intel_range_t; |
62 | ||
63 | typedef struct { | |
0206e353 AJ |
64 | int dot_limit; |
65 | int p2_slow, p2_fast; | |
79e53945 JB |
66 | } intel_p2_t; |
67 | ||
d4906093 ML |
68 | typedef struct intel_limit intel_limit_t; |
69 | struct intel_limit { | |
0206e353 AJ |
70 | intel_range_t dot, vco, n, m, m1, m2, p, p1; |
71 | intel_p2_t p2; | |
d4906093 | 72 | }; |
79e53945 | 73 | |
d2acd215 DV |
74 | int |
75 | intel_pch_rawclk(struct drm_device *dev) | |
76 | { | |
77 | struct drm_i915_private *dev_priv = dev->dev_private; | |
78 | ||
79 | WARN_ON(!HAS_PCH_SPLIT(dev)); | |
80 | ||
81 | return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK; | |
82 | } | |
83 | ||
021357ac CW |
84 | static inline u32 /* units of 100MHz */ |
85 | intel_fdi_link_freq(struct drm_device *dev) | |
86 | { | |
8b99e68c CW |
87 | if (IS_GEN5(dev)) { |
88 | struct drm_i915_private *dev_priv = dev->dev_private; | |
89 | return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2; | |
90 | } else | |
91 | return 27; | |
021357ac CW |
92 | } |
93 | ||
5d536e28 | 94 | static const intel_limit_t intel_limits_i8xx_dac = { |
0206e353 | 95 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 96 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 97 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
98 | .m = { .min = 96, .max = 140 }, |
99 | .m1 = { .min = 18, .max = 26 }, | |
100 | .m2 = { .min = 6, .max = 16 }, | |
101 | .p = { .min = 4, .max = 128 }, | |
102 | .p1 = { .min = 2, .max = 33 }, | |
273e27ca EA |
103 | .p2 = { .dot_limit = 165000, |
104 | .p2_slow = 4, .p2_fast = 2 }, | |
e4b36699 KP |
105 | }; |
106 | ||
5d536e28 DV |
107 | static const intel_limit_t intel_limits_i8xx_dvo = { |
108 | .dot = { .min = 25000, .max = 350000 }, | |
9c333719 | 109 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 110 | .n = { .min = 2, .max = 16 }, |
5d536e28 DV |
111 | .m = { .min = 96, .max = 140 }, |
112 | .m1 = { .min = 18, .max = 26 }, | |
113 | .m2 = { .min = 6, .max = 16 }, | |
114 | .p = { .min = 4, .max = 128 }, | |
115 | .p1 = { .min = 2, .max = 33 }, | |
116 | .p2 = { .dot_limit = 165000, | |
117 | .p2_slow = 4, .p2_fast = 4 }, | |
118 | }; | |
119 | ||
e4b36699 | 120 | static const intel_limit_t intel_limits_i8xx_lvds = { |
0206e353 | 121 | .dot = { .min = 25000, .max = 350000 }, |
9c333719 | 122 | .vco = { .min = 908000, .max = 1512000 }, |
91dbe5fb | 123 | .n = { .min = 2, .max = 16 }, |
0206e353 AJ |
124 | .m = { .min = 96, .max = 140 }, |
125 | .m1 = { .min = 18, .max = 26 }, | |
126 | .m2 = { .min = 6, .max = 16 }, | |
127 | .p = { .min = 4, .max = 128 }, | |
128 | .p1 = { .min = 1, .max = 6 }, | |
273e27ca EA |
129 | .p2 = { .dot_limit = 165000, |
130 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 | 131 | }; |
273e27ca | 132 | |
e4b36699 | 133 | static const intel_limit_t intel_limits_i9xx_sdvo = { |
0206e353 AJ |
134 | .dot = { .min = 20000, .max = 400000 }, |
135 | .vco = { .min = 1400000, .max = 2800000 }, | |
136 | .n = { .min = 1, .max = 6 }, | |
137 | .m = { .min = 70, .max = 120 }, | |
4f7dfb67 PJ |
138 | .m1 = { .min = 8, .max = 18 }, |
139 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
140 | .p = { .min = 5, .max = 80 }, |
141 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
142 | .p2 = { .dot_limit = 200000, |
143 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
144 | }; |
145 | ||
146 | static const intel_limit_t intel_limits_i9xx_lvds = { | |
0206e353 AJ |
147 | .dot = { .min = 20000, .max = 400000 }, |
148 | .vco = { .min = 1400000, .max = 2800000 }, | |
149 | .n = { .min = 1, .max = 6 }, | |
150 | .m = { .min = 70, .max = 120 }, | |
53a7d2d1 PJ |
151 | .m1 = { .min = 8, .max = 18 }, |
152 | .m2 = { .min = 3, .max = 7 }, | |
0206e353 AJ |
153 | .p = { .min = 7, .max = 98 }, |
154 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
155 | .p2 = { .dot_limit = 112000, |
156 | .p2_slow = 14, .p2_fast = 7 }, | |
e4b36699 KP |
157 | }; |
158 | ||
273e27ca | 159 | |
e4b36699 | 160 | static const intel_limit_t intel_limits_g4x_sdvo = { |
273e27ca EA |
161 | .dot = { .min = 25000, .max = 270000 }, |
162 | .vco = { .min = 1750000, .max = 3500000}, | |
163 | .n = { .min = 1, .max = 4 }, | |
164 | .m = { .min = 104, .max = 138 }, | |
165 | .m1 = { .min = 17, .max = 23 }, | |
166 | .m2 = { .min = 5, .max = 11 }, | |
167 | .p = { .min = 10, .max = 30 }, | |
168 | .p1 = { .min = 1, .max = 3}, | |
169 | .p2 = { .dot_limit = 270000, | |
170 | .p2_slow = 10, | |
171 | .p2_fast = 10 | |
044c7c41 | 172 | }, |
e4b36699 KP |
173 | }; |
174 | ||
175 | static const intel_limit_t intel_limits_g4x_hdmi = { | |
273e27ca EA |
176 | .dot = { .min = 22000, .max = 400000 }, |
177 | .vco = { .min = 1750000, .max = 3500000}, | |
178 | .n = { .min = 1, .max = 4 }, | |
179 | .m = { .min = 104, .max = 138 }, | |
180 | .m1 = { .min = 16, .max = 23 }, | |
181 | .m2 = { .min = 5, .max = 11 }, | |
182 | .p = { .min = 5, .max = 80 }, | |
183 | .p1 = { .min = 1, .max = 8}, | |
184 | .p2 = { .dot_limit = 165000, | |
185 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
186 | }; |
187 | ||
188 | static const intel_limit_t intel_limits_g4x_single_channel_lvds = { | |
273e27ca EA |
189 | .dot = { .min = 20000, .max = 115000 }, |
190 | .vco = { .min = 1750000, .max = 3500000 }, | |
191 | .n = { .min = 1, .max = 3 }, | |
192 | .m = { .min = 104, .max = 138 }, | |
193 | .m1 = { .min = 17, .max = 23 }, | |
194 | .m2 = { .min = 5, .max = 11 }, | |
195 | .p = { .min = 28, .max = 112 }, | |
196 | .p1 = { .min = 2, .max = 8 }, | |
197 | .p2 = { .dot_limit = 0, | |
198 | .p2_slow = 14, .p2_fast = 14 | |
044c7c41 | 199 | }, |
e4b36699 KP |
200 | }; |
201 | ||
202 | static const intel_limit_t intel_limits_g4x_dual_channel_lvds = { | |
273e27ca EA |
203 | .dot = { .min = 80000, .max = 224000 }, |
204 | .vco = { .min = 1750000, .max = 3500000 }, | |
205 | .n = { .min = 1, .max = 3 }, | |
206 | .m = { .min = 104, .max = 138 }, | |
207 | .m1 = { .min = 17, .max = 23 }, | |
208 | .m2 = { .min = 5, .max = 11 }, | |
209 | .p = { .min = 14, .max = 42 }, | |
210 | .p1 = { .min = 2, .max = 6 }, | |
211 | .p2 = { .dot_limit = 0, | |
212 | .p2_slow = 7, .p2_fast = 7 | |
044c7c41 | 213 | }, |
e4b36699 KP |
214 | }; |
215 | ||
f2b115e6 | 216 | static const intel_limit_t intel_limits_pineview_sdvo = { |
0206e353 AJ |
217 | .dot = { .min = 20000, .max = 400000}, |
218 | .vco = { .min = 1700000, .max = 3500000 }, | |
273e27ca | 219 | /* Pineview's Ncounter is a ring counter */ |
0206e353 AJ |
220 | .n = { .min = 3, .max = 6 }, |
221 | .m = { .min = 2, .max = 256 }, | |
273e27ca | 222 | /* Pineview only has one combined m divider, which we treat as m2. */ |
0206e353 AJ |
223 | .m1 = { .min = 0, .max = 0 }, |
224 | .m2 = { .min = 0, .max = 254 }, | |
225 | .p = { .min = 5, .max = 80 }, | |
226 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
227 | .p2 = { .dot_limit = 200000, |
228 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
229 | }; |
230 | ||
f2b115e6 | 231 | static const intel_limit_t intel_limits_pineview_lvds = { |
0206e353 AJ |
232 | .dot = { .min = 20000, .max = 400000 }, |
233 | .vco = { .min = 1700000, .max = 3500000 }, | |
234 | .n = { .min = 3, .max = 6 }, | |
235 | .m = { .min = 2, .max = 256 }, | |
236 | .m1 = { .min = 0, .max = 0 }, | |
237 | .m2 = { .min = 0, .max = 254 }, | |
238 | .p = { .min = 7, .max = 112 }, | |
239 | .p1 = { .min = 1, .max = 8 }, | |
273e27ca EA |
240 | .p2 = { .dot_limit = 112000, |
241 | .p2_slow = 14, .p2_fast = 14 }, | |
e4b36699 KP |
242 | }; |
243 | ||
273e27ca EA |
244 | /* Ironlake / Sandybridge |
245 | * | |
246 | * We calculate clock using (register_value + 2) for N/M1/M2, so here | |
247 | * the range value for them is (actual_value - 2). | |
248 | */ | |
b91ad0ec | 249 | static const intel_limit_t intel_limits_ironlake_dac = { |
273e27ca EA |
250 | .dot = { .min = 25000, .max = 350000 }, |
251 | .vco = { .min = 1760000, .max = 3510000 }, | |
252 | .n = { .min = 1, .max = 5 }, | |
253 | .m = { .min = 79, .max = 127 }, | |
254 | .m1 = { .min = 12, .max = 22 }, | |
255 | .m2 = { .min = 5, .max = 9 }, | |
256 | .p = { .min = 5, .max = 80 }, | |
257 | .p1 = { .min = 1, .max = 8 }, | |
258 | .p2 = { .dot_limit = 225000, | |
259 | .p2_slow = 10, .p2_fast = 5 }, | |
e4b36699 KP |
260 | }; |
261 | ||
b91ad0ec | 262 | static const intel_limit_t intel_limits_ironlake_single_lvds = { |
273e27ca EA |
263 | .dot = { .min = 25000, .max = 350000 }, |
264 | .vco = { .min = 1760000, .max = 3510000 }, | |
265 | .n = { .min = 1, .max = 3 }, | |
266 | .m = { .min = 79, .max = 118 }, | |
267 | .m1 = { .min = 12, .max = 22 }, | |
268 | .m2 = { .min = 5, .max = 9 }, | |
269 | .p = { .min = 28, .max = 112 }, | |
270 | .p1 = { .min = 2, .max = 8 }, | |
271 | .p2 = { .dot_limit = 225000, | |
272 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
273 | }; |
274 | ||
275 | static const intel_limit_t intel_limits_ironlake_dual_lvds = { | |
273e27ca EA |
276 | .dot = { .min = 25000, .max = 350000 }, |
277 | .vco = { .min = 1760000, .max = 3510000 }, | |
278 | .n = { .min = 1, .max = 3 }, | |
279 | .m = { .min = 79, .max = 127 }, | |
280 | .m1 = { .min = 12, .max = 22 }, | |
281 | .m2 = { .min = 5, .max = 9 }, | |
282 | .p = { .min = 14, .max = 56 }, | |
283 | .p1 = { .min = 2, .max = 8 }, | |
284 | .p2 = { .dot_limit = 225000, | |
285 | .p2_slow = 7, .p2_fast = 7 }, | |
b91ad0ec ZW |
286 | }; |
287 | ||
273e27ca | 288 | /* LVDS 100mhz refclk limits. */ |
b91ad0ec | 289 | static const intel_limit_t intel_limits_ironlake_single_lvds_100m = { |
273e27ca EA |
290 | .dot = { .min = 25000, .max = 350000 }, |
291 | .vco = { .min = 1760000, .max = 3510000 }, | |
292 | .n = { .min = 1, .max = 2 }, | |
293 | .m = { .min = 79, .max = 126 }, | |
294 | .m1 = { .min = 12, .max = 22 }, | |
295 | .m2 = { .min = 5, .max = 9 }, | |
296 | .p = { .min = 28, .max = 112 }, | |
0206e353 | 297 | .p1 = { .min = 2, .max = 8 }, |
273e27ca EA |
298 | .p2 = { .dot_limit = 225000, |
299 | .p2_slow = 14, .p2_fast = 14 }, | |
b91ad0ec ZW |
300 | }; |
301 | ||
302 | static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = { | |
273e27ca EA |
303 | .dot = { .min = 25000, .max = 350000 }, |
304 | .vco = { .min = 1760000, .max = 3510000 }, | |
305 | .n = { .min = 1, .max = 3 }, | |
306 | .m = { .min = 79, .max = 126 }, | |
307 | .m1 = { .min = 12, .max = 22 }, | |
308 | .m2 = { .min = 5, .max = 9 }, | |
309 | .p = { .min = 14, .max = 42 }, | |
0206e353 | 310 | .p1 = { .min = 2, .max = 6 }, |
273e27ca EA |
311 | .p2 = { .dot_limit = 225000, |
312 | .p2_slow = 7, .p2_fast = 7 }, | |
4547668a ZY |
313 | }; |
314 | ||
dc730512 | 315 | static const intel_limit_t intel_limits_vlv = { |
f01b7962 VS |
316 | /* |
317 | * These are the data rate limits (measured in fast clocks) | |
318 | * since those are the strictest limits we have. The fast | |
319 | * clock and actual rate limits are more relaxed, so checking | |
320 | * them would make no difference. | |
321 | */ | |
322 | .dot = { .min = 25000 * 5, .max = 270000 * 5 }, | |
75e53986 | 323 | .vco = { .min = 4000000, .max = 6000000 }, |
a0c4da24 | 324 | .n = { .min = 1, .max = 7 }, |
a0c4da24 JB |
325 | .m1 = { .min = 2, .max = 3 }, |
326 | .m2 = { .min = 11, .max = 156 }, | |
b99ab663 | 327 | .p1 = { .min = 2, .max = 3 }, |
5fdc9c49 | 328 | .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */ |
a0c4da24 JB |
329 | }; |
330 | ||
6b4bf1c4 VS |
331 | static void vlv_clock(int refclk, intel_clock_t *clock) |
332 | { | |
333 | clock->m = clock->m1 * clock->m2; | |
334 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e VS |
335 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
336 | return; | |
fb03ac01 VS |
337 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
338 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
6b4bf1c4 VS |
339 | } |
340 | ||
e0638cdf PZ |
341 | /** |
342 | * Returns whether any output on the specified pipe is of the specified type | |
343 | */ | |
344 | static bool intel_pipe_has_type(struct drm_crtc *crtc, int type) | |
345 | { | |
346 | struct drm_device *dev = crtc->dev; | |
347 | struct intel_encoder *encoder; | |
348 | ||
349 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
350 | if (encoder->type == type) | |
351 | return true; | |
352 | ||
353 | return false; | |
354 | } | |
355 | ||
1b894b59 CW |
356 | static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc, |
357 | int refclk) | |
2c07245f | 358 | { |
b91ad0ec | 359 | struct drm_device *dev = crtc->dev; |
2c07245f | 360 | const intel_limit_t *limit; |
b91ad0ec ZW |
361 | |
362 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
1974cad0 | 363 | if (intel_is_dual_link_lvds(dev)) { |
1b894b59 | 364 | if (refclk == 100000) |
b91ad0ec ZW |
365 | limit = &intel_limits_ironlake_dual_lvds_100m; |
366 | else | |
367 | limit = &intel_limits_ironlake_dual_lvds; | |
368 | } else { | |
1b894b59 | 369 | if (refclk == 100000) |
b91ad0ec ZW |
370 | limit = &intel_limits_ironlake_single_lvds_100m; |
371 | else | |
372 | limit = &intel_limits_ironlake_single_lvds; | |
373 | } | |
c6bb3538 | 374 | } else |
b91ad0ec | 375 | limit = &intel_limits_ironlake_dac; |
2c07245f ZW |
376 | |
377 | return limit; | |
378 | } | |
379 | ||
044c7c41 ML |
380 | static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc) |
381 | { | |
382 | struct drm_device *dev = crtc->dev; | |
044c7c41 ML |
383 | const intel_limit_t *limit; |
384 | ||
385 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
1974cad0 | 386 | if (intel_is_dual_link_lvds(dev)) |
e4b36699 | 387 | limit = &intel_limits_g4x_dual_channel_lvds; |
044c7c41 | 388 | else |
e4b36699 | 389 | limit = &intel_limits_g4x_single_channel_lvds; |
044c7c41 ML |
390 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) || |
391 | intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) { | |
e4b36699 | 392 | limit = &intel_limits_g4x_hdmi; |
044c7c41 | 393 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) { |
e4b36699 | 394 | limit = &intel_limits_g4x_sdvo; |
044c7c41 | 395 | } else /* The option is for other outputs */ |
e4b36699 | 396 | limit = &intel_limits_i9xx_sdvo; |
044c7c41 ML |
397 | |
398 | return limit; | |
399 | } | |
400 | ||
1b894b59 | 401 | static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk) |
79e53945 JB |
402 | { |
403 | struct drm_device *dev = crtc->dev; | |
404 | const intel_limit_t *limit; | |
405 | ||
bad720ff | 406 | if (HAS_PCH_SPLIT(dev)) |
1b894b59 | 407 | limit = intel_ironlake_limit(crtc, refclk); |
2c07245f | 408 | else if (IS_G4X(dev)) { |
044c7c41 | 409 | limit = intel_g4x_limit(crtc); |
f2b115e6 | 410 | } else if (IS_PINEVIEW(dev)) { |
2177832f | 411 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) |
f2b115e6 | 412 | limit = &intel_limits_pineview_lvds; |
2177832f | 413 | else |
f2b115e6 | 414 | limit = &intel_limits_pineview_sdvo; |
a0c4da24 | 415 | } else if (IS_VALLEYVIEW(dev)) { |
dc730512 | 416 | limit = &intel_limits_vlv; |
a6c45cf0 CW |
417 | } else if (!IS_GEN2(dev)) { |
418 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
419 | limit = &intel_limits_i9xx_lvds; | |
420 | else | |
421 | limit = &intel_limits_i9xx_sdvo; | |
79e53945 JB |
422 | } else { |
423 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) | |
e4b36699 | 424 | limit = &intel_limits_i8xx_lvds; |
5d536e28 | 425 | else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO)) |
e4b36699 | 426 | limit = &intel_limits_i8xx_dvo; |
5d536e28 DV |
427 | else |
428 | limit = &intel_limits_i8xx_dac; | |
79e53945 JB |
429 | } |
430 | return limit; | |
431 | } | |
432 | ||
f2b115e6 AJ |
433 | /* m1 is reserved as 0 in Pineview, n is a ring counter */ |
434 | static void pineview_clock(int refclk, intel_clock_t *clock) | |
79e53945 | 435 | { |
2177832f SL |
436 | clock->m = clock->m2 + 2; |
437 | clock->p = clock->p1 * clock->p2; | |
ed5ca77e VS |
438 | if (WARN_ON(clock->n == 0 || clock->p == 0)) |
439 | return; | |
fb03ac01 VS |
440 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n); |
441 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
2177832f SL |
442 | } |
443 | ||
7429e9d4 DV |
444 | static uint32_t i9xx_dpll_compute_m(struct dpll *dpll) |
445 | { | |
446 | return 5 * (dpll->m1 + 2) + (dpll->m2 + 2); | |
447 | } | |
448 | ||
ac58c3f0 | 449 | static void i9xx_clock(int refclk, intel_clock_t *clock) |
2177832f | 450 | { |
7429e9d4 | 451 | clock->m = i9xx_dpll_compute_m(clock); |
79e53945 | 452 | clock->p = clock->p1 * clock->p2; |
ed5ca77e VS |
453 | if (WARN_ON(clock->n + 2 == 0 || clock->p == 0)) |
454 | return; | |
fb03ac01 VS |
455 | clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2); |
456 | clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p); | |
79e53945 JB |
457 | } |
458 | ||
7c04d1d9 | 459 | #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0) |
79e53945 JB |
460 | /** |
461 | * Returns whether the given set of divisors are valid for a given refclk with | |
462 | * the given connectors. | |
463 | */ | |
464 | ||
1b894b59 CW |
465 | static bool intel_PLL_is_valid(struct drm_device *dev, |
466 | const intel_limit_t *limit, | |
467 | const intel_clock_t *clock) | |
79e53945 | 468 | { |
f01b7962 VS |
469 | if (clock->n < limit->n.min || limit->n.max < clock->n) |
470 | INTELPllInvalid("n out of range\n"); | |
79e53945 | 471 | if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) |
0206e353 | 472 | INTELPllInvalid("p1 out of range\n"); |
79e53945 | 473 | if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) |
0206e353 | 474 | INTELPllInvalid("m2 out of range\n"); |
79e53945 | 475 | if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) |
0206e353 | 476 | INTELPllInvalid("m1 out of range\n"); |
f01b7962 VS |
477 | |
478 | if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev)) | |
479 | if (clock->m1 <= clock->m2) | |
480 | INTELPllInvalid("m1 <= m2\n"); | |
481 | ||
482 | if (!IS_VALLEYVIEW(dev)) { | |
483 | if (clock->p < limit->p.min || limit->p.max < clock->p) | |
484 | INTELPllInvalid("p out of range\n"); | |
485 | if (clock->m < limit->m.min || limit->m.max < clock->m) | |
486 | INTELPllInvalid("m out of range\n"); | |
487 | } | |
488 | ||
79e53945 | 489 | if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) |
0206e353 | 490 | INTELPllInvalid("vco out of range\n"); |
79e53945 JB |
491 | /* XXX: We may need to be checking "Dot clock" depending on the multiplier, |
492 | * connector, etc., rather than just a single range. | |
493 | */ | |
494 | if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) | |
0206e353 | 495 | INTELPllInvalid("dot out of range\n"); |
79e53945 JB |
496 | |
497 | return true; | |
498 | } | |
499 | ||
d4906093 | 500 | static bool |
ee9300bb | 501 | i9xx_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc, |
cec2f356 SP |
502 | int target, int refclk, intel_clock_t *match_clock, |
503 | intel_clock_t *best_clock) | |
79e53945 JB |
504 | { |
505 | struct drm_device *dev = crtc->dev; | |
79e53945 | 506 | intel_clock_t clock; |
79e53945 JB |
507 | int err = target; |
508 | ||
a210b028 | 509 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { |
79e53945 | 510 | /* |
a210b028 DV |
511 | * For LVDS just rely on its current settings for dual-channel. |
512 | * We haven't figured out how to reliably set up different | |
513 | * single/dual channel state, if we even can. | |
79e53945 | 514 | */ |
1974cad0 | 515 | if (intel_is_dual_link_lvds(dev)) |
79e53945 JB |
516 | clock.p2 = limit->p2.p2_fast; |
517 | else | |
518 | clock.p2 = limit->p2.p2_slow; | |
519 | } else { | |
520 | if (target < limit->p2.dot_limit) | |
521 | clock.p2 = limit->p2.p2_slow; | |
522 | else | |
523 | clock.p2 = limit->p2.p2_fast; | |
524 | } | |
525 | ||
0206e353 | 526 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 527 | |
42158660 ZY |
528 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
529 | clock.m1++) { | |
530 | for (clock.m2 = limit->m2.min; | |
531 | clock.m2 <= limit->m2.max; clock.m2++) { | |
c0efc387 | 532 | if (clock.m2 >= clock.m1) |
42158660 ZY |
533 | break; |
534 | for (clock.n = limit->n.min; | |
535 | clock.n <= limit->n.max; clock.n++) { | |
536 | for (clock.p1 = limit->p1.min; | |
537 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
538 | int this_err; |
539 | ||
ac58c3f0 DV |
540 | i9xx_clock(refclk, &clock); |
541 | if (!intel_PLL_is_valid(dev, limit, | |
542 | &clock)) | |
543 | continue; | |
544 | if (match_clock && | |
545 | clock.p != match_clock->p) | |
546 | continue; | |
547 | ||
548 | this_err = abs(clock.dot - target); | |
549 | if (this_err < err) { | |
550 | *best_clock = clock; | |
551 | err = this_err; | |
552 | } | |
553 | } | |
554 | } | |
555 | } | |
556 | } | |
557 | ||
558 | return (err != target); | |
559 | } | |
560 | ||
561 | static bool | |
ee9300bb DV |
562 | pnv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc, |
563 | int target, int refclk, intel_clock_t *match_clock, | |
564 | intel_clock_t *best_clock) | |
79e53945 JB |
565 | { |
566 | struct drm_device *dev = crtc->dev; | |
79e53945 | 567 | intel_clock_t clock; |
79e53945 JB |
568 | int err = target; |
569 | ||
a210b028 | 570 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { |
79e53945 | 571 | /* |
a210b028 DV |
572 | * For LVDS just rely on its current settings for dual-channel. |
573 | * We haven't figured out how to reliably set up different | |
574 | * single/dual channel state, if we even can. | |
79e53945 | 575 | */ |
1974cad0 | 576 | if (intel_is_dual_link_lvds(dev)) |
79e53945 JB |
577 | clock.p2 = limit->p2.p2_fast; |
578 | else | |
579 | clock.p2 = limit->p2.p2_slow; | |
580 | } else { | |
581 | if (target < limit->p2.dot_limit) | |
582 | clock.p2 = limit->p2.p2_slow; | |
583 | else | |
584 | clock.p2 = limit->p2.p2_fast; | |
585 | } | |
586 | ||
0206e353 | 587 | memset(best_clock, 0, sizeof(*best_clock)); |
79e53945 | 588 | |
42158660 ZY |
589 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; |
590 | clock.m1++) { | |
591 | for (clock.m2 = limit->m2.min; | |
592 | clock.m2 <= limit->m2.max; clock.m2++) { | |
42158660 ZY |
593 | for (clock.n = limit->n.min; |
594 | clock.n <= limit->n.max; clock.n++) { | |
595 | for (clock.p1 = limit->p1.min; | |
596 | clock.p1 <= limit->p1.max; clock.p1++) { | |
79e53945 JB |
597 | int this_err; |
598 | ||
ac58c3f0 | 599 | pineview_clock(refclk, &clock); |
1b894b59 CW |
600 | if (!intel_PLL_is_valid(dev, limit, |
601 | &clock)) | |
79e53945 | 602 | continue; |
cec2f356 SP |
603 | if (match_clock && |
604 | clock.p != match_clock->p) | |
605 | continue; | |
79e53945 JB |
606 | |
607 | this_err = abs(clock.dot - target); | |
608 | if (this_err < err) { | |
609 | *best_clock = clock; | |
610 | err = this_err; | |
611 | } | |
612 | } | |
613 | } | |
614 | } | |
615 | } | |
616 | ||
617 | return (err != target); | |
618 | } | |
619 | ||
d4906093 | 620 | static bool |
ee9300bb DV |
621 | g4x_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc, |
622 | int target, int refclk, intel_clock_t *match_clock, | |
623 | intel_clock_t *best_clock) | |
d4906093 ML |
624 | { |
625 | struct drm_device *dev = crtc->dev; | |
d4906093 ML |
626 | intel_clock_t clock; |
627 | int max_n; | |
628 | bool found; | |
6ba770dc AJ |
629 | /* approximately equals target * 0.00585 */ |
630 | int err_most = (target >> 8) + (target >> 9); | |
d4906093 ML |
631 | found = false; |
632 | ||
633 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) { | |
1974cad0 | 634 | if (intel_is_dual_link_lvds(dev)) |
d4906093 ML |
635 | clock.p2 = limit->p2.p2_fast; |
636 | else | |
637 | clock.p2 = limit->p2.p2_slow; | |
638 | } else { | |
639 | if (target < limit->p2.dot_limit) | |
640 | clock.p2 = limit->p2.p2_slow; | |
641 | else | |
642 | clock.p2 = limit->p2.p2_fast; | |
643 | } | |
644 | ||
645 | memset(best_clock, 0, sizeof(*best_clock)); | |
646 | max_n = limit->n.max; | |
f77f13e2 | 647 | /* based on hardware requirement, prefer smaller n to precision */ |
d4906093 | 648 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
f77f13e2 | 649 | /* based on hardware requirement, prefere larger m1,m2 */ |
d4906093 ML |
650 | for (clock.m1 = limit->m1.max; |
651 | clock.m1 >= limit->m1.min; clock.m1--) { | |
652 | for (clock.m2 = limit->m2.max; | |
653 | clock.m2 >= limit->m2.min; clock.m2--) { | |
654 | for (clock.p1 = limit->p1.max; | |
655 | clock.p1 >= limit->p1.min; clock.p1--) { | |
656 | int this_err; | |
657 | ||
ac58c3f0 | 658 | i9xx_clock(refclk, &clock); |
1b894b59 CW |
659 | if (!intel_PLL_is_valid(dev, limit, |
660 | &clock)) | |
d4906093 | 661 | continue; |
1b894b59 CW |
662 | |
663 | this_err = abs(clock.dot - target); | |
d4906093 ML |
664 | if (this_err < err_most) { |
665 | *best_clock = clock; | |
666 | err_most = this_err; | |
667 | max_n = clock.n; | |
668 | found = true; | |
669 | } | |
670 | } | |
671 | } | |
672 | } | |
673 | } | |
2c07245f ZW |
674 | return found; |
675 | } | |
676 | ||
a0c4da24 | 677 | static bool |
ee9300bb DV |
678 | vlv_find_best_dpll(const intel_limit_t *limit, struct drm_crtc *crtc, |
679 | int target, int refclk, intel_clock_t *match_clock, | |
680 | intel_clock_t *best_clock) | |
a0c4da24 | 681 | { |
f01b7962 | 682 | struct drm_device *dev = crtc->dev; |
6b4bf1c4 | 683 | intel_clock_t clock; |
69e4f900 | 684 | unsigned int bestppm = 1000000; |
27e639bf VS |
685 | /* min update 19.2 MHz */ |
686 | int max_n = min(limit->n.max, refclk / 19200); | |
49e497ef | 687 | bool found = false; |
a0c4da24 | 688 | |
6b4bf1c4 VS |
689 | target *= 5; /* fast clock */ |
690 | ||
691 | memset(best_clock, 0, sizeof(*best_clock)); | |
a0c4da24 JB |
692 | |
693 | /* based on hardware requirement, prefer smaller n to precision */ | |
27e639bf | 694 | for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) { |
811bbf05 | 695 | for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) { |
889059d8 | 696 | for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow; |
c1a9ae43 | 697 | clock.p2 -= clock.p2 > 10 ? 2 : 1) { |
6b4bf1c4 | 698 | clock.p = clock.p1 * clock.p2; |
a0c4da24 | 699 | /* based on hardware requirement, prefer bigger m1,m2 values */ |
6b4bf1c4 | 700 | for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) { |
69e4f900 VS |
701 | unsigned int ppm, diff; |
702 | ||
6b4bf1c4 VS |
703 | clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n, |
704 | refclk * clock.m1); | |
705 | ||
706 | vlv_clock(refclk, &clock); | |
43b0ac53 | 707 | |
f01b7962 VS |
708 | if (!intel_PLL_is_valid(dev, limit, |
709 | &clock)) | |
43b0ac53 VS |
710 | continue; |
711 | ||
6b4bf1c4 VS |
712 | diff = abs(clock.dot - target); |
713 | ppm = div_u64(1000000ULL * diff, target); | |
714 | ||
715 | if (ppm < 100 && clock.p > best_clock->p) { | |
43b0ac53 | 716 | bestppm = 0; |
6b4bf1c4 | 717 | *best_clock = clock; |
49e497ef | 718 | found = true; |
43b0ac53 | 719 | } |
6b4bf1c4 | 720 | |
c686122c | 721 | if (bestppm >= 10 && ppm < bestppm - 10) { |
69e4f900 | 722 | bestppm = ppm; |
6b4bf1c4 | 723 | *best_clock = clock; |
49e497ef | 724 | found = true; |
a0c4da24 JB |
725 | } |
726 | } | |
727 | } | |
728 | } | |
729 | } | |
a0c4da24 | 730 | |
49e497ef | 731 | return found; |
a0c4da24 | 732 | } |
a4fc5ed6 | 733 | |
20ddf665 VS |
734 | bool intel_crtc_active(struct drm_crtc *crtc) |
735 | { | |
736 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
737 | ||
738 | /* Be paranoid as we can arrive here with only partial | |
739 | * state retrieved from the hardware during setup. | |
740 | * | |
241bfc38 | 741 | * We can ditch the adjusted_mode.crtc_clock check as soon |
20ddf665 VS |
742 | * as Haswell has gained clock readout/fastboot support. |
743 | * | |
744 | * We can ditch the crtc->fb check as soon as we can | |
745 | * properly reconstruct framebuffers. | |
746 | */ | |
747 | return intel_crtc->active && crtc->fb && | |
241bfc38 | 748 | intel_crtc->config.adjusted_mode.crtc_clock; |
20ddf665 VS |
749 | } |
750 | ||
a5c961d1 PZ |
751 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
752 | enum pipe pipe) | |
753 | { | |
754 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
755 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
756 | ||
3b117c8f | 757 | return intel_crtc->config.cpu_transcoder; |
a5c961d1 PZ |
758 | } |
759 | ||
57e22f4a | 760 | static void g4x_wait_for_vblank(struct drm_device *dev, int pipe) |
a928d536 PZ |
761 | { |
762 | struct drm_i915_private *dev_priv = dev->dev_private; | |
57e22f4a | 763 | u32 frame, frame_reg = PIPE_FRMCOUNT_GM45(pipe); |
a928d536 PZ |
764 | |
765 | frame = I915_READ(frame_reg); | |
766 | ||
767 | if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50)) | |
768 | DRM_DEBUG_KMS("vblank wait timed out\n"); | |
769 | } | |
770 | ||
9d0498a2 JB |
771 | /** |
772 | * intel_wait_for_vblank - wait for vblank on a given pipe | |
773 | * @dev: drm device | |
774 | * @pipe: pipe to wait for | |
775 | * | |
776 | * Wait for vblank to occur on a given pipe. Needed for various bits of | |
777 | * mode setting code. | |
778 | */ | |
779 | void intel_wait_for_vblank(struct drm_device *dev, int pipe) | |
79e53945 | 780 | { |
9d0498a2 | 781 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 782 | int pipestat_reg = PIPESTAT(pipe); |
9d0498a2 | 783 | |
57e22f4a VS |
784 | if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { |
785 | g4x_wait_for_vblank(dev, pipe); | |
a928d536 PZ |
786 | return; |
787 | } | |
788 | ||
300387c0 CW |
789 | /* Clear existing vblank status. Note this will clear any other |
790 | * sticky status fields as well. | |
791 | * | |
792 | * This races with i915_driver_irq_handler() with the result | |
793 | * that either function could miss a vblank event. Here it is not | |
794 | * fatal, as we will either wait upon the next vblank interrupt or | |
795 | * timeout. Generally speaking intel_wait_for_vblank() is only | |
796 | * called during modeset at which time the GPU should be idle and | |
797 | * should *not* be performing page flips and thus not waiting on | |
798 | * vblanks... | |
799 | * Currently, the result of us stealing a vblank from the irq | |
800 | * handler is that a single frame will be skipped during swapbuffers. | |
801 | */ | |
802 | I915_WRITE(pipestat_reg, | |
803 | I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS); | |
804 | ||
9d0498a2 | 805 | /* Wait for vblank interrupt bit to set */ |
481b6af3 CW |
806 | if (wait_for(I915_READ(pipestat_reg) & |
807 | PIPE_VBLANK_INTERRUPT_STATUS, | |
808 | 50)) | |
9d0498a2 JB |
809 | DRM_DEBUG_KMS("vblank wait timed out\n"); |
810 | } | |
811 | ||
fbf49ea2 VS |
812 | static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe) |
813 | { | |
814 | struct drm_i915_private *dev_priv = dev->dev_private; | |
815 | u32 reg = PIPEDSL(pipe); | |
816 | u32 line1, line2; | |
817 | u32 line_mask; | |
818 | ||
819 | if (IS_GEN2(dev)) | |
820 | line_mask = DSL_LINEMASK_GEN2; | |
821 | else | |
822 | line_mask = DSL_LINEMASK_GEN3; | |
823 | ||
824 | line1 = I915_READ(reg) & line_mask; | |
825 | mdelay(5); | |
826 | line2 = I915_READ(reg) & line_mask; | |
827 | ||
828 | return line1 == line2; | |
829 | } | |
830 | ||
ab7ad7f6 KP |
831 | /* |
832 | * intel_wait_for_pipe_off - wait for pipe to turn off | |
9d0498a2 JB |
833 | * @dev: drm device |
834 | * @pipe: pipe to wait for | |
835 | * | |
836 | * After disabling a pipe, we can't wait for vblank in the usual way, | |
837 | * spinning on the vblank interrupt status bit, since we won't actually | |
838 | * see an interrupt when the pipe is disabled. | |
839 | * | |
ab7ad7f6 KP |
840 | * On Gen4 and above: |
841 | * wait for the pipe register state bit to turn off | |
842 | * | |
843 | * Otherwise: | |
844 | * wait for the display line value to settle (it usually | |
845 | * ends up stopping at the start of the next frame). | |
58e10eb9 | 846 | * |
9d0498a2 | 847 | */ |
58e10eb9 | 848 | void intel_wait_for_pipe_off(struct drm_device *dev, int pipe) |
9d0498a2 JB |
849 | { |
850 | struct drm_i915_private *dev_priv = dev->dev_private; | |
702e7a56 PZ |
851 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
852 | pipe); | |
ab7ad7f6 KP |
853 | |
854 | if (INTEL_INFO(dev)->gen >= 4) { | |
702e7a56 | 855 | int reg = PIPECONF(cpu_transcoder); |
ab7ad7f6 KP |
856 | |
857 | /* Wait for the Pipe State to go off */ | |
58e10eb9 CW |
858 | if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0, |
859 | 100)) | |
284637d9 | 860 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 861 | } else { |
ab7ad7f6 | 862 | /* Wait for the display line to settle */ |
fbf49ea2 | 863 | if (wait_for(pipe_dsl_stopped(dev, pipe), 100)) |
284637d9 | 864 | WARN(1, "pipe_off wait timed out\n"); |
ab7ad7f6 | 865 | } |
79e53945 JB |
866 | } |
867 | ||
b0ea7d37 DL |
868 | /* |
869 | * ibx_digital_port_connected - is the specified port connected? | |
870 | * @dev_priv: i915 private structure | |
871 | * @port: the port to test | |
872 | * | |
873 | * Returns true if @port is connected, false otherwise. | |
874 | */ | |
875 | bool ibx_digital_port_connected(struct drm_i915_private *dev_priv, | |
876 | struct intel_digital_port *port) | |
877 | { | |
878 | u32 bit; | |
879 | ||
c36346e3 DL |
880 | if (HAS_PCH_IBX(dev_priv->dev)) { |
881 | switch(port->port) { | |
882 | case PORT_B: | |
883 | bit = SDE_PORTB_HOTPLUG; | |
884 | break; | |
885 | case PORT_C: | |
886 | bit = SDE_PORTC_HOTPLUG; | |
887 | break; | |
888 | case PORT_D: | |
889 | bit = SDE_PORTD_HOTPLUG; | |
890 | break; | |
891 | default: | |
892 | return true; | |
893 | } | |
894 | } else { | |
895 | switch(port->port) { | |
896 | case PORT_B: | |
897 | bit = SDE_PORTB_HOTPLUG_CPT; | |
898 | break; | |
899 | case PORT_C: | |
900 | bit = SDE_PORTC_HOTPLUG_CPT; | |
901 | break; | |
902 | case PORT_D: | |
903 | bit = SDE_PORTD_HOTPLUG_CPT; | |
904 | break; | |
905 | default: | |
906 | return true; | |
907 | } | |
b0ea7d37 DL |
908 | } |
909 | ||
910 | return I915_READ(SDEISR) & bit; | |
911 | } | |
912 | ||
b24e7179 JB |
913 | static const char *state_string(bool enabled) |
914 | { | |
915 | return enabled ? "on" : "off"; | |
916 | } | |
917 | ||
918 | /* Only for pre-ILK configs */ | |
55607e8a DV |
919 | void assert_pll(struct drm_i915_private *dev_priv, |
920 | enum pipe pipe, bool state) | |
b24e7179 JB |
921 | { |
922 | int reg; | |
923 | u32 val; | |
924 | bool cur_state; | |
925 | ||
926 | reg = DPLL(pipe); | |
927 | val = I915_READ(reg); | |
928 | cur_state = !!(val & DPLL_VCO_ENABLE); | |
929 | WARN(cur_state != state, | |
930 | "PLL state assertion failure (expected %s, current %s)\n", | |
931 | state_string(state), state_string(cur_state)); | |
932 | } | |
b24e7179 | 933 | |
23538ef1 JN |
934 | /* XXX: the dsi pll is shared between MIPI DSI ports */ |
935 | static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state) | |
936 | { | |
937 | u32 val; | |
938 | bool cur_state; | |
939 | ||
940 | mutex_lock(&dev_priv->dpio_lock); | |
941 | val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL); | |
942 | mutex_unlock(&dev_priv->dpio_lock); | |
943 | ||
944 | cur_state = val & DSI_PLL_VCO_EN; | |
945 | WARN(cur_state != state, | |
946 | "DSI PLL state assertion failure (expected %s, current %s)\n", | |
947 | state_string(state), state_string(cur_state)); | |
948 | } | |
949 | #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true) | |
950 | #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false) | |
951 | ||
55607e8a | 952 | struct intel_shared_dpll * |
e2b78267 DV |
953 | intel_crtc_to_shared_dpll(struct intel_crtc *crtc) |
954 | { | |
955 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
956 | ||
a43f6e0f | 957 | if (crtc->config.shared_dpll < 0) |
e2b78267 DV |
958 | return NULL; |
959 | ||
a43f6e0f | 960 | return &dev_priv->shared_dplls[crtc->config.shared_dpll]; |
e2b78267 DV |
961 | } |
962 | ||
040484af | 963 | /* For ILK+ */ |
55607e8a DV |
964 | void assert_shared_dpll(struct drm_i915_private *dev_priv, |
965 | struct intel_shared_dpll *pll, | |
966 | bool state) | |
040484af | 967 | { |
040484af | 968 | bool cur_state; |
5358901f | 969 | struct intel_dpll_hw_state hw_state; |
040484af | 970 | |
9d82aa17 ED |
971 | if (HAS_PCH_LPT(dev_priv->dev)) { |
972 | DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n"); | |
973 | return; | |
974 | } | |
975 | ||
92b27b08 | 976 | if (WARN (!pll, |
46edb027 | 977 | "asserting DPLL %s with no DPLL\n", state_string(state))) |
ee7b9f93 | 978 | return; |
ee7b9f93 | 979 | |
5358901f | 980 | cur_state = pll->get_hw_state(dev_priv, pll, &hw_state); |
92b27b08 | 981 | WARN(cur_state != state, |
5358901f DV |
982 | "%s assertion failure (expected %s, current %s)\n", |
983 | pll->name, state_string(state), state_string(cur_state)); | |
040484af | 984 | } |
040484af JB |
985 | |
986 | static void assert_fdi_tx(struct drm_i915_private *dev_priv, | |
987 | enum pipe pipe, bool state) | |
988 | { | |
989 | int reg; | |
990 | u32 val; | |
991 | bool cur_state; | |
ad80a810 PZ |
992 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
993 | pipe); | |
040484af | 994 | |
affa9354 PZ |
995 | if (HAS_DDI(dev_priv->dev)) { |
996 | /* DDI does not have a specific FDI_TX register */ | |
ad80a810 | 997 | reg = TRANS_DDI_FUNC_CTL(cpu_transcoder); |
bf507ef7 | 998 | val = I915_READ(reg); |
ad80a810 | 999 | cur_state = !!(val & TRANS_DDI_FUNC_ENABLE); |
bf507ef7 ED |
1000 | } else { |
1001 | reg = FDI_TX_CTL(pipe); | |
1002 | val = I915_READ(reg); | |
1003 | cur_state = !!(val & FDI_TX_ENABLE); | |
1004 | } | |
040484af JB |
1005 | WARN(cur_state != state, |
1006 | "FDI TX state assertion failure (expected %s, current %s)\n", | |
1007 | state_string(state), state_string(cur_state)); | |
1008 | } | |
1009 | #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true) | |
1010 | #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false) | |
1011 | ||
1012 | static void assert_fdi_rx(struct drm_i915_private *dev_priv, | |
1013 | enum pipe pipe, bool state) | |
1014 | { | |
1015 | int reg; | |
1016 | u32 val; | |
1017 | bool cur_state; | |
1018 | ||
d63fa0dc PZ |
1019 | reg = FDI_RX_CTL(pipe); |
1020 | val = I915_READ(reg); | |
1021 | cur_state = !!(val & FDI_RX_ENABLE); | |
040484af JB |
1022 | WARN(cur_state != state, |
1023 | "FDI RX state assertion failure (expected %s, current %s)\n", | |
1024 | state_string(state), state_string(cur_state)); | |
1025 | } | |
1026 | #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true) | |
1027 | #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false) | |
1028 | ||
1029 | static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv, | |
1030 | enum pipe pipe) | |
1031 | { | |
1032 | int reg; | |
1033 | u32 val; | |
1034 | ||
1035 | /* ILK FDI PLL is always enabled */ | |
3d13ef2e | 1036 | if (INTEL_INFO(dev_priv->dev)->gen == 5) |
040484af JB |
1037 | return; |
1038 | ||
bf507ef7 | 1039 | /* On Haswell, DDI ports are responsible for the FDI PLL setup */ |
affa9354 | 1040 | if (HAS_DDI(dev_priv->dev)) |
bf507ef7 ED |
1041 | return; |
1042 | ||
040484af JB |
1043 | reg = FDI_TX_CTL(pipe); |
1044 | val = I915_READ(reg); | |
1045 | WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n"); | |
1046 | } | |
1047 | ||
55607e8a DV |
1048 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1049 | enum pipe pipe, bool state) | |
040484af JB |
1050 | { |
1051 | int reg; | |
1052 | u32 val; | |
55607e8a | 1053 | bool cur_state; |
040484af JB |
1054 | |
1055 | reg = FDI_RX_CTL(pipe); | |
1056 | val = I915_READ(reg); | |
55607e8a DV |
1057 | cur_state = !!(val & FDI_RX_PLL_ENABLE); |
1058 | WARN(cur_state != state, | |
1059 | "FDI RX PLL assertion failure (expected %s, current %s)\n", | |
1060 | state_string(state), state_string(cur_state)); | |
040484af JB |
1061 | } |
1062 | ||
ea0760cf JB |
1063 | static void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1064 | enum pipe pipe) | |
1065 | { | |
1066 | int pp_reg, lvds_reg; | |
1067 | u32 val; | |
1068 | enum pipe panel_pipe = PIPE_A; | |
0de3b485 | 1069 | bool locked = true; |
ea0760cf JB |
1070 | |
1071 | if (HAS_PCH_SPLIT(dev_priv->dev)) { | |
1072 | pp_reg = PCH_PP_CONTROL; | |
1073 | lvds_reg = PCH_LVDS; | |
1074 | } else { | |
1075 | pp_reg = PP_CONTROL; | |
1076 | lvds_reg = LVDS; | |
1077 | } | |
1078 | ||
1079 | val = I915_READ(pp_reg); | |
1080 | if (!(val & PANEL_POWER_ON) || | |
1081 | ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS)) | |
1082 | locked = false; | |
1083 | ||
1084 | if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT) | |
1085 | panel_pipe = PIPE_B; | |
1086 | ||
1087 | WARN(panel_pipe == pipe && locked, | |
1088 | "panel assertion failure, pipe %c regs locked\n", | |
9db4a9c7 | 1089 | pipe_name(pipe)); |
ea0760cf JB |
1090 | } |
1091 | ||
93ce0ba6 JN |
1092 | static void assert_cursor(struct drm_i915_private *dev_priv, |
1093 | enum pipe pipe, bool state) | |
1094 | { | |
1095 | struct drm_device *dev = dev_priv->dev; | |
1096 | bool cur_state; | |
1097 | ||
d9d82081 | 1098 | if (IS_845G(dev) || IS_I865G(dev)) |
93ce0ba6 | 1099 | cur_state = I915_READ(_CURACNTR) & CURSOR_ENABLE; |
d9d82081 | 1100 | else if (INTEL_INFO(dev)->gen <= 6 || IS_VALLEYVIEW(dev)) |
93ce0ba6 | 1101 | cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE; |
d9d82081 PZ |
1102 | else |
1103 | cur_state = I915_READ(CURCNTR_IVB(pipe)) & CURSOR_MODE; | |
93ce0ba6 JN |
1104 | |
1105 | WARN(cur_state != state, | |
1106 | "cursor on pipe %c assertion failure (expected %s, current %s)\n", | |
1107 | pipe_name(pipe), state_string(state), state_string(cur_state)); | |
1108 | } | |
1109 | #define assert_cursor_enabled(d, p) assert_cursor(d, p, true) | |
1110 | #define assert_cursor_disabled(d, p) assert_cursor(d, p, false) | |
1111 | ||
b840d907 JB |
1112 | void assert_pipe(struct drm_i915_private *dev_priv, |
1113 | enum pipe pipe, bool state) | |
b24e7179 JB |
1114 | { |
1115 | int reg; | |
1116 | u32 val; | |
63d7bbe9 | 1117 | bool cur_state; |
702e7a56 PZ |
1118 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1119 | pipe); | |
b24e7179 | 1120 | |
8e636784 DV |
1121 | /* if we need the pipe A quirk it must be always on */ |
1122 | if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) | |
1123 | state = true; | |
1124 | ||
da7e29bd | 1125 | if (!intel_display_power_enabled(dev_priv, |
b97186f0 | 1126 | POWER_DOMAIN_TRANSCODER(cpu_transcoder))) { |
69310161 PZ |
1127 | cur_state = false; |
1128 | } else { | |
1129 | reg = PIPECONF(cpu_transcoder); | |
1130 | val = I915_READ(reg); | |
1131 | cur_state = !!(val & PIPECONF_ENABLE); | |
1132 | } | |
1133 | ||
63d7bbe9 JB |
1134 | WARN(cur_state != state, |
1135 | "pipe %c assertion failure (expected %s, current %s)\n", | |
9db4a9c7 | 1136 | pipe_name(pipe), state_string(state), state_string(cur_state)); |
b24e7179 JB |
1137 | } |
1138 | ||
931872fc CW |
1139 | static void assert_plane(struct drm_i915_private *dev_priv, |
1140 | enum plane plane, bool state) | |
b24e7179 JB |
1141 | { |
1142 | int reg; | |
1143 | u32 val; | |
931872fc | 1144 | bool cur_state; |
b24e7179 JB |
1145 | |
1146 | reg = DSPCNTR(plane); | |
1147 | val = I915_READ(reg); | |
931872fc CW |
1148 | cur_state = !!(val & DISPLAY_PLANE_ENABLE); |
1149 | WARN(cur_state != state, | |
1150 | "plane %c assertion failure (expected %s, current %s)\n", | |
1151 | plane_name(plane), state_string(state), state_string(cur_state)); | |
b24e7179 JB |
1152 | } |
1153 | ||
931872fc CW |
1154 | #define assert_plane_enabled(d, p) assert_plane(d, p, true) |
1155 | #define assert_plane_disabled(d, p) assert_plane(d, p, false) | |
1156 | ||
b24e7179 JB |
1157 | static void assert_planes_disabled(struct drm_i915_private *dev_priv, |
1158 | enum pipe pipe) | |
1159 | { | |
653e1026 | 1160 | struct drm_device *dev = dev_priv->dev; |
b24e7179 JB |
1161 | int reg, i; |
1162 | u32 val; | |
1163 | int cur_pipe; | |
1164 | ||
653e1026 VS |
1165 | /* Primary planes are fixed to pipes on gen4+ */ |
1166 | if (INTEL_INFO(dev)->gen >= 4) { | |
28c05794 AJ |
1167 | reg = DSPCNTR(pipe); |
1168 | val = I915_READ(reg); | |
1169 | WARN((val & DISPLAY_PLANE_ENABLE), | |
1170 | "plane %c assertion failure, should be disabled but not\n", | |
1171 | plane_name(pipe)); | |
19ec1358 | 1172 | return; |
28c05794 | 1173 | } |
19ec1358 | 1174 | |
b24e7179 | 1175 | /* Need to check both planes against the pipe */ |
08e2a7de | 1176 | for_each_pipe(i) { |
b24e7179 JB |
1177 | reg = DSPCNTR(i); |
1178 | val = I915_READ(reg); | |
1179 | cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >> | |
1180 | DISPPLANE_SEL_PIPE_SHIFT; | |
1181 | WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe, | |
9db4a9c7 JB |
1182 | "plane %c assertion failure, should be off on pipe %c but is still active\n", |
1183 | plane_name(i), pipe_name(pipe)); | |
b24e7179 JB |
1184 | } |
1185 | } | |
1186 | ||
19332d7a JB |
1187 | static void assert_sprites_disabled(struct drm_i915_private *dev_priv, |
1188 | enum pipe pipe) | |
1189 | { | |
20674eef | 1190 | struct drm_device *dev = dev_priv->dev; |
1fe47785 | 1191 | int reg, sprite; |
19332d7a JB |
1192 | u32 val; |
1193 | ||
20674eef | 1194 | if (IS_VALLEYVIEW(dev)) { |
1fe47785 DL |
1195 | for_each_sprite(pipe, sprite) { |
1196 | reg = SPCNTR(pipe, sprite); | |
20674eef VS |
1197 | val = I915_READ(reg); |
1198 | WARN((val & SP_ENABLE), | |
1199 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", | |
1fe47785 | 1200 | sprite_name(pipe, sprite), pipe_name(pipe)); |
20674eef VS |
1201 | } |
1202 | } else if (INTEL_INFO(dev)->gen >= 7) { | |
1203 | reg = SPRCTL(pipe); | |
19332d7a | 1204 | val = I915_READ(reg); |
20674eef | 1205 | WARN((val & SPRITE_ENABLE), |
06da8da2 | 1206 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef VS |
1207 | plane_name(pipe), pipe_name(pipe)); |
1208 | } else if (INTEL_INFO(dev)->gen >= 5) { | |
1209 | reg = DVSCNTR(pipe); | |
19332d7a | 1210 | val = I915_READ(reg); |
20674eef | 1211 | WARN((val & DVS_ENABLE), |
06da8da2 | 1212 | "sprite %c assertion failure, should be off on pipe %c but is still active\n", |
20674eef | 1213 | plane_name(pipe), pipe_name(pipe)); |
19332d7a JB |
1214 | } |
1215 | } | |
1216 | ||
89eff4be | 1217 | static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv) |
92f2584a JB |
1218 | { |
1219 | u32 val; | |
1220 | bool enabled; | |
1221 | ||
89eff4be | 1222 | WARN_ON(!(HAS_PCH_IBX(dev_priv->dev) || HAS_PCH_CPT(dev_priv->dev))); |
9d82aa17 | 1223 | |
92f2584a JB |
1224 | val = I915_READ(PCH_DREF_CONTROL); |
1225 | enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK | | |
1226 | DREF_SUPERSPREAD_SOURCE_MASK)); | |
1227 | WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n"); | |
1228 | } | |
1229 | ||
ab9412ba DV |
1230 | static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1231 | enum pipe pipe) | |
92f2584a JB |
1232 | { |
1233 | int reg; | |
1234 | u32 val; | |
1235 | bool enabled; | |
1236 | ||
ab9412ba | 1237 | reg = PCH_TRANSCONF(pipe); |
92f2584a JB |
1238 | val = I915_READ(reg); |
1239 | enabled = !!(val & TRANS_ENABLE); | |
9db4a9c7 JB |
1240 | WARN(enabled, |
1241 | "transcoder assertion failed, should be off on pipe %c but is still active\n", | |
1242 | pipe_name(pipe)); | |
92f2584a JB |
1243 | } |
1244 | ||
4e634389 KP |
1245 | static bool dp_pipe_enabled(struct drm_i915_private *dev_priv, |
1246 | enum pipe pipe, u32 port_sel, u32 val) | |
f0575e92 KP |
1247 | { |
1248 | if ((val & DP_PORT_EN) == 0) | |
1249 | return false; | |
1250 | ||
1251 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1252 | u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe); | |
1253 | u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg); | |
1254 | if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel) | |
1255 | return false; | |
1256 | } else { | |
1257 | if ((val & DP_PIPE_MASK) != (pipe << 30)) | |
1258 | return false; | |
1259 | } | |
1260 | return true; | |
1261 | } | |
1262 | ||
1519b995 KP |
1263 | static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv, |
1264 | enum pipe pipe, u32 val) | |
1265 | { | |
dc0fa718 | 1266 | if ((val & SDVO_ENABLE) == 0) |
1519b995 KP |
1267 | return false; |
1268 | ||
1269 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
dc0fa718 | 1270 | if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe)) |
1519b995 KP |
1271 | return false; |
1272 | } else { | |
dc0fa718 | 1273 | if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe)) |
1519b995 KP |
1274 | return false; |
1275 | } | |
1276 | return true; | |
1277 | } | |
1278 | ||
1279 | static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv, | |
1280 | enum pipe pipe, u32 val) | |
1281 | { | |
1282 | if ((val & LVDS_PORT_EN) == 0) | |
1283 | return false; | |
1284 | ||
1285 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1286 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1287 | return false; | |
1288 | } else { | |
1289 | if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe)) | |
1290 | return false; | |
1291 | } | |
1292 | return true; | |
1293 | } | |
1294 | ||
1295 | static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv, | |
1296 | enum pipe pipe, u32 val) | |
1297 | { | |
1298 | if ((val & ADPA_DAC_ENABLE) == 0) | |
1299 | return false; | |
1300 | if (HAS_PCH_CPT(dev_priv->dev)) { | |
1301 | if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe)) | |
1302 | return false; | |
1303 | } else { | |
1304 | if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe)) | |
1305 | return false; | |
1306 | } | |
1307 | return true; | |
1308 | } | |
1309 | ||
291906f1 | 1310 | static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, |
f0575e92 | 1311 | enum pipe pipe, int reg, u32 port_sel) |
291906f1 | 1312 | { |
47a05eca | 1313 | u32 val = I915_READ(reg); |
4e634389 | 1314 | WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val), |
291906f1 | 1315 | "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1316 | reg, pipe_name(pipe)); |
de9a35ab | 1317 | |
75c5da27 DV |
1318 | WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0 |
1319 | && (val & DP_PIPEB_SELECT), | |
de9a35ab | 1320 | "IBX PCH dp port still using transcoder B\n"); |
291906f1 JB |
1321 | } |
1322 | ||
1323 | static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, | |
1324 | enum pipe pipe, int reg) | |
1325 | { | |
47a05eca | 1326 | u32 val = I915_READ(reg); |
b70ad586 | 1327 | WARN(hdmi_pipe_enabled(dev_priv, pipe, val), |
23c99e77 | 1328 | "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1329 | reg, pipe_name(pipe)); |
de9a35ab | 1330 | |
dc0fa718 | 1331 | WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0 |
75c5da27 | 1332 | && (val & SDVO_PIPE_B_SELECT), |
de9a35ab | 1333 | "IBX PCH hdmi port still using transcoder B\n"); |
291906f1 JB |
1334 | } |
1335 | ||
1336 | static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, | |
1337 | enum pipe pipe) | |
1338 | { | |
1339 | int reg; | |
1340 | u32 val; | |
291906f1 | 1341 | |
f0575e92 KP |
1342 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B); |
1343 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C); | |
1344 | assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D); | |
291906f1 JB |
1345 | |
1346 | reg = PCH_ADPA; | |
1347 | val = I915_READ(reg); | |
b70ad586 | 1348 | WARN(adpa_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1349 | "PCH VGA enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1350 | pipe_name(pipe)); |
291906f1 JB |
1351 | |
1352 | reg = PCH_LVDS; | |
1353 | val = I915_READ(reg); | |
b70ad586 | 1354 | WARN(lvds_pipe_enabled(dev_priv, pipe, val), |
291906f1 | 1355 | "PCH LVDS enabled on transcoder %c, should be disabled\n", |
9db4a9c7 | 1356 | pipe_name(pipe)); |
291906f1 | 1357 | |
e2debe91 PZ |
1358 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB); |
1359 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC); | |
1360 | assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID); | |
291906f1 JB |
1361 | } |
1362 | ||
40e9cf64 JB |
1363 | static void intel_init_dpio(struct drm_device *dev) |
1364 | { | |
1365 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1366 | ||
1367 | if (!IS_VALLEYVIEW(dev)) | |
1368 | return; | |
1369 | ||
e4607fcf | 1370 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO; |
5382f5f3 JB |
1371 | } |
1372 | ||
1373 | static void intel_reset_dpio(struct drm_device *dev) | |
1374 | { | |
1375 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1376 | ||
1377 | if (!IS_VALLEYVIEW(dev)) | |
1378 | return; | |
1379 | ||
e5cbfbfb ID |
1380 | /* |
1381 | * Enable the CRI clock source so we can get at the display and the | |
1382 | * reference clock for VGA hotplug / manual detection. | |
1383 | */ | |
404faabc | 1384 | I915_WRITE(DPLL(PIPE_B), I915_READ(DPLL(PIPE_B)) | |
e5cbfbfb | 1385 | DPLL_REFA_CLK_ENABLE_VLV | |
404faabc ID |
1386 | DPLL_INTEGRATED_CRI_CLK_VLV); |
1387 | ||
40e9cf64 JB |
1388 | /* |
1389 | * From VLV2A0_DP_eDP_DPIO_driver_vbios_notes_10.docx - | |
1390 | * 6. De-assert cmn_reset/side_reset. Same as VLV X0. | |
1391 | * a. GUnit 0x2110 bit[0] set to 1 (def 0) | |
1392 | * b. The other bits such as sfr settings / modesel may all be set | |
1393 | * to 0. | |
1394 | * | |
1395 | * This should only be done on init and resume from S3 with both | |
1396 | * PLLs disabled, or we risk losing DPIO and PLL synchronization. | |
1397 | */ | |
1398 | I915_WRITE(DPIO_CTL, I915_READ(DPIO_CTL) | DPIO_CMNRST); | |
1399 | } | |
1400 | ||
426115cf | 1401 | static void vlv_enable_pll(struct intel_crtc *crtc) |
87442f73 | 1402 | { |
426115cf DV |
1403 | struct drm_device *dev = crtc->base.dev; |
1404 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1405 | int reg = DPLL(crtc->pipe); | |
1406 | u32 dpll = crtc->config.dpll_hw_state.dpll; | |
87442f73 | 1407 | |
426115cf | 1408 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87442f73 DV |
1409 | |
1410 | /* No really, not for ILK+ */ | |
1411 | BUG_ON(!IS_VALLEYVIEW(dev_priv->dev)); | |
1412 | ||
1413 | /* PLL is protected by panel, make sure we can write it */ | |
1414 | if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev)) | |
426115cf | 1415 | assert_panel_unlocked(dev_priv, crtc->pipe); |
87442f73 | 1416 | |
426115cf DV |
1417 | I915_WRITE(reg, dpll); |
1418 | POSTING_READ(reg); | |
1419 | udelay(150); | |
1420 | ||
1421 | if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1)) | |
1422 | DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe); | |
1423 | ||
1424 | I915_WRITE(DPLL_MD(crtc->pipe), crtc->config.dpll_hw_state.dpll_md); | |
1425 | POSTING_READ(DPLL_MD(crtc->pipe)); | |
87442f73 DV |
1426 | |
1427 | /* We do this three times for luck */ | |
426115cf | 1428 | I915_WRITE(reg, dpll); |
87442f73 DV |
1429 | POSTING_READ(reg); |
1430 | udelay(150); /* wait for warmup */ | |
426115cf | 1431 | I915_WRITE(reg, dpll); |
87442f73 DV |
1432 | POSTING_READ(reg); |
1433 | udelay(150); /* wait for warmup */ | |
426115cf | 1434 | I915_WRITE(reg, dpll); |
87442f73 DV |
1435 | POSTING_READ(reg); |
1436 | udelay(150); /* wait for warmup */ | |
1437 | } | |
1438 | ||
66e3d5c0 | 1439 | static void i9xx_enable_pll(struct intel_crtc *crtc) |
63d7bbe9 | 1440 | { |
66e3d5c0 DV |
1441 | struct drm_device *dev = crtc->base.dev; |
1442 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1443 | int reg = DPLL(crtc->pipe); | |
1444 | u32 dpll = crtc->config.dpll_hw_state.dpll; | |
63d7bbe9 | 1445 | |
66e3d5c0 | 1446 | assert_pipe_disabled(dev_priv, crtc->pipe); |
58c6eaa2 | 1447 | |
63d7bbe9 | 1448 | /* No really, not for ILK+ */ |
3d13ef2e | 1449 | BUG_ON(INTEL_INFO(dev)->gen >= 5); |
63d7bbe9 JB |
1450 | |
1451 | /* PLL is protected by panel, make sure we can write it */ | |
66e3d5c0 DV |
1452 | if (IS_MOBILE(dev) && !IS_I830(dev)) |
1453 | assert_panel_unlocked(dev_priv, crtc->pipe); | |
63d7bbe9 | 1454 | |
66e3d5c0 DV |
1455 | I915_WRITE(reg, dpll); |
1456 | ||
1457 | /* Wait for the clocks to stabilize. */ | |
1458 | POSTING_READ(reg); | |
1459 | udelay(150); | |
1460 | ||
1461 | if (INTEL_INFO(dev)->gen >= 4) { | |
1462 | I915_WRITE(DPLL_MD(crtc->pipe), | |
1463 | crtc->config.dpll_hw_state.dpll_md); | |
1464 | } else { | |
1465 | /* The pixel multiplier can only be updated once the | |
1466 | * DPLL is enabled and the clocks are stable. | |
1467 | * | |
1468 | * So write it again. | |
1469 | */ | |
1470 | I915_WRITE(reg, dpll); | |
1471 | } | |
63d7bbe9 JB |
1472 | |
1473 | /* We do this three times for luck */ | |
66e3d5c0 | 1474 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1475 | POSTING_READ(reg); |
1476 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1477 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1478 | POSTING_READ(reg); |
1479 | udelay(150); /* wait for warmup */ | |
66e3d5c0 | 1480 | I915_WRITE(reg, dpll); |
63d7bbe9 JB |
1481 | POSTING_READ(reg); |
1482 | udelay(150); /* wait for warmup */ | |
1483 | } | |
1484 | ||
1485 | /** | |
50b44a44 | 1486 | * i9xx_disable_pll - disable a PLL |
63d7bbe9 JB |
1487 | * @dev_priv: i915 private structure |
1488 | * @pipe: pipe PLL to disable | |
1489 | * | |
1490 | * Disable the PLL for @pipe, making sure the pipe is off first. | |
1491 | * | |
1492 | * Note! This is for pre-ILK only. | |
1493 | */ | |
50b44a44 | 1494 | static void i9xx_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) |
63d7bbe9 | 1495 | { |
63d7bbe9 JB |
1496 | /* Don't disable pipe A or pipe A PLLs if needed */ |
1497 | if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE)) | |
1498 | return; | |
1499 | ||
1500 | /* Make sure the pipe isn't still relying on us */ | |
1501 | assert_pipe_disabled(dev_priv, pipe); | |
1502 | ||
50b44a44 DV |
1503 | I915_WRITE(DPLL(pipe), 0); |
1504 | POSTING_READ(DPLL(pipe)); | |
63d7bbe9 JB |
1505 | } |
1506 | ||
f6071166 JB |
1507 | static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe) |
1508 | { | |
1509 | u32 val = 0; | |
1510 | ||
1511 | /* Make sure the pipe isn't still relying on us */ | |
1512 | assert_pipe_disabled(dev_priv, pipe); | |
1513 | ||
e5cbfbfb ID |
1514 | /* |
1515 | * Leave integrated clock source and reference clock enabled for pipe B. | |
1516 | * The latter is needed for VGA hotplug / manual detection. | |
1517 | */ | |
f6071166 | 1518 | if (pipe == PIPE_B) |
e5cbfbfb | 1519 | val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REFA_CLK_ENABLE_VLV; |
f6071166 JB |
1520 | I915_WRITE(DPLL(pipe), val); |
1521 | POSTING_READ(DPLL(pipe)); | |
1522 | } | |
1523 | ||
e4607fcf CML |
1524 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
1525 | struct intel_digital_port *dport) | |
89b667f8 JB |
1526 | { |
1527 | u32 port_mask; | |
1528 | ||
e4607fcf CML |
1529 | switch (dport->port) { |
1530 | case PORT_B: | |
89b667f8 | 1531 | port_mask = DPLL_PORTB_READY_MASK; |
e4607fcf CML |
1532 | break; |
1533 | case PORT_C: | |
89b667f8 | 1534 | port_mask = DPLL_PORTC_READY_MASK; |
e4607fcf CML |
1535 | break; |
1536 | default: | |
1537 | BUG(); | |
1538 | } | |
89b667f8 JB |
1539 | |
1540 | if (wait_for((I915_READ(DPLL(0)) & port_mask) == 0, 1000)) | |
1541 | WARN(1, "timed out waiting for port %c ready: 0x%08x\n", | |
be46ffd4 | 1542 | port_name(dport->port), I915_READ(DPLL(0))); |
89b667f8 JB |
1543 | } |
1544 | ||
92f2584a | 1545 | /** |
e72f9fbf | 1546 | * ironlake_enable_shared_dpll - enable PCH PLL |
92f2584a JB |
1547 | * @dev_priv: i915 private structure |
1548 | * @pipe: pipe PLL to enable | |
1549 | * | |
1550 | * The PCH PLL needs to be enabled before the PCH transcoder, since it | |
1551 | * drives the transcoder clock. | |
1552 | */ | |
e2b78267 | 1553 | static void ironlake_enable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1554 | { |
3d13ef2e DL |
1555 | struct drm_device *dev = crtc->base.dev; |
1556 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1557 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
92f2584a | 1558 | |
48da64a8 | 1559 | /* PCH PLLs only available on ILK, SNB and IVB */ |
3d13ef2e | 1560 | BUG_ON(INTEL_INFO(dev)->gen < 5); |
87a875bb | 1561 | if (WARN_ON(pll == NULL)) |
48da64a8 CW |
1562 | return; |
1563 | ||
1564 | if (WARN_ON(pll->refcount == 0)) | |
1565 | return; | |
ee7b9f93 | 1566 | |
46edb027 DV |
1567 | DRM_DEBUG_KMS("enable %s (active %d, on? %d)for crtc %d\n", |
1568 | pll->name, pll->active, pll->on, | |
e2b78267 | 1569 | crtc->base.base.id); |
92f2584a | 1570 | |
cdbd2316 DV |
1571 | if (pll->active++) { |
1572 | WARN_ON(!pll->on); | |
e9d6944e | 1573 | assert_shared_dpll_enabled(dev_priv, pll); |
ee7b9f93 JB |
1574 | return; |
1575 | } | |
f4a091c7 | 1576 | WARN_ON(pll->on); |
ee7b9f93 | 1577 | |
46edb027 | 1578 | DRM_DEBUG_KMS("enabling %s\n", pll->name); |
e7b903d2 | 1579 | pll->enable(dev_priv, pll); |
ee7b9f93 | 1580 | pll->on = true; |
92f2584a JB |
1581 | } |
1582 | ||
e2b78267 | 1583 | static void intel_disable_shared_dpll(struct intel_crtc *crtc) |
92f2584a | 1584 | { |
3d13ef2e DL |
1585 | struct drm_device *dev = crtc->base.dev; |
1586 | struct drm_i915_private *dev_priv = dev->dev_private; | |
e2b78267 | 1587 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
4c609cb8 | 1588 | |
92f2584a | 1589 | /* PCH only available on ILK+ */ |
3d13ef2e | 1590 | BUG_ON(INTEL_INFO(dev)->gen < 5); |
87a875bb | 1591 | if (WARN_ON(pll == NULL)) |
ee7b9f93 | 1592 | return; |
92f2584a | 1593 | |
48da64a8 CW |
1594 | if (WARN_ON(pll->refcount == 0)) |
1595 | return; | |
7a419866 | 1596 | |
46edb027 DV |
1597 | DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n", |
1598 | pll->name, pll->active, pll->on, | |
e2b78267 | 1599 | crtc->base.base.id); |
7a419866 | 1600 | |
48da64a8 | 1601 | if (WARN_ON(pll->active == 0)) { |
e9d6944e | 1602 | assert_shared_dpll_disabled(dev_priv, pll); |
48da64a8 CW |
1603 | return; |
1604 | } | |
1605 | ||
e9d6944e | 1606 | assert_shared_dpll_enabled(dev_priv, pll); |
f4a091c7 | 1607 | WARN_ON(!pll->on); |
cdbd2316 | 1608 | if (--pll->active) |
7a419866 | 1609 | return; |
ee7b9f93 | 1610 | |
46edb027 | 1611 | DRM_DEBUG_KMS("disabling %s\n", pll->name); |
e7b903d2 | 1612 | pll->disable(dev_priv, pll); |
ee7b9f93 | 1613 | pll->on = false; |
92f2584a JB |
1614 | } |
1615 | ||
b8a4f404 PZ |
1616 | static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
1617 | enum pipe pipe) | |
040484af | 1618 | { |
23670b32 | 1619 | struct drm_device *dev = dev_priv->dev; |
7c26e5c6 | 1620 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
e2b78267 | 1621 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
23670b32 | 1622 | uint32_t reg, val, pipeconf_val; |
040484af JB |
1623 | |
1624 | /* PCH only available on ILK+ */ | |
3d13ef2e | 1625 | BUG_ON(INTEL_INFO(dev)->gen < 5); |
040484af JB |
1626 | |
1627 | /* Make sure PCH DPLL is enabled */ | |
e72f9fbf | 1628 | assert_shared_dpll_enabled(dev_priv, |
e9d6944e | 1629 | intel_crtc_to_shared_dpll(intel_crtc)); |
040484af JB |
1630 | |
1631 | /* FDI must be feeding us bits for PCH ports */ | |
1632 | assert_fdi_tx_enabled(dev_priv, pipe); | |
1633 | assert_fdi_rx_enabled(dev_priv, pipe); | |
1634 | ||
23670b32 DV |
1635 | if (HAS_PCH_CPT(dev)) { |
1636 | /* Workaround: Set the timing override bit before enabling the | |
1637 | * pch transcoder. */ | |
1638 | reg = TRANS_CHICKEN2(pipe); | |
1639 | val = I915_READ(reg); | |
1640 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1641 | I915_WRITE(reg, val); | |
59c859d6 | 1642 | } |
23670b32 | 1643 | |
ab9412ba | 1644 | reg = PCH_TRANSCONF(pipe); |
040484af | 1645 | val = I915_READ(reg); |
5f7f726d | 1646 | pipeconf_val = I915_READ(PIPECONF(pipe)); |
e9bcff5c JB |
1647 | |
1648 | if (HAS_PCH_IBX(dev_priv->dev)) { | |
1649 | /* | |
1650 | * make the BPC in transcoder be consistent with | |
1651 | * that in pipeconf reg. | |
1652 | */ | |
dfd07d72 DV |
1653 | val &= ~PIPECONF_BPC_MASK; |
1654 | val |= pipeconf_val & PIPECONF_BPC_MASK; | |
e9bcff5c | 1655 | } |
5f7f726d PZ |
1656 | |
1657 | val &= ~TRANS_INTERLACE_MASK; | |
1658 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK) | |
7c26e5c6 PZ |
1659 | if (HAS_PCH_IBX(dev_priv->dev) && |
1660 | intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) | |
1661 | val |= TRANS_LEGACY_INTERLACED_ILK; | |
1662 | else | |
1663 | val |= TRANS_INTERLACED; | |
5f7f726d PZ |
1664 | else |
1665 | val |= TRANS_PROGRESSIVE; | |
1666 | ||
040484af JB |
1667 | I915_WRITE(reg, val | TRANS_ENABLE); |
1668 | if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100)) | |
4bb6f1f3 | 1669 | DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe)); |
040484af JB |
1670 | } |
1671 | ||
8fb033d7 | 1672 | static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv, |
937bb610 | 1673 | enum transcoder cpu_transcoder) |
040484af | 1674 | { |
8fb033d7 | 1675 | u32 val, pipeconf_val; |
8fb033d7 PZ |
1676 | |
1677 | /* PCH only available on ILK+ */ | |
3d13ef2e | 1678 | BUG_ON(INTEL_INFO(dev_priv->dev)->gen < 5); |
8fb033d7 | 1679 | |
8fb033d7 | 1680 | /* FDI must be feeding us bits for PCH ports */ |
1a240d4d | 1681 | assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder); |
937bb610 | 1682 | assert_fdi_rx_enabled(dev_priv, TRANSCODER_A); |
8fb033d7 | 1683 | |
223a6fdf PZ |
1684 | /* Workaround: set timing override bit. */ |
1685 | val = I915_READ(_TRANSA_CHICKEN2); | |
23670b32 | 1686 | val |= TRANS_CHICKEN2_TIMING_OVERRIDE; |
223a6fdf PZ |
1687 | I915_WRITE(_TRANSA_CHICKEN2, val); |
1688 | ||
25f3ef11 | 1689 | val = TRANS_ENABLE; |
937bb610 | 1690 | pipeconf_val = I915_READ(PIPECONF(cpu_transcoder)); |
8fb033d7 | 1691 | |
9a76b1c6 PZ |
1692 | if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) == |
1693 | PIPECONF_INTERLACED_ILK) | |
a35f2679 | 1694 | val |= TRANS_INTERLACED; |
8fb033d7 PZ |
1695 | else |
1696 | val |= TRANS_PROGRESSIVE; | |
1697 | ||
ab9412ba DV |
1698 | I915_WRITE(LPT_TRANSCONF, val); |
1699 | if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100)) | |
937bb610 | 1700 | DRM_ERROR("Failed to enable PCH transcoder\n"); |
8fb033d7 PZ |
1701 | } |
1702 | ||
b8a4f404 PZ |
1703 | static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv, |
1704 | enum pipe pipe) | |
040484af | 1705 | { |
23670b32 DV |
1706 | struct drm_device *dev = dev_priv->dev; |
1707 | uint32_t reg, val; | |
040484af JB |
1708 | |
1709 | /* FDI relies on the transcoder */ | |
1710 | assert_fdi_tx_disabled(dev_priv, pipe); | |
1711 | assert_fdi_rx_disabled(dev_priv, pipe); | |
1712 | ||
291906f1 JB |
1713 | /* Ports must be off as well */ |
1714 | assert_pch_ports_disabled(dev_priv, pipe); | |
1715 | ||
ab9412ba | 1716 | reg = PCH_TRANSCONF(pipe); |
040484af JB |
1717 | val = I915_READ(reg); |
1718 | val &= ~TRANS_ENABLE; | |
1719 | I915_WRITE(reg, val); | |
1720 | /* wait for PCH transcoder off, transcoder state */ | |
1721 | if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50)) | |
4bb6f1f3 | 1722 | DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe)); |
23670b32 DV |
1723 | |
1724 | if (!HAS_PCH_IBX(dev)) { | |
1725 | /* Workaround: Clear the timing override chicken bit again. */ | |
1726 | reg = TRANS_CHICKEN2(pipe); | |
1727 | val = I915_READ(reg); | |
1728 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; | |
1729 | I915_WRITE(reg, val); | |
1730 | } | |
040484af JB |
1731 | } |
1732 | ||
ab4d966c | 1733 | static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv) |
8fb033d7 | 1734 | { |
8fb033d7 PZ |
1735 | u32 val; |
1736 | ||
ab9412ba | 1737 | val = I915_READ(LPT_TRANSCONF); |
8fb033d7 | 1738 | val &= ~TRANS_ENABLE; |
ab9412ba | 1739 | I915_WRITE(LPT_TRANSCONF, val); |
8fb033d7 | 1740 | /* wait for PCH transcoder off, transcoder state */ |
ab9412ba | 1741 | if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50)) |
8a52fd9f | 1742 | DRM_ERROR("Failed to disable PCH transcoder\n"); |
223a6fdf PZ |
1743 | |
1744 | /* Workaround: clear timing override bit. */ | |
1745 | val = I915_READ(_TRANSA_CHICKEN2); | |
23670b32 | 1746 | val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE; |
223a6fdf | 1747 | I915_WRITE(_TRANSA_CHICKEN2, val); |
040484af JB |
1748 | } |
1749 | ||
b24e7179 | 1750 | /** |
309cfea8 | 1751 | * intel_enable_pipe - enable a pipe, asserting requirements |
0372264a | 1752 | * @crtc: crtc responsible for the pipe |
b24e7179 | 1753 | * |
0372264a | 1754 | * Enable @crtc's pipe, making sure that various hardware specific requirements |
b24e7179 | 1755 | * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc. |
b24e7179 | 1756 | */ |
e1fdc473 | 1757 | static void intel_enable_pipe(struct intel_crtc *crtc) |
b24e7179 | 1758 | { |
0372264a PZ |
1759 | struct drm_device *dev = crtc->base.dev; |
1760 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1761 | enum pipe pipe = crtc->pipe; | |
702e7a56 PZ |
1762 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1763 | pipe); | |
1a240d4d | 1764 | enum pipe pch_transcoder; |
b24e7179 JB |
1765 | int reg; |
1766 | u32 val; | |
1767 | ||
58c6eaa2 | 1768 | assert_planes_disabled(dev_priv, pipe); |
93ce0ba6 | 1769 | assert_cursor_disabled(dev_priv, pipe); |
58c6eaa2 DV |
1770 | assert_sprites_disabled(dev_priv, pipe); |
1771 | ||
681e5811 | 1772 | if (HAS_PCH_LPT(dev_priv->dev)) |
cc391bbb PZ |
1773 | pch_transcoder = TRANSCODER_A; |
1774 | else | |
1775 | pch_transcoder = pipe; | |
1776 | ||
b24e7179 JB |
1777 | /* |
1778 | * A pipe without a PLL won't actually be able to drive bits from | |
1779 | * a plane. On ILK+ the pipe PLLs are integrated, so we don't | |
1780 | * need the check. | |
1781 | */ | |
1782 | if (!HAS_PCH_SPLIT(dev_priv->dev)) | |
fbf3218a | 1783 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DSI)) |
23538ef1 JN |
1784 | assert_dsi_pll_enabled(dev_priv); |
1785 | else | |
1786 | assert_pll_enabled(dev_priv, pipe); | |
040484af | 1787 | else { |
30421c4f | 1788 | if (crtc->config.has_pch_encoder) { |
040484af | 1789 | /* if driving the PCH, we need FDI enabled */ |
cc391bbb | 1790 | assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder); |
1a240d4d DV |
1791 | assert_fdi_tx_pll_enabled(dev_priv, |
1792 | (enum pipe) cpu_transcoder); | |
040484af JB |
1793 | } |
1794 | /* FIXME: assert CPU port conditions for SNB+ */ | |
1795 | } | |
b24e7179 | 1796 | |
702e7a56 | 1797 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 1798 | val = I915_READ(reg); |
7ad25d48 PZ |
1799 | if (val & PIPECONF_ENABLE) { |
1800 | WARN_ON(!(pipe == PIPE_A && | |
1801 | dev_priv->quirks & QUIRK_PIPEA_FORCE)); | |
00d70b15 | 1802 | return; |
7ad25d48 | 1803 | } |
00d70b15 CW |
1804 | |
1805 | I915_WRITE(reg, val | PIPECONF_ENABLE); | |
851855d8 | 1806 | POSTING_READ(reg); |
e1fdc473 PZ |
1807 | |
1808 | /* | |
1809 | * There's no guarantee the pipe will really start running now. It | |
1810 | * depends on the Gen, the output type and the relative order between | |
1811 | * pipe and plane enabling. Avoid waiting on HSW+ since it's not | |
1812 | * necessary. | |
1813 | * TODO: audit the previous gens. | |
1814 | */ | |
1815 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) | |
851855d8 | 1816 | intel_wait_for_vblank(dev_priv->dev, pipe); |
b24e7179 JB |
1817 | } |
1818 | ||
1819 | /** | |
309cfea8 | 1820 | * intel_disable_pipe - disable a pipe, asserting requirements |
b24e7179 JB |
1821 | * @dev_priv: i915 private structure |
1822 | * @pipe: pipe to disable | |
1823 | * | |
1824 | * Disable @pipe, making sure that various hardware specific requirements | |
1825 | * are met, if applicable, e.g. plane disabled, panel fitter off, etc. | |
1826 | * | |
1827 | * @pipe should be %PIPE_A or %PIPE_B. | |
1828 | * | |
1829 | * Will wait until the pipe has shut down before returning. | |
1830 | */ | |
1831 | static void intel_disable_pipe(struct drm_i915_private *dev_priv, | |
1832 | enum pipe pipe) | |
1833 | { | |
702e7a56 PZ |
1834 | enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, |
1835 | pipe); | |
b24e7179 JB |
1836 | int reg; |
1837 | u32 val; | |
1838 | ||
1839 | /* | |
1840 | * Make sure planes won't keep trying to pump pixels to us, | |
1841 | * or we might hang the display. | |
1842 | */ | |
1843 | assert_planes_disabled(dev_priv, pipe); | |
93ce0ba6 | 1844 | assert_cursor_disabled(dev_priv, pipe); |
19332d7a | 1845 | assert_sprites_disabled(dev_priv, pipe); |
b24e7179 JB |
1846 | |
1847 | /* Don't disable pipe A or pipe A PLLs if needed */ | |
1848 | if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE)) | |
1849 | return; | |
1850 | ||
702e7a56 | 1851 | reg = PIPECONF(cpu_transcoder); |
b24e7179 | 1852 | val = I915_READ(reg); |
00d70b15 CW |
1853 | if ((val & PIPECONF_ENABLE) == 0) |
1854 | return; | |
1855 | ||
1856 | I915_WRITE(reg, val & ~PIPECONF_ENABLE); | |
b24e7179 JB |
1857 | intel_wait_for_pipe_off(dev_priv->dev, pipe); |
1858 | } | |
1859 | ||
d74362c9 KP |
1860 | /* |
1861 | * Plane regs are double buffered, going from enabled->disabled needs a | |
1862 | * trigger in order to latch. The display address reg provides this. | |
1863 | */ | |
1dba99f4 VS |
1864 | void intel_flush_primary_plane(struct drm_i915_private *dev_priv, |
1865 | enum plane plane) | |
d74362c9 | 1866 | { |
3d13ef2e DL |
1867 | struct drm_device *dev = dev_priv->dev; |
1868 | u32 reg = INTEL_INFO(dev)->gen >= 4 ? DSPSURF(plane) : DSPADDR(plane); | |
1dba99f4 VS |
1869 | |
1870 | I915_WRITE(reg, I915_READ(reg)); | |
1871 | POSTING_READ(reg); | |
d74362c9 KP |
1872 | } |
1873 | ||
b24e7179 | 1874 | /** |
d1de00ef | 1875 | * intel_enable_primary_plane - enable the primary plane on a given pipe |
b24e7179 JB |
1876 | * @dev_priv: i915 private structure |
1877 | * @plane: plane to enable | |
1878 | * @pipe: pipe being fed | |
1879 | * | |
1880 | * Enable @plane on @pipe, making sure that @pipe is running first. | |
1881 | */ | |
d1de00ef VS |
1882 | static void intel_enable_primary_plane(struct drm_i915_private *dev_priv, |
1883 | enum plane plane, enum pipe pipe) | |
b24e7179 | 1884 | { |
939c2fe8 VS |
1885 | struct intel_crtc *intel_crtc = |
1886 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
b24e7179 JB |
1887 | int reg; |
1888 | u32 val; | |
1889 | ||
1890 | /* If the pipe isn't enabled, we can't pump pixels and may hang */ | |
1891 | assert_pipe_enabled(dev_priv, pipe); | |
1892 | ||
4c445e0e | 1893 | WARN(intel_crtc->primary_enabled, "Primary plane already enabled\n"); |
0037f71c | 1894 | |
4c445e0e | 1895 | intel_crtc->primary_enabled = true; |
939c2fe8 | 1896 | |
b24e7179 JB |
1897 | reg = DSPCNTR(plane); |
1898 | val = I915_READ(reg); | |
00d70b15 CW |
1899 | if (val & DISPLAY_PLANE_ENABLE) |
1900 | return; | |
1901 | ||
1902 | I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE); | |
1dba99f4 | 1903 | intel_flush_primary_plane(dev_priv, plane); |
b24e7179 JB |
1904 | intel_wait_for_vblank(dev_priv->dev, pipe); |
1905 | } | |
1906 | ||
b24e7179 | 1907 | /** |
d1de00ef | 1908 | * intel_disable_primary_plane - disable the primary plane |
b24e7179 JB |
1909 | * @dev_priv: i915 private structure |
1910 | * @plane: plane to disable | |
1911 | * @pipe: pipe consuming the data | |
1912 | * | |
1913 | * Disable @plane; should be an independent operation. | |
1914 | */ | |
d1de00ef VS |
1915 | static void intel_disable_primary_plane(struct drm_i915_private *dev_priv, |
1916 | enum plane plane, enum pipe pipe) | |
b24e7179 | 1917 | { |
939c2fe8 VS |
1918 | struct intel_crtc *intel_crtc = |
1919 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
b24e7179 JB |
1920 | int reg; |
1921 | u32 val; | |
1922 | ||
4c445e0e | 1923 | WARN(!intel_crtc->primary_enabled, "Primary plane already disabled\n"); |
0037f71c | 1924 | |
4c445e0e | 1925 | intel_crtc->primary_enabled = false; |
939c2fe8 | 1926 | |
b24e7179 JB |
1927 | reg = DSPCNTR(plane); |
1928 | val = I915_READ(reg); | |
00d70b15 CW |
1929 | if ((val & DISPLAY_PLANE_ENABLE) == 0) |
1930 | return; | |
1931 | ||
1932 | I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE); | |
1dba99f4 | 1933 | intel_flush_primary_plane(dev_priv, plane); |
b24e7179 JB |
1934 | intel_wait_for_vblank(dev_priv->dev, pipe); |
1935 | } | |
1936 | ||
693db184 CW |
1937 | static bool need_vtd_wa(struct drm_device *dev) |
1938 | { | |
1939 | #ifdef CONFIG_INTEL_IOMMU | |
1940 | if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped) | |
1941 | return true; | |
1942 | #endif | |
1943 | return false; | |
1944 | } | |
1945 | ||
a57ce0b2 JB |
1946 | static int intel_align_height(struct drm_device *dev, int height, bool tiled) |
1947 | { | |
1948 | int tile_height; | |
1949 | ||
1950 | tile_height = tiled ? (IS_GEN2(dev) ? 16 : 8) : 1; | |
1951 | return ALIGN(height, tile_height); | |
1952 | } | |
1953 | ||
127bd2ac | 1954 | int |
48b956c5 | 1955 | intel_pin_and_fence_fb_obj(struct drm_device *dev, |
05394f39 | 1956 | struct drm_i915_gem_object *obj, |
919926ae | 1957 | struct intel_ring_buffer *pipelined) |
6b95a207 | 1958 | { |
ce453d81 | 1959 | struct drm_i915_private *dev_priv = dev->dev_private; |
6b95a207 KH |
1960 | u32 alignment; |
1961 | int ret; | |
1962 | ||
05394f39 | 1963 | switch (obj->tiling_mode) { |
6b95a207 | 1964 | case I915_TILING_NONE: |
534843da CW |
1965 | if (IS_BROADWATER(dev) || IS_CRESTLINE(dev)) |
1966 | alignment = 128 * 1024; | |
a6c45cf0 | 1967 | else if (INTEL_INFO(dev)->gen >= 4) |
534843da CW |
1968 | alignment = 4 * 1024; |
1969 | else | |
1970 | alignment = 64 * 1024; | |
6b95a207 KH |
1971 | break; |
1972 | case I915_TILING_X: | |
1973 | /* pin() will align the object as required by fence */ | |
1974 | alignment = 0; | |
1975 | break; | |
1976 | case I915_TILING_Y: | |
80075d49 | 1977 | WARN(1, "Y tiled bo slipped through, driver bug!\n"); |
6b95a207 KH |
1978 | return -EINVAL; |
1979 | default: | |
1980 | BUG(); | |
1981 | } | |
1982 | ||
693db184 CW |
1983 | /* Note that the w/a also requires 64 PTE of padding following the |
1984 | * bo. We currently fill all unused PTE with the shadow page and so | |
1985 | * we should always have valid PTE following the scanout preventing | |
1986 | * the VT-d warning. | |
1987 | */ | |
1988 | if (need_vtd_wa(dev) && alignment < 256 * 1024) | |
1989 | alignment = 256 * 1024; | |
1990 | ||
ce453d81 | 1991 | dev_priv->mm.interruptible = false; |
2da3b9b9 | 1992 | ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined); |
48b956c5 | 1993 | if (ret) |
ce453d81 | 1994 | goto err_interruptible; |
6b95a207 KH |
1995 | |
1996 | /* Install a fence for tiled scan-out. Pre-i965 always needs a | |
1997 | * fence, whereas 965+ only requires a fence if using | |
1998 | * framebuffer compression. For simplicity, we always install | |
1999 | * a fence as the cost is not that onerous. | |
2000 | */ | |
06d98131 | 2001 | ret = i915_gem_object_get_fence(obj); |
9a5a53b3 CW |
2002 | if (ret) |
2003 | goto err_unpin; | |
1690e1eb | 2004 | |
9a5a53b3 | 2005 | i915_gem_object_pin_fence(obj); |
6b95a207 | 2006 | |
ce453d81 | 2007 | dev_priv->mm.interruptible = true; |
6b95a207 | 2008 | return 0; |
48b956c5 CW |
2009 | |
2010 | err_unpin: | |
cc98b413 | 2011 | i915_gem_object_unpin_from_display_plane(obj); |
ce453d81 CW |
2012 | err_interruptible: |
2013 | dev_priv->mm.interruptible = true; | |
48b956c5 | 2014 | return ret; |
6b95a207 KH |
2015 | } |
2016 | ||
1690e1eb CW |
2017 | void intel_unpin_fb_obj(struct drm_i915_gem_object *obj) |
2018 | { | |
2019 | i915_gem_object_unpin_fence(obj); | |
cc98b413 | 2020 | i915_gem_object_unpin_from_display_plane(obj); |
1690e1eb CW |
2021 | } |
2022 | ||
c2c75131 DV |
2023 | /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel |
2024 | * is assumed to be a power-of-two. */ | |
bc752862 CW |
2025 | unsigned long intel_gen4_compute_page_offset(int *x, int *y, |
2026 | unsigned int tiling_mode, | |
2027 | unsigned int cpp, | |
2028 | unsigned int pitch) | |
c2c75131 | 2029 | { |
bc752862 CW |
2030 | if (tiling_mode != I915_TILING_NONE) { |
2031 | unsigned int tile_rows, tiles; | |
c2c75131 | 2032 | |
bc752862 CW |
2033 | tile_rows = *y / 8; |
2034 | *y %= 8; | |
c2c75131 | 2035 | |
bc752862 CW |
2036 | tiles = *x / (512/cpp); |
2037 | *x %= 512/cpp; | |
2038 | ||
2039 | return tile_rows * pitch * 8 + tiles * 4096; | |
2040 | } else { | |
2041 | unsigned int offset; | |
2042 | ||
2043 | offset = *y * pitch + *x * cpp; | |
2044 | *y = 0; | |
2045 | *x = (offset & 4095) / cpp; | |
2046 | return offset & -4096; | |
2047 | } | |
c2c75131 DV |
2048 | } |
2049 | ||
17638cd6 JB |
2050 | static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
2051 | int x, int y) | |
81255565 JB |
2052 | { |
2053 | struct drm_device *dev = crtc->dev; | |
2054 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2055 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2056 | struct intel_framebuffer *intel_fb; | |
05394f39 | 2057 | struct drm_i915_gem_object *obj; |
81255565 | 2058 | int plane = intel_crtc->plane; |
e506a0c6 | 2059 | unsigned long linear_offset; |
81255565 | 2060 | u32 dspcntr; |
5eddb70b | 2061 | u32 reg; |
81255565 JB |
2062 | |
2063 | switch (plane) { | |
2064 | case 0: | |
2065 | case 1: | |
2066 | break; | |
2067 | default: | |
84f44ce7 | 2068 | DRM_ERROR("Can't update plane %c in SAREA\n", plane_name(plane)); |
81255565 JB |
2069 | return -EINVAL; |
2070 | } | |
2071 | ||
2072 | intel_fb = to_intel_framebuffer(fb); | |
2073 | obj = intel_fb->obj; | |
81255565 | 2074 | |
5eddb70b CW |
2075 | reg = DSPCNTR(plane); |
2076 | dspcntr = I915_READ(reg); | |
81255565 JB |
2077 | /* Mask out pixel format bits in case we change it */ |
2078 | dspcntr &= ~DISPPLANE_PIXFORMAT_MASK; | |
57779d06 VS |
2079 | switch (fb->pixel_format) { |
2080 | case DRM_FORMAT_C8: | |
81255565 JB |
2081 | dspcntr |= DISPPLANE_8BPP; |
2082 | break; | |
57779d06 VS |
2083 | case DRM_FORMAT_XRGB1555: |
2084 | case DRM_FORMAT_ARGB1555: | |
2085 | dspcntr |= DISPPLANE_BGRX555; | |
81255565 | 2086 | break; |
57779d06 VS |
2087 | case DRM_FORMAT_RGB565: |
2088 | dspcntr |= DISPPLANE_BGRX565; | |
2089 | break; | |
2090 | case DRM_FORMAT_XRGB8888: | |
2091 | case DRM_FORMAT_ARGB8888: | |
2092 | dspcntr |= DISPPLANE_BGRX888; | |
2093 | break; | |
2094 | case DRM_FORMAT_XBGR8888: | |
2095 | case DRM_FORMAT_ABGR8888: | |
2096 | dspcntr |= DISPPLANE_RGBX888; | |
2097 | break; | |
2098 | case DRM_FORMAT_XRGB2101010: | |
2099 | case DRM_FORMAT_ARGB2101010: | |
2100 | dspcntr |= DISPPLANE_BGRX101010; | |
2101 | break; | |
2102 | case DRM_FORMAT_XBGR2101010: | |
2103 | case DRM_FORMAT_ABGR2101010: | |
2104 | dspcntr |= DISPPLANE_RGBX101010; | |
81255565 JB |
2105 | break; |
2106 | default: | |
baba133a | 2107 | BUG(); |
81255565 | 2108 | } |
57779d06 | 2109 | |
a6c45cf0 | 2110 | if (INTEL_INFO(dev)->gen >= 4) { |
05394f39 | 2111 | if (obj->tiling_mode != I915_TILING_NONE) |
81255565 JB |
2112 | dspcntr |= DISPPLANE_TILED; |
2113 | else | |
2114 | dspcntr &= ~DISPPLANE_TILED; | |
2115 | } | |
2116 | ||
de1aa629 VS |
2117 | if (IS_G4X(dev)) |
2118 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
2119 | ||
5eddb70b | 2120 | I915_WRITE(reg, dspcntr); |
81255565 | 2121 | |
e506a0c6 | 2122 | linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); |
81255565 | 2123 | |
c2c75131 DV |
2124 | if (INTEL_INFO(dev)->gen >= 4) { |
2125 | intel_crtc->dspaddr_offset = | |
bc752862 CW |
2126 | intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode, |
2127 | fb->bits_per_pixel / 8, | |
2128 | fb->pitches[0]); | |
c2c75131 DV |
2129 | linear_offset -= intel_crtc->dspaddr_offset; |
2130 | } else { | |
e506a0c6 | 2131 | intel_crtc->dspaddr_offset = linear_offset; |
c2c75131 | 2132 | } |
e506a0c6 | 2133 | |
f343c5f6 BW |
2134 | DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n", |
2135 | i915_gem_obj_ggtt_offset(obj), linear_offset, x, y, | |
2136 | fb->pitches[0]); | |
01f2c773 | 2137 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
a6c45cf0 | 2138 | if (INTEL_INFO(dev)->gen >= 4) { |
85ba7b7d DV |
2139 | I915_WRITE(DSPSURF(plane), |
2140 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
5eddb70b | 2141 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); |
e506a0c6 | 2142 | I915_WRITE(DSPLINOFF(plane), linear_offset); |
5eddb70b | 2143 | } else |
f343c5f6 | 2144 | I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset); |
5eddb70b | 2145 | POSTING_READ(reg); |
81255565 | 2146 | |
17638cd6 JB |
2147 | return 0; |
2148 | } | |
2149 | ||
2150 | static int ironlake_update_plane(struct drm_crtc *crtc, | |
2151 | struct drm_framebuffer *fb, int x, int y) | |
2152 | { | |
2153 | struct drm_device *dev = crtc->dev; | |
2154 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2155 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2156 | struct intel_framebuffer *intel_fb; | |
2157 | struct drm_i915_gem_object *obj; | |
2158 | int plane = intel_crtc->plane; | |
e506a0c6 | 2159 | unsigned long linear_offset; |
17638cd6 JB |
2160 | u32 dspcntr; |
2161 | u32 reg; | |
2162 | ||
2163 | switch (plane) { | |
2164 | case 0: | |
2165 | case 1: | |
27f8227b | 2166 | case 2: |
17638cd6 JB |
2167 | break; |
2168 | default: | |
84f44ce7 | 2169 | DRM_ERROR("Can't update plane %c in SAREA\n", plane_name(plane)); |
17638cd6 JB |
2170 | return -EINVAL; |
2171 | } | |
2172 | ||
2173 | intel_fb = to_intel_framebuffer(fb); | |
2174 | obj = intel_fb->obj; | |
2175 | ||
2176 | reg = DSPCNTR(plane); | |
2177 | dspcntr = I915_READ(reg); | |
2178 | /* Mask out pixel format bits in case we change it */ | |
2179 | dspcntr &= ~DISPPLANE_PIXFORMAT_MASK; | |
57779d06 VS |
2180 | switch (fb->pixel_format) { |
2181 | case DRM_FORMAT_C8: | |
17638cd6 JB |
2182 | dspcntr |= DISPPLANE_8BPP; |
2183 | break; | |
57779d06 VS |
2184 | case DRM_FORMAT_RGB565: |
2185 | dspcntr |= DISPPLANE_BGRX565; | |
17638cd6 | 2186 | break; |
57779d06 VS |
2187 | case DRM_FORMAT_XRGB8888: |
2188 | case DRM_FORMAT_ARGB8888: | |
2189 | dspcntr |= DISPPLANE_BGRX888; | |
2190 | break; | |
2191 | case DRM_FORMAT_XBGR8888: | |
2192 | case DRM_FORMAT_ABGR8888: | |
2193 | dspcntr |= DISPPLANE_RGBX888; | |
2194 | break; | |
2195 | case DRM_FORMAT_XRGB2101010: | |
2196 | case DRM_FORMAT_ARGB2101010: | |
2197 | dspcntr |= DISPPLANE_BGRX101010; | |
2198 | break; | |
2199 | case DRM_FORMAT_XBGR2101010: | |
2200 | case DRM_FORMAT_ABGR2101010: | |
2201 | dspcntr |= DISPPLANE_RGBX101010; | |
17638cd6 JB |
2202 | break; |
2203 | default: | |
baba133a | 2204 | BUG(); |
17638cd6 JB |
2205 | } |
2206 | ||
2207 | if (obj->tiling_mode != I915_TILING_NONE) | |
2208 | dspcntr |= DISPPLANE_TILED; | |
2209 | else | |
2210 | dspcntr &= ~DISPPLANE_TILED; | |
2211 | ||
b42c6009 | 2212 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
1f5d76db PZ |
2213 | dspcntr &= ~DISPPLANE_TRICKLE_FEED_DISABLE; |
2214 | else | |
2215 | dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE; | |
17638cd6 JB |
2216 | |
2217 | I915_WRITE(reg, dspcntr); | |
2218 | ||
e506a0c6 | 2219 | linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); |
c2c75131 | 2220 | intel_crtc->dspaddr_offset = |
bc752862 CW |
2221 | intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode, |
2222 | fb->bits_per_pixel / 8, | |
2223 | fb->pitches[0]); | |
c2c75131 | 2224 | linear_offset -= intel_crtc->dspaddr_offset; |
17638cd6 | 2225 | |
f343c5f6 BW |
2226 | DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n", |
2227 | i915_gem_obj_ggtt_offset(obj), linear_offset, x, y, | |
2228 | fb->pitches[0]); | |
01f2c773 | 2229 | I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]); |
85ba7b7d DV |
2230 | I915_WRITE(DSPSURF(plane), |
2231 | i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); | |
b3dc685e | 2232 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
bc1c91eb DL |
2233 | I915_WRITE(DSPOFFSET(plane), (y << 16) | x); |
2234 | } else { | |
2235 | I915_WRITE(DSPTILEOFF(plane), (y << 16) | x); | |
2236 | I915_WRITE(DSPLINOFF(plane), linear_offset); | |
2237 | } | |
17638cd6 JB |
2238 | POSTING_READ(reg); |
2239 | ||
2240 | return 0; | |
2241 | } | |
2242 | ||
2243 | /* Assume fb object is pinned & idle & fenced and just update base pointers */ | |
2244 | static int | |
2245 | intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb, | |
2246 | int x, int y, enum mode_set_atomic state) | |
2247 | { | |
2248 | struct drm_device *dev = crtc->dev; | |
2249 | struct drm_i915_private *dev_priv = dev->dev_private; | |
17638cd6 | 2250 | |
6b8e6ed0 CW |
2251 | if (dev_priv->display.disable_fbc) |
2252 | dev_priv->display.disable_fbc(dev); | |
3dec0095 | 2253 | intel_increase_pllclock(crtc); |
81255565 | 2254 | |
6b8e6ed0 | 2255 | return dev_priv->display.update_plane(crtc, fb, x, y); |
81255565 JB |
2256 | } |
2257 | ||
96a02917 VS |
2258 | void intel_display_handle_reset(struct drm_device *dev) |
2259 | { | |
2260 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2261 | struct drm_crtc *crtc; | |
2262 | ||
2263 | /* | |
2264 | * Flips in the rings have been nuked by the reset, | |
2265 | * so complete all pending flips so that user space | |
2266 | * will get its events and not get stuck. | |
2267 | * | |
2268 | * Also update the base address of all primary | |
2269 | * planes to the the last fb to make sure we're | |
2270 | * showing the correct fb after a reset. | |
2271 | * | |
2272 | * Need to make two loops over the crtcs so that we | |
2273 | * don't try to grab a crtc mutex before the | |
2274 | * pending_flip_queue really got woken up. | |
2275 | */ | |
2276 | ||
2277 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
2278 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2279 | enum plane plane = intel_crtc->plane; | |
2280 | ||
2281 | intel_prepare_page_flip(dev, plane); | |
2282 | intel_finish_page_flip_plane(dev, plane); | |
2283 | } | |
2284 | ||
2285 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
2286 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2287 | ||
2288 | mutex_lock(&crtc->mutex); | |
947fdaad CW |
2289 | /* |
2290 | * FIXME: Once we have proper support for primary planes (and | |
2291 | * disabling them without disabling the entire crtc) allow again | |
2292 | * a NULL crtc->fb. | |
2293 | */ | |
2294 | if (intel_crtc->active && crtc->fb) | |
96a02917 VS |
2295 | dev_priv->display.update_plane(crtc, crtc->fb, |
2296 | crtc->x, crtc->y); | |
2297 | mutex_unlock(&crtc->mutex); | |
2298 | } | |
2299 | } | |
2300 | ||
14667a4b CW |
2301 | static int |
2302 | intel_finish_fb(struct drm_framebuffer *old_fb) | |
2303 | { | |
2304 | struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj; | |
2305 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
2306 | bool was_interruptible = dev_priv->mm.interruptible; | |
2307 | int ret; | |
2308 | ||
14667a4b CW |
2309 | /* Big Hammer, we also need to ensure that any pending |
2310 | * MI_WAIT_FOR_EVENT inside a user batch buffer on the | |
2311 | * current scanout is retired before unpinning the old | |
2312 | * framebuffer. | |
2313 | * | |
2314 | * This should only fail upon a hung GPU, in which case we | |
2315 | * can safely continue. | |
2316 | */ | |
2317 | dev_priv->mm.interruptible = false; | |
2318 | ret = i915_gem_object_finish_gpu(obj); | |
2319 | dev_priv->mm.interruptible = was_interruptible; | |
2320 | ||
2321 | return ret; | |
2322 | } | |
2323 | ||
7d5e3799 CW |
2324 | static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc) |
2325 | { | |
2326 | struct drm_device *dev = crtc->dev; | |
2327 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2328 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2329 | unsigned long flags; | |
2330 | bool pending; | |
2331 | ||
2332 | if (i915_reset_in_progress(&dev_priv->gpu_error) || | |
2333 | intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter)) | |
2334 | return false; | |
2335 | ||
2336 | spin_lock_irqsave(&dev->event_lock, flags); | |
2337 | pending = to_intel_crtc(crtc)->unpin_work != NULL; | |
2338 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
2339 | ||
2340 | return pending; | |
2341 | } | |
2342 | ||
5c3b82e2 | 2343 | static int |
3c4fdcfb | 2344 | intel_pipe_set_base(struct drm_crtc *crtc, int x, int y, |
94352cf9 | 2345 | struct drm_framebuffer *fb) |
79e53945 JB |
2346 | { |
2347 | struct drm_device *dev = crtc->dev; | |
6b8e6ed0 | 2348 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 2349 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
94352cf9 | 2350 | struct drm_framebuffer *old_fb; |
5c3b82e2 | 2351 | int ret; |
79e53945 | 2352 | |
7d5e3799 CW |
2353 | if (intel_crtc_has_pending_flip(crtc)) { |
2354 | DRM_ERROR("pipe is still busy with an old pageflip\n"); | |
2355 | return -EBUSY; | |
2356 | } | |
2357 | ||
79e53945 | 2358 | /* no fb bound */ |
94352cf9 | 2359 | if (!fb) { |
a5071c2f | 2360 | DRM_ERROR("No FB bound\n"); |
5c3b82e2 CW |
2361 | return 0; |
2362 | } | |
2363 | ||
7eb552ae | 2364 | if (intel_crtc->plane > INTEL_INFO(dev)->num_pipes) { |
84f44ce7 VS |
2365 | DRM_ERROR("no plane for crtc: plane %c, num_pipes %d\n", |
2366 | plane_name(intel_crtc->plane), | |
2367 | INTEL_INFO(dev)->num_pipes); | |
5c3b82e2 | 2368 | return -EINVAL; |
79e53945 JB |
2369 | } |
2370 | ||
5c3b82e2 | 2371 | mutex_lock(&dev->struct_mutex); |
265db958 | 2372 | ret = intel_pin_and_fence_fb_obj(dev, |
94352cf9 | 2373 | to_intel_framebuffer(fb)->obj, |
919926ae | 2374 | NULL); |
5c3b82e2 CW |
2375 | if (ret != 0) { |
2376 | mutex_unlock(&dev->struct_mutex); | |
a5071c2f | 2377 | DRM_ERROR("pin & fence failed\n"); |
5c3b82e2 CW |
2378 | return ret; |
2379 | } | |
79e53945 | 2380 | |
bb2043de DL |
2381 | /* |
2382 | * Update pipe size and adjust fitter if needed: the reason for this is | |
2383 | * that in compute_mode_changes we check the native mode (not the pfit | |
2384 | * mode) to see if we can flip rather than do a full mode set. In the | |
2385 | * fastboot case, we'll flip, but if we don't update the pipesrc and | |
2386 | * pfit state, we'll end up with a big fb scanned out into the wrong | |
2387 | * sized surface. | |
2388 | * | |
2389 | * To fix this properly, we need to hoist the checks up into | |
2390 | * compute_mode_changes (or above), check the actual pfit state and | |
2391 | * whether the platform allows pfit disable with pipe active, and only | |
2392 | * then update the pipesrc and pfit state, even on the flip path. | |
2393 | */ | |
d330a953 | 2394 | if (i915.fastboot) { |
d7bf63f2 DL |
2395 | const struct drm_display_mode *adjusted_mode = |
2396 | &intel_crtc->config.adjusted_mode; | |
2397 | ||
4d6a3e63 | 2398 | I915_WRITE(PIPESRC(intel_crtc->pipe), |
d7bf63f2 DL |
2399 | ((adjusted_mode->crtc_hdisplay - 1) << 16) | |
2400 | (adjusted_mode->crtc_vdisplay - 1)); | |
fd4daa9c | 2401 | if (!intel_crtc->config.pch_pfit.enabled && |
4d6a3e63 JB |
2402 | (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) || |
2403 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) { | |
2404 | I915_WRITE(PF_CTL(intel_crtc->pipe), 0); | |
2405 | I915_WRITE(PF_WIN_POS(intel_crtc->pipe), 0); | |
2406 | I915_WRITE(PF_WIN_SZ(intel_crtc->pipe), 0); | |
2407 | } | |
0637d60d JB |
2408 | intel_crtc->config.pipe_src_w = adjusted_mode->crtc_hdisplay; |
2409 | intel_crtc->config.pipe_src_h = adjusted_mode->crtc_vdisplay; | |
4d6a3e63 JB |
2410 | } |
2411 | ||
94352cf9 | 2412 | ret = dev_priv->display.update_plane(crtc, fb, x, y); |
4e6cfefc | 2413 | if (ret) { |
94352cf9 | 2414 | intel_unpin_fb_obj(to_intel_framebuffer(fb)->obj); |
5c3b82e2 | 2415 | mutex_unlock(&dev->struct_mutex); |
a5071c2f | 2416 | DRM_ERROR("failed to update base address\n"); |
4e6cfefc | 2417 | return ret; |
79e53945 | 2418 | } |
3c4fdcfb | 2419 | |
94352cf9 DV |
2420 | old_fb = crtc->fb; |
2421 | crtc->fb = fb; | |
6c4c86f5 DV |
2422 | crtc->x = x; |
2423 | crtc->y = y; | |
94352cf9 | 2424 | |
b7f1de28 | 2425 | if (old_fb) { |
d7697eea DV |
2426 | if (intel_crtc->active && old_fb != fb) |
2427 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
1690e1eb | 2428 | intel_unpin_fb_obj(to_intel_framebuffer(old_fb)->obj); |
b7f1de28 | 2429 | } |
652c393a | 2430 | |
6b8e6ed0 | 2431 | intel_update_fbc(dev); |
4906557e | 2432 | intel_edp_psr_update(dev); |
5c3b82e2 | 2433 | mutex_unlock(&dev->struct_mutex); |
79e53945 | 2434 | |
5c3b82e2 | 2435 | return 0; |
79e53945 JB |
2436 | } |
2437 | ||
5e84e1a4 ZW |
2438 | static void intel_fdi_normal_train(struct drm_crtc *crtc) |
2439 | { | |
2440 | struct drm_device *dev = crtc->dev; | |
2441 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2442 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2443 | int pipe = intel_crtc->pipe; | |
2444 | u32 reg, temp; | |
2445 | ||
2446 | /* enable normal train */ | |
2447 | reg = FDI_TX_CTL(pipe); | |
2448 | temp = I915_READ(reg); | |
61e499bf | 2449 | if (IS_IVYBRIDGE(dev)) { |
357555c0 JB |
2450 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
2451 | temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE; | |
61e499bf KP |
2452 | } else { |
2453 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2454 | temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE; | |
357555c0 | 2455 | } |
5e84e1a4 ZW |
2456 | I915_WRITE(reg, temp); |
2457 | ||
2458 | reg = FDI_RX_CTL(pipe); | |
2459 | temp = I915_READ(reg); | |
2460 | if (HAS_PCH_CPT(dev)) { | |
2461 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2462 | temp |= FDI_LINK_TRAIN_NORMAL_CPT; | |
2463 | } else { | |
2464 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2465 | temp |= FDI_LINK_TRAIN_NONE; | |
2466 | } | |
2467 | I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); | |
2468 | ||
2469 | /* wait one idle pattern time */ | |
2470 | POSTING_READ(reg); | |
2471 | udelay(1000); | |
357555c0 JB |
2472 | |
2473 | /* IVB wants error correction enabled */ | |
2474 | if (IS_IVYBRIDGE(dev)) | |
2475 | I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE | | |
2476 | FDI_FE_ERRC_ENABLE); | |
5e84e1a4 ZW |
2477 | } |
2478 | ||
1fbc0d78 | 2479 | static bool pipe_has_enabled_pch(struct intel_crtc *crtc) |
1e833f40 | 2480 | { |
1fbc0d78 DV |
2481 | return crtc->base.enabled && crtc->active && |
2482 | crtc->config.has_pch_encoder; | |
1e833f40 DV |
2483 | } |
2484 | ||
01a415fd DV |
2485 | static void ivb_modeset_global_resources(struct drm_device *dev) |
2486 | { | |
2487 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2488 | struct intel_crtc *pipe_B_crtc = | |
2489 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]); | |
2490 | struct intel_crtc *pipe_C_crtc = | |
2491 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_C]); | |
2492 | uint32_t temp; | |
2493 | ||
1e833f40 DV |
2494 | /* |
2495 | * When everything is off disable fdi C so that we could enable fdi B | |
2496 | * with all lanes. Note that we don't care about enabled pipes without | |
2497 | * an enabled pch encoder. | |
2498 | */ | |
2499 | if (!pipe_has_enabled_pch(pipe_B_crtc) && | |
2500 | !pipe_has_enabled_pch(pipe_C_crtc)) { | |
01a415fd DV |
2501 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); |
2502 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
2503 | ||
2504 | temp = I915_READ(SOUTH_CHICKEN1); | |
2505 | temp &= ~FDI_BC_BIFURCATION_SELECT; | |
2506 | DRM_DEBUG_KMS("disabling fdi C rx\n"); | |
2507 | I915_WRITE(SOUTH_CHICKEN1, temp); | |
2508 | } | |
2509 | } | |
2510 | ||
8db9d77b ZW |
2511 | /* The FDI link training functions for ILK/Ibexpeak. */ |
2512 | static void ironlake_fdi_link_train(struct drm_crtc *crtc) | |
2513 | { | |
2514 | struct drm_device *dev = crtc->dev; | |
2515 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2516 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2517 | int pipe = intel_crtc->pipe; | |
0fc932b8 | 2518 | int plane = intel_crtc->plane; |
5eddb70b | 2519 | u32 reg, temp, tries; |
8db9d77b | 2520 | |
0fc932b8 JB |
2521 | /* FDI needs bits from pipe & plane first */ |
2522 | assert_pipe_enabled(dev_priv, pipe); | |
2523 | assert_plane_enabled(dev_priv, plane); | |
2524 | ||
e1a44743 AJ |
2525 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
2526 | for train result */ | |
5eddb70b CW |
2527 | reg = FDI_RX_IMR(pipe); |
2528 | temp = I915_READ(reg); | |
e1a44743 AJ |
2529 | temp &= ~FDI_RX_SYMBOL_LOCK; |
2530 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
2531 | I915_WRITE(reg, temp); |
2532 | I915_READ(reg); | |
e1a44743 AJ |
2533 | udelay(150); |
2534 | ||
8db9d77b | 2535 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
2536 | reg = FDI_TX_CTL(pipe); |
2537 | temp = I915_READ(reg); | |
627eb5a3 DV |
2538 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
2539 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes); | |
8db9d77b ZW |
2540 | temp &= ~FDI_LINK_TRAIN_NONE; |
2541 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b | 2542 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 2543 | |
5eddb70b CW |
2544 | reg = FDI_RX_CTL(pipe); |
2545 | temp = I915_READ(reg); | |
8db9d77b ZW |
2546 | temp &= ~FDI_LINK_TRAIN_NONE; |
2547 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
5eddb70b CW |
2548 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
2549 | ||
2550 | POSTING_READ(reg); | |
8db9d77b ZW |
2551 | udelay(150); |
2552 | ||
5b2adf89 | 2553 | /* Ironlake workaround, enable clock pointer after FDI enable*/ |
8f5718a6 DV |
2554 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); |
2555 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR | | |
2556 | FDI_RX_PHASE_SYNC_POINTER_EN); | |
5b2adf89 | 2557 | |
5eddb70b | 2558 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 2559 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 2560 | temp = I915_READ(reg); |
8db9d77b ZW |
2561 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
2562 | ||
2563 | if ((temp & FDI_RX_BIT_LOCK)) { | |
2564 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
5eddb70b | 2565 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); |
8db9d77b ZW |
2566 | break; |
2567 | } | |
8db9d77b | 2568 | } |
e1a44743 | 2569 | if (tries == 5) |
5eddb70b | 2570 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
2571 | |
2572 | /* Train 2 */ | |
5eddb70b CW |
2573 | reg = FDI_TX_CTL(pipe); |
2574 | temp = I915_READ(reg); | |
8db9d77b ZW |
2575 | temp &= ~FDI_LINK_TRAIN_NONE; |
2576 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 2577 | I915_WRITE(reg, temp); |
8db9d77b | 2578 | |
5eddb70b CW |
2579 | reg = FDI_RX_CTL(pipe); |
2580 | temp = I915_READ(reg); | |
8db9d77b ZW |
2581 | temp &= ~FDI_LINK_TRAIN_NONE; |
2582 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
5eddb70b | 2583 | I915_WRITE(reg, temp); |
8db9d77b | 2584 | |
5eddb70b CW |
2585 | POSTING_READ(reg); |
2586 | udelay(150); | |
8db9d77b | 2587 | |
5eddb70b | 2588 | reg = FDI_RX_IIR(pipe); |
e1a44743 | 2589 | for (tries = 0; tries < 5; tries++) { |
5eddb70b | 2590 | temp = I915_READ(reg); |
8db9d77b ZW |
2591 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); |
2592 | ||
2593 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
5eddb70b | 2594 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); |
8db9d77b ZW |
2595 | DRM_DEBUG_KMS("FDI train 2 done.\n"); |
2596 | break; | |
2597 | } | |
8db9d77b | 2598 | } |
e1a44743 | 2599 | if (tries == 5) |
5eddb70b | 2600 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
2601 | |
2602 | DRM_DEBUG_KMS("FDI train done\n"); | |
5c5313c8 | 2603 | |
8db9d77b ZW |
2604 | } |
2605 | ||
0206e353 | 2606 | static const int snb_b_fdi_train_param[] = { |
8db9d77b ZW |
2607 | FDI_LINK_TRAIN_400MV_0DB_SNB_B, |
2608 | FDI_LINK_TRAIN_400MV_6DB_SNB_B, | |
2609 | FDI_LINK_TRAIN_600MV_3_5DB_SNB_B, | |
2610 | FDI_LINK_TRAIN_800MV_0DB_SNB_B, | |
2611 | }; | |
2612 | ||
2613 | /* The FDI link training functions for SNB/Cougarpoint. */ | |
2614 | static void gen6_fdi_link_train(struct drm_crtc *crtc) | |
2615 | { | |
2616 | struct drm_device *dev = crtc->dev; | |
2617 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2618 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2619 | int pipe = intel_crtc->pipe; | |
fa37d39e | 2620 | u32 reg, temp, i, retry; |
8db9d77b | 2621 | |
e1a44743 AJ |
2622 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit |
2623 | for train result */ | |
5eddb70b CW |
2624 | reg = FDI_RX_IMR(pipe); |
2625 | temp = I915_READ(reg); | |
e1a44743 AJ |
2626 | temp &= ~FDI_RX_SYMBOL_LOCK; |
2627 | temp &= ~FDI_RX_BIT_LOCK; | |
5eddb70b CW |
2628 | I915_WRITE(reg, temp); |
2629 | ||
2630 | POSTING_READ(reg); | |
e1a44743 AJ |
2631 | udelay(150); |
2632 | ||
8db9d77b | 2633 | /* enable CPU FDI TX and PCH FDI RX */ |
5eddb70b CW |
2634 | reg = FDI_TX_CTL(pipe); |
2635 | temp = I915_READ(reg); | |
627eb5a3 DV |
2636 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
2637 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes); | |
8db9d77b ZW |
2638 | temp &= ~FDI_LINK_TRAIN_NONE; |
2639 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2640 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2641 | /* SNB-B */ | |
2642 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
5eddb70b | 2643 | I915_WRITE(reg, temp | FDI_TX_ENABLE); |
8db9d77b | 2644 | |
d74cf324 DV |
2645 | I915_WRITE(FDI_RX_MISC(pipe), |
2646 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
2647 | ||
5eddb70b CW |
2648 | reg = FDI_RX_CTL(pipe); |
2649 | temp = I915_READ(reg); | |
8db9d77b ZW |
2650 | if (HAS_PCH_CPT(dev)) { |
2651 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2652 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
2653 | } else { | |
2654 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2655 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2656 | } | |
5eddb70b CW |
2657 | I915_WRITE(reg, temp | FDI_RX_ENABLE); |
2658 | ||
2659 | POSTING_READ(reg); | |
8db9d77b ZW |
2660 | udelay(150); |
2661 | ||
0206e353 | 2662 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
2663 | reg = FDI_TX_CTL(pipe); |
2664 | temp = I915_READ(reg); | |
8db9d77b ZW |
2665 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
2666 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
2667 | I915_WRITE(reg, temp); |
2668 | ||
2669 | POSTING_READ(reg); | |
8db9d77b ZW |
2670 | udelay(500); |
2671 | ||
fa37d39e SP |
2672 | for (retry = 0; retry < 5; retry++) { |
2673 | reg = FDI_RX_IIR(pipe); | |
2674 | temp = I915_READ(reg); | |
2675 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
2676 | if (temp & FDI_RX_BIT_LOCK) { | |
2677 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
2678 | DRM_DEBUG_KMS("FDI train 1 done.\n"); | |
2679 | break; | |
2680 | } | |
2681 | udelay(50); | |
8db9d77b | 2682 | } |
fa37d39e SP |
2683 | if (retry < 5) |
2684 | break; | |
8db9d77b ZW |
2685 | } |
2686 | if (i == 4) | |
5eddb70b | 2687 | DRM_ERROR("FDI train 1 fail!\n"); |
8db9d77b ZW |
2688 | |
2689 | /* Train 2 */ | |
5eddb70b CW |
2690 | reg = FDI_TX_CTL(pipe); |
2691 | temp = I915_READ(reg); | |
8db9d77b ZW |
2692 | temp &= ~FDI_LINK_TRAIN_NONE; |
2693 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
2694 | if (IS_GEN6(dev)) { | |
2695 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; | |
2696 | /* SNB-B */ | |
2697 | temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B; | |
2698 | } | |
5eddb70b | 2699 | I915_WRITE(reg, temp); |
8db9d77b | 2700 | |
5eddb70b CW |
2701 | reg = FDI_RX_CTL(pipe); |
2702 | temp = I915_READ(reg); | |
8db9d77b ZW |
2703 | if (HAS_PCH_CPT(dev)) { |
2704 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2705 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
2706 | } else { | |
2707 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2708 | temp |= FDI_LINK_TRAIN_PATTERN_2; | |
2709 | } | |
5eddb70b CW |
2710 | I915_WRITE(reg, temp); |
2711 | ||
2712 | POSTING_READ(reg); | |
8db9d77b ZW |
2713 | udelay(150); |
2714 | ||
0206e353 | 2715 | for (i = 0; i < 4; i++) { |
5eddb70b CW |
2716 | reg = FDI_TX_CTL(pipe); |
2717 | temp = I915_READ(reg); | |
8db9d77b ZW |
2718 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
2719 | temp |= snb_b_fdi_train_param[i]; | |
5eddb70b CW |
2720 | I915_WRITE(reg, temp); |
2721 | ||
2722 | POSTING_READ(reg); | |
8db9d77b ZW |
2723 | udelay(500); |
2724 | ||
fa37d39e SP |
2725 | for (retry = 0; retry < 5; retry++) { |
2726 | reg = FDI_RX_IIR(pipe); | |
2727 | temp = I915_READ(reg); | |
2728 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
2729 | if (temp & FDI_RX_SYMBOL_LOCK) { | |
2730 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
2731 | DRM_DEBUG_KMS("FDI train 2 done.\n"); | |
2732 | break; | |
2733 | } | |
2734 | udelay(50); | |
8db9d77b | 2735 | } |
fa37d39e SP |
2736 | if (retry < 5) |
2737 | break; | |
8db9d77b ZW |
2738 | } |
2739 | if (i == 4) | |
5eddb70b | 2740 | DRM_ERROR("FDI train 2 fail!\n"); |
8db9d77b ZW |
2741 | |
2742 | DRM_DEBUG_KMS("FDI train done.\n"); | |
2743 | } | |
2744 | ||
357555c0 JB |
2745 | /* Manual link training for Ivy Bridge A0 parts */ |
2746 | static void ivb_manual_fdi_link_train(struct drm_crtc *crtc) | |
2747 | { | |
2748 | struct drm_device *dev = crtc->dev; | |
2749 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2750 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2751 | int pipe = intel_crtc->pipe; | |
139ccd3f | 2752 | u32 reg, temp, i, j; |
357555c0 JB |
2753 | |
2754 | /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit | |
2755 | for train result */ | |
2756 | reg = FDI_RX_IMR(pipe); | |
2757 | temp = I915_READ(reg); | |
2758 | temp &= ~FDI_RX_SYMBOL_LOCK; | |
2759 | temp &= ~FDI_RX_BIT_LOCK; | |
2760 | I915_WRITE(reg, temp); | |
2761 | ||
2762 | POSTING_READ(reg); | |
2763 | udelay(150); | |
2764 | ||
01a415fd DV |
2765 | DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n", |
2766 | I915_READ(FDI_RX_IIR(pipe))); | |
2767 | ||
139ccd3f JB |
2768 | /* Try each vswing and preemphasis setting twice before moving on */ |
2769 | for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) { | |
2770 | /* disable first in case we need to retry */ | |
2771 | reg = FDI_TX_CTL(pipe); | |
2772 | temp = I915_READ(reg); | |
2773 | temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB); | |
2774 | temp &= ~FDI_TX_ENABLE; | |
2775 | I915_WRITE(reg, temp); | |
357555c0 | 2776 | |
139ccd3f JB |
2777 | reg = FDI_RX_CTL(pipe); |
2778 | temp = I915_READ(reg); | |
2779 | temp &= ~FDI_LINK_TRAIN_AUTO; | |
2780 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2781 | temp &= ~FDI_RX_ENABLE; | |
2782 | I915_WRITE(reg, temp); | |
357555c0 | 2783 | |
139ccd3f | 2784 | /* enable CPU FDI TX and PCH FDI RX */ |
357555c0 JB |
2785 | reg = FDI_TX_CTL(pipe); |
2786 | temp = I915_READ(reg); | |
139ccd3f JB |
2787 | temp &= ~FDI_DP_PORT_WIDTH_MASK; |
2788 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes); | |
2789 | temp |= FDI_LINK_TRAIN_PATTERN_1_IVB; | |
357555c0 | 2790 | temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK; |
139ccd3f JB |
2791 | temp |= snb_b_fdi_train_param[j/2]; |
2792 | temp |= FDI_COMPOSITE_SYNC; | |
2793 | I915_WRITE(reg, temp | FDI_TX_ENABLE); | |
357555c0 | 2794 | |
139ccd3f JB |
2795 | I915_WRITE(FDI_RX_MISC(pipe), |
2796 | FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90); | |
357555c0 | 2797 | |
139ccd3f | 2798 | reg = FDI_RX_CTL(pipe); |
357555c0 | 2799 | temp = I915_READ(reg); |
139ccd3f JB |
2800 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; |
2801 | temp |= FDI_COMPOSITE_SYNC; | |
2802 | I915_WRITE(reg, temp | FDI_RX_ENABLE); | |
357555c0 | 2803 | |
139ccd3f JB |
2804 | POSTING_READ(reg); |
2805 | udelay(1); /* should be 0.5us */ | |
357555c0 | 2806 | |
139ccd3f JB |
2807 | for (i = 0; i < 4; i++) { |
2808 | reg = FDI_RX_IIR(pipe); | |
2809 | temp = I915_READ(reg); | |
2810 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 2811 | |
139ccd3f JB |
2812 | if (temp & FDI_RX_BIT_LOCK || |
2813 | (I915_READ(reg) & FDI_RX_BIT_LOCK)) { | |
2814 | I915_WRITE(reg, temp | FDI_RX_BIT_LOCK); | |
2815 | DRM_DEBUG_KMS("FDI train 1 done, level %i.\n", | |
2816 | i); | |
2817 | break; | |
2818 | } | |
2819 | udelay(1); /* should be 0.5us */ | |
2820 | } | |
2821 | if (i == 4) { | |
2822 | DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2); | |
2823 | continue; | |
2824 | } | |
357555c0 | 2825 | |
139ccd3f | 2826 | /* Train 2 */ |
357555c0 JB |
2827 | reg = FDI_TX_CTL(pipe); |
2828 | temp = I915_READ(reg); | |
139ccd3f JB |
2829 | temp &= ~FDI_LINK_TRAIN_NONE_IVB; |
2830 | temp |= FDI_LINK_TRAIN_PATTERN_2_IVB; | |
2831 | I915_WRITE(reg, temp); | |
2832 | ||
2833 | reg = FDI_RX_CTL(pipe); | |
2834 | temp = I915_READ(reg); | |
2835 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2836 | temp |= FDI_LINK_TRAIN_PATTERN_2_CPT; | |
357555c0 JB |
2837 | I915_WRITE(reg, temp); |
2838 | ||
2839 | POSTING_READ(reg); | |
139ccd3f | 2840 | udelay(2); /* should be 1.5us */ |
357555c0 | 2841 | |
139ccd3f JB |
2842 | for (i = 0; i < 4; i++) { |
2843 | reg = FDI_RX_IIR(pipe); | |
2844 | temp = I915_READ(reg); | |
2845 | DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp); | |
357555c0 | 2846 | |
139ccd3f JB |
2847 | if (temp & FDI_RX_SYMBOL_LOCK || |
2848 | (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) { | |
2849 | I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK); | |
2850 | DRM_DEBUG_KMS("FDI train 2 done, level %i.\n", | |
2851 | i); | |
2852 | goto train_done; | |
2853 | } | |
2854 | udelay(2); /* should be 1.5us */ | |
357555c0 | 2855 | } |
139ccd3f JB |
2856 | if (i == 4) |
2857 | DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2); | |
357555c0 | 2858 | } |
357555c0 | 2859 | |
139ccd3f | 2860 | train_done: |
357555c0 JB |
2861 | DRM_DEBUG_KMS("FDI train done.\n"); |
2862 | } | |
2863 | ||
88cefb6c | 2864 | static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc) |
2c07245f | 2865 | { |
88cefb6c | 2866 | struct drm_device *dev = intel_crtc->base.dev; |
2c07245f | 2867 | struct drm_i915_private *dev_priv = dev->dev_private; |
2c07245f | 2868 | int pipe = intel_crtc->pipe; |
5eddb70b | 2869 | u32 reg, temp; |
79e53945 | 2870 | |
c64e311e | 2871 | |
c98e9dcf | 2872 | /* enable PCH FDI RX PLL, wait warmup plus DMI latency */ |
5eddb70b CW |
2873 | reg = FDI_RX_CTL(pipe); |
2874 | temp = I915_READ(reg); | |
627eb5a3 DV |
2875 | temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16)); |
2876 | temp |= FDI_DP_PORT_WIDTH(intel_crtc->config.fdi_lanes); | |
dfd07d72 | 2877 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
5eddb70b CW |
2878 | I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE); |
2879 | ||
2880 | POSTING_READ(reg); | |
c98e9dcf JB |
2881 | udelay(200); |
2882 | ||
2883 | /* Switch from Rawclk to PCDclk */ | |
5eddb70b CW |
2884 | temp = I915_READ(reg); |
2885 | I915_WRITE(reg, temp | FDI_PCDCLK); | |
2886 | ||
2887 | POSTING_READ(reg); | |
c98e9dcf JB |
2888 | udelay(200); |
2889 | ||
20749730 PZ |
2890 | /* Enable CPU FDI TX PLL, always on for Ironlake */ |
2891 | reg = FDI_TX_CTL(pipe); | |
2892 | temp = I915_READ(reg); | |
2893 | if ((temp & FDI_TX_PLL_ENABLE) == 0) { | |
2894 | I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE); | |
5eddb70b | 2895 | |
20749730 PZ |
2896 | POSTING_READ(reg); |
2897 | udelay(100); | |
6be4a607 | 2898 | } |
0e23b99d JB |
2899 | } |
2900 | ||
88cefb6c DV |
2901 | static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc) |
2902 | { | |
2903 | struct drm_device *dev = intel_crtc->base.dev; | |
2904 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2905 | int pipe = intel_crtc->pipe; | |
2906 | u32 reg, temp; | |
2907 | ||
2908 | /* Switch from PCDclk to Rawclk */ | |
2909 | reg = FDI_RX_CTL(pipe); | |
2910 | temp = I915_READ(reg); | |
2911 | I915_WRITE(reg, temp & ~FDI_PCDCLK); | |
2912 | ||
2913 | /* Disable CPU FDI TX PLL */ | |
2914 | reg = FDI_TX_CTL(pipe); | |
2915 | temp = I915_READ(reg); | |
2916 | I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE); | |
2917 | ||
2918 | POSTING_READ(reg); | |
2919 | udelay(100); | |
2920 | ||
2921 | reg = FDI_RX_CTL(pipe); | |
2922 | temp = I915_READ(reg); | |
2923 | I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE); | |
2924 | ||
2925 | /* Wait for the clocks to turn off. */ | |
2926 | POSTING_READ(reg); | |
2927 | udelay(100); | |
2928 | } | |
2929 | ||
0fc932b8 JB |
2930 | static void ironlake_fdi_disable(struct drm_crtc *crtc) |
2931 | { | |
2932 | struct drm_device *dev = crtc->dev; | |
2933 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2934 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2935 | int pipe = intel_crtc->pipe; | |
2936 | u32 reg, temp; | |
2937 | ||
2938 | /* disable CPU FDI tx and PCH FDI rx */ | |
2939 | reg = FDI_TX_CTL(pipe); | |
2940 | temp = I915_READ(reg); | |
2941 | I915_WRITE(reg, temp & ~FDI_TX_ENABLE); | |
2942 | POSTING_READ(reg); | |
2943 | ||
2944 | reg = FDI_RX_CTL(pipe); | |
2945 | temp = I915_READ(reg); | |
2946 | temp &= ~(0x7 << 16); | |
dfd07d72 | 2947 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
2948 | I915_WRITE(reg, temp & ~FDI_RX_ENABLE); |
2949 | ||
2950 | POSTING_READ(reg); | |
2951 | udelay(100); | |
2952 | ||
2953 | /* Ironlake workaround, disable clock pointer after downing FDI */ | |
6f06ce18 JB |
2954 | if (HAS_PCH_IBX(dev)) { |
2955 | I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR); | |
6f06ce18 | 2956 | } |
0fc932b8 JB |
2957 | |
2958 | /* still set train pattern 1 */ | |
2959 | reg = FDI_TX_CTL(pipe); | |
2960 | temp = I915_READ(reg); | |
2961 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2962 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2963 | I915_WRITE(reg, temp); | |
2964 | ||
2965 | reg = FDI_RX_CTL(pipe); | |
2966 | temp = I915_READ(reg); | |
2967 | if (HAS_PCH_CPT(dev)) { | |
2968 | temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT; | |
2969 | temp |= FDI_LINK_TRAIN_PATTERN_1_CPT; | |
2970 | } else { | |
2971 | temp &= ~FDI_LINK_TRAIN_NONE; | |
2972 | temp |= FDI_LINK_TRAIN_PATTERN_1; | |
2973 | } | |
2974 | /* BPC in FDI rx is consistent with that in PIPECONF */ | |
2975 | temp &= ~(0x07 << 16); | |
dfd07d72 | 2976 | temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11; |
0fc932b8 JB |
2977 | I915_WRITE(reg, temp); |
2978 | ||
2979 | POSTING_READ(reg); | |
2980 | udelay(100); | |
2981 | } | |
2982 | ||
5dce5b93 CW |
2983 | bool intel_has_pending_fb_unpin(struct drm_device *dev) |
2984 | { | |
2985 | struct intel_crtc *crtc; | |
2986 | ||
2987 | /* Note that we don't need to be called with mode_config.lock here | |
2988 | * as our list of CRTC objects is static for the lifetime of the | |
2989 | * device and so cannot disappear as we iterate. Similarly, we can | |
2990 | * happily treat the predicates as racy, atomic checks as userspace | |
2991 | * cannot claim and pin a new fb without at least acquring the | |
2992 | * struct_mutex and so serialising with us. | |
2993 | */ | |
2994 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
2995 | if (atomic_read(&crtc->unpin_work_count) == 0) | |
2996 | continue; | |
2997 | ||
2998 | if (crtc->unpin_work) | |
2999 | intel_wait_for_vblank(dev, crtc->pipe); | |
3000 | ||
3001 | return true; | |
3002 | } | |
3003 | ||
3004 | return false; | |
3005 | } | |
3006 | ||
e6c3a2a6 CW |
3007 | static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc) |
3008 | { | |
0f91128d | 3009 | struct drm_device *dev = crtc->dev; |
5bb61643 | 3010 | struct drm_i915_private *dev_priv = dev->dev_private; |
e6c3a2a6 CW |
3011 | |
3012 | if (crtc->fb == NULL) | |
3013 | return; | |
3014 | ||
2c10d571 DV |
3015 | WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue)); |
3016 | ||
5bb61643 CW |
3017 | wait_event(dev_priv->pending_flip_queue, |
3018 | !intel_crtc_has_pending_flip(crtc)); | |
3019 | ||
0f91128d CW |
3020 | mutex_lock(&dev->struct_mutex); |
3021 | intel_finish_fb(crtc->fb); | |
3022 | mutex_unlock(&dev->struct_mutex); | |
e6c3a2a6 CW |
3023 | } |
3024 | ||
e615efe4 ED |
3025 | /* Program iCLKIP clock to the desired frequency */ |
3026 | static void lpt_program_iclkip(struct drm_crtc *crtc) | |
3027 | { | |
3028 | struct drm_device *dev = crtc->dev; | |
3029 | struct drm_i915_private *dev_priv = dev->dev_private; | |
241bfc38 | 3030 | int clock = to_intel_crtc(crtc)->config.adjusted_mode.crtc_clock; |
e615efe4 ED |
3031 | u32 divsel, phaseinc, auxdiv, phasedir = 0; |
3032 | u32 temp; | |
3033 | ||
09153000 DV |
3034 | mutex_lock(&dev_priv->dpio_lock); |
3035 | ||
e615efe4 ED |
3036 | /* It is necessary to ungate the pixclk gate prior to programming |
3037 | * the divisors, and gate it back when it is done. | |
3038 | */ | |
3039 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE); | |
3040 | ||
3041 | /* Disable SSCCTL */ | |
3042 | intel_sbi_write(dev_priv, SBI_SSCCTL6, | |
988d6ee8 PZ |
3043 | intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) | |
3044 | SBI_SSCCTL_DISABLE, | |
3045 | SBI_ICLK); | |
e615efe4 ED |
3046 | |
3047 | /* 20MHz is a corner case which is out of range for the 7-bit divisor */ | |
12d7ceed | 3048 | if (clock == 20000) { |
e615efe4 ED |
3049 | auxdiv = 1; |
3050 | divsel = 0x41; | |
3051 | phaseinc = 0x20; | |
3052 | } else { | |
3053 | /* The iCLK virtual clock root frequency is in MHz, | |
241bfc38 DL |
3054 | * but the adjusted_mode->crtc_clock in in KHz. To get the |
3055 | * divisors, it is necessary to divide one by another, so we | |
e615efe4 ED |
3056 | * convert the virtual clock precision to KHz here for higher |
3057 | * precision. | |
3058 | */ | |
3059 | u32 iclk_virtual_root_freq = 172800 * 1000; | |
3060 | u32 iclk_pi_range = 64; | |
3061 | u32 desired_divisor, msb_divisor_value, pi_value; | |
3062 | ||
12d7ceed | 3063 | desired_divisor = (iclk_virtual_root_freq / clock); |
e615efe4 ED |
3064 | msb_divisor_value = desired_divisor / iclk_pi_range; |
3065 | pi_value = desired_divisor % iclk_pi_range; | |
3066 | ||
3067 | auxdiv = 0; | |
3068 | divsel = msb_divisor_value - 2; | |
3069 | phaseinc = pi_value; | |
3070 | } | |
3071 | ||
3072 | /* This should not happen with any sane values */ | |
3073 | WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) & | |
3074 | ~SBI_SSCDIVINTPHASE_DIVSEL_MASK); | |
3075 | WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) & | |
3076 | ~SBI_SSCDIVINTPHASE_INCVAL_MASK); | |
3077 | ||
3078 | DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n", | |
12d7ceed | 3079 | clock, |
e615efe4 ED |
3080 | auxdiv, |
3081 | divsel, | |
3082 | phasedir, | |
3083 | phaseinc); | |
3084 | ||
3085 | /* Program SSCDIVINTPHASE6 */ | |
988d6ee8 | 3086 | temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK); |
e615efe4 ED |
3087 | temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK; |
3088 | temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel); | |
3089 | temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK; | |
3090 | temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc); | |
3091 | temp |= SBI_SSCDIVINTPHASE_DIR(phasedir); | |
3092 | temp |= SBI_SSCDIVINTPHASE_PROPAGATE; | |
988d6ee8 | 3093 | intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK); |
e615efe4 ED |
3094 | |
3095 | /* Program SSCAUXDIV */ | |
988d6ee8 | 3096 | temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK); |
e615efe4 ED |
3097 | temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1); |
3098 | temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv); | |
988d6ee8 | 3099 | intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK); |
e615efe4 ED |
3100 | |
3101 | /* Enable modulator and associated divider */ | |
988d6ee8 | 3102 | temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK); |
e615efe4 | 3103 | temp &= ~SBI_SSCCTL_DISABLE; |
988d6ee8 | 3104 | intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK); |
e615efe4 ED |
3105 | |
3106 | /* Wait for initialization time */ | |
3107 | udelay(24); | |
3108 | ||
3109 | I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE); | |
09153000 DV |
3110 | |
3111 | mutex_unlock(&dev_priv->dpio_lock); | |
e615efe4 ED |
3112 | } |
3113 | ||
275f01b2 DV |
3114 | static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc, |
3115 | enum pipe pch_transcoder) | |
3116 | { | |
3117 | struct drm_device *dev = crtc->base.dev; | |
3118 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3119 | enum transcoder cpu_transcoder = crtc->config.cpu_transcoder; | |
3120 | ||
3121 | I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder), | |
3122 | I915_READ(HTOTAL(cpu_transcoder))); | |
3123 | I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder), | |
3124 | I915_READ(HBLANK(cpu_transcoder))); | |
3125 | I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder), | |
3126 | I915_READ(HSYNC(cpu_transcoder))); | |
3127 | ||
3128 | I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder), | |
3129 | I915_READ(VTOTAL(cpu_transcoder))); | |
3130 | I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder), | |
3131 | I915_READ(VBLANK(cpu_transcoder))); | |
3132 | I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder), | |
3133 | I915_READ(VSYNC(cpu_transcoder))); | |
3134 | I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder), | |
3135 | I915_READ(VSYNCSHIFT(cpu_transcoder))); | |
3136 | } | |
3137 | ||
1fbc0d78 DV |
3138 | static void cpt_enable_fdi_bc_bifurcation(struct drm_device *dev) |
3139 | { | |
3140 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3141 | uint32_t temp; | |
3142 | ||
3143 | temp = I915_READ(SOUTH_CHICKEN1); | |
3144 | if (temp & FDI_BC_BIFURCATION_SELECT) | |
3145 | return; | |
3146 | ||
3147 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE); | |
3148 | WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE); | |
3149 | ||
3150 | temp |= FDI_BC_BIFURCATION_SELECT; | |
3151 | DRM_DEBUG_KMS("enabling fdi C rx\n"); | |
3152 | I915_WRITE(SOUTH_CHICKEN1, temp); | |
3153 | POSTING_READ(SOUTH_CHICKEN1); | |
3154 | } | |
3155 | ||
3156 | static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc) | |
3157 | { | |
3158 | struct drm_device *dev = intel_crtc->base.dev; | |
3159 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3160 | ||
3161 | switch (intel_crtc->pipe) { | |
3162 | case PIPE_A: | |
3163 | break; | |
3164 | case PIPE_B: | |
3165 | if (intel_crtc->config.fdi_lanes > 2) | |
3166 | WARN_ON(I915_READ(SOUTH_CHICKEN1) & FDI_BC_BIFURCATION_SELECT); | |
3167 | else | |
3168 | cpt_enable_fdi_bc_bifurcation(dev); | |
3169 | ||
3170 | break; | |
3171 | case PIPE_C: | |
3172 | cpt_enable_fdi_bc_bifurcation(dev); | |
3173 | ||
3174 | break; | |
3175 | default: | |
3176 | BUG(); | |
3177 | } | |
3178 | } | |
3179 | ||
f67a559d JB |
3180 | /* |
3181 | * Enable PCH resources required for PCH ports: | |
3182 | * - PCH PLLs | |
3183 | * - FDI training & RX/TX | |
3184 | * - update transcoder timings | |
3185 | * - DP transcoding bits | |
3186 | * - transcoder | |
3187 | */ | |
3188 | static void ironlake_pch_enable(struct drm_crtc *crtc) | |
0e23b99d JB |
3189 | { |
3190 | struct drm_device *dev = crtc->dev; | |
3191 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3192 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3193 | int pipe = intel_crtc->pipe; | |
ee7b9f93 | 3194 | u32 reg, temp; |
2c07245f | 3195 | |
ab9412ba | 3196 | assert_pch_transcoder_disabled(dev_priv, pipe); |
e7e164db | 3197 | |
1fbc0d78 DV |
3198 | if (IS_IVYBRIDGE(dev)) |
3199 | ivybridge_update_fdi_bc_bifurcation(intel_crtc); | |
3200 | ||
cd986abb DV |
3201 | /* Write the TU size bits before fdi link training, so that error |
3202 | * detection works. */ | |
3203 | I915_WRITE(FDI_RX_TUSIZE1(pipe), | |
3204 | I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK); | |
3205 | ||
c98e9dcf | 3206 | /* For PCH output, training FDI link */ |
674cf967 | 3207 | dev_priv->display.fdi_link_train(crtc); |
2c07245f | 3208 | |
3ad8a208 DV |
3209 | /* We need to program the right clock selection before writing the pixel |
3210 | * mutliplier into the DPLL. */ | |
303b81e0 | 3211 | if (HAS_PCH_CPT(dev)) { |
ee7b9f93 | 3212 | u32 sel; |
4b645f14 | 3213 | |
c98e9dcf | 3214 | temp = I915_READ(PCH_DPLL_SEL); |
11887397 DV |
3215 | temp |= TRANS_DPLL_ENABLE(pipe); |
3216 | sel = TRANS_DPLLB_SEL(pipe); | |
a43f6e0f | 3217 | if (intel_crtc->config.shared_dpll == DPLL_ID_PCH_PLL_B) |
ee7b9f93 JB |
3218 | temp |= sel; |
3219 | else | |
3220 | temp &= ~sel; | |
c98e9dcf | 3221 | I915_WRITE(PCH_DPLL_SEL, temp); |
c98e9dcf | 3222 | } |
5eddb70b | 3223 | |
3ad8a208 DV |
3224 | /* XXX: pch pll's can be enabled any time before we enable the PCH |
3225 | * transcoder, and we actually should do this to not upset any PCH | |
3226 | * transcoder that already use the clock when we share it. | |
3227 | * | |
3228 | * Note that enable_shared_dpll tries to do the right thing, but | |
3229 | * get_shared_dpll unconditionally resets the pll - we need that to have | |
3230 | * the right LVDS enable sequence. */ | |
3231 | ironlake_enable_shared_dpll(intel_crtc); | |
3232 | ||
d9b6cb56 JB |
3233 | /* set transcoder timing, panel must allow it */ |
3234 | assert_panel_unlocked(dev_priv, pipe); | |
275f01b2 | 3235 | ironlake_pch_transcoder_set_timings(intel_crtc, pipe); |
8db9d77b | 3236 | |
303b81e0 | 3237 | intel_fdi_normal_train(crtc); |
5e84e1a4 | 3238 | |
c98e9dcf JB |
3239 | /* For PCH DP, enable TRANS_DP_CTL */ |
3240 | if (HAS_PCH_CPT(dev) && | |
417e822d KP |
3241 | (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) || |
3242 | intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) { | |
dfd07d72 | 3243 | u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5; |
5eddb70b CW |
3244 | reg = TRANS_DP_CTL(pipe); |
3245 | temp = I915_READ(reg); | |
3246 | temp &= ~(TRANS_DP_PORT_SEL_MASK | | |
220cad3c EA |
3247 | TRANS_DP_SYNC_MASK | |
3248 | TRANS_DP_BPC_MASK); | |
5eddb70b CW |
3249 | temp |= (TRANS_DP_OUTPUT_ENABLE | |
3250 | TRANS_DP_ENH_FRAMING); | |
9325c9f0 | 3251 | temp |= bpc << 9; /* same format but at 11:9 */ |
c98e9dcf JB |
3252 | |
3253 | if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC) | |
5eddb70b | 3254 | temp |= TRANS_DP_HSYNC_ACTIVE_HIGH; |
c98e9dcf | 3255 | if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC) |
5eddb70b | 3256 | temp |= TRANS_DP_VSYNC_ACTIVE_HIGH; |
c98e9dcf JB |
3257 | |
3258 | switch (intel_trans_dp_port_sel(crtc)) { | |
3259 | case PCH_DP_B: | |
5eddb70b | 3260 | temp |= TRANS_DP_PORT_SEL_B; |
c98e9dcf JB |
3261 | break; |
3262 | case PCH_DP_C: | |
5eddb70b | 3263 | temp |= TRANS_DP_PORT_SEL_C; |
c98e9dcf JB |
3264 | break; |
3265 | case PCH_DP_D: | |
5eddb70b | 3266 | temp |= TRANS_DP_PORT_SEL_D; |
c98e9dcf JB |
3267 | break; |
3268 | default: | |
e95d41e1 | 3269 | BUG(); |
32f9d658 | 3270 | } |
2c07245f | 3271 | |
5eddb70b | 3272 | I915_WRITE(reg, temp); |
6be4a607 | 3273 | } |
b52eb4dc | 3274 | |
b8a4f404 | 3275 | ironlake_enable_pch_transcoder(dev_priv, pipe); |
f67a559d JB |
3276 | } |
3277 | ||
1507e5bd PZ |
3278 | static void lpt_pch_enable(struct drm_crtc *crtc) |
3279 | { | |
3280 | struct drm_device *dev = crtc->dev; | |
3281 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3282 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3b117c8f | 3283 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
1507e5bd | 3284 | |
ab9412ba | 3285 | assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A); |
1507e5bd | 3286 | |
8c52b5e8 | 3287 | lpt_program_iclkip(crtc); |
1507e5bd | 3288 | |
0540e488 | 3289 | /* Set transcoder timing. */ |
275f01b2 | 3290 | ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A); |
1507e5bd | 3291 | |
937bb610 | 3292 | lpt_enable_pch_transcoder(dev_priv, cpu_transcoder); |
f67a559d JB |
3293 | } |
3294 | ||
e2b78267 | 3295 | static void intel_put_shared_dpll(struct intel_crtc *crtc) |
ee7b9f93 | 3296 | { |
e2b78267 | 3297 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); |
ee7b9f93 JB |
3298 | |
3299 | if (pll == NULL) | |
3300 | return; | |
3301 | ||
3302 | if (pll->refcount == 0) { | |
46edb027 | 3303 | WARN(1, "bad %s refcount\n", pll->name); |
ee7b9f93 JB |
3304 | return; |
3305 | } | |
3306 | ||
f4a091c7 DV |
3307 | if (--pll->refcount == 0) { |
3308 | WARN_ON(pll->on); | |
3309 | WARN_ON(pll->active); | |
3310 | } | |
3311 | ||
a43f6e0f | 3312 | crtc->config.shared_dpll = DPLL_ID_PRIVATE; |
ee7b9f93 JB |
3313 | } |
3314 | ||
b89a1d39 | 3315 | static struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc) |
ee7b9f93 | 3316 | { |
e2b78267 DV |
3317 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; |
3318 | struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc); | |
3319 | enum intel_dpll_id i; | |
ee7b9f93 | 3320 | |
ee7b9f93 | 3321 | if (pll) { |
46edb027 DV |
3322 | DRM_DEBUG_KMS("CRTC:%d dropping existing %s\n", |
3323 | crtc->base.base.id, pll->name); | |
e2b78267 | 3324 | intel_put_shared_dpll(crtc); |
ee7b9f93 JB |
3325 | } |
3326 | ||
98b6bd99 DV |
3327 | if (HAS_PCH_IBX(dev_priv->dev)) { |
3328 | /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */ | |
d94ab068 | 3329 | i = (enum intel_dpll_id) crtc->pipe; |
e72f9fbf | 3330 | pll = &dev_priv->shared_dplls[i]; |
98b6bd99 | 3331 | |
46edb027 DV |
3332 | DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n", |
3333 | crtc->base.base.id, pll->name); | |
98b6bd99 DV |
3334 | |
3335 | goto found; | |
3336 | } | |
3337 | ||
e72f9fbf DV |
3338 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
3339 | pll = &dev_priv->shared_dplls[i]; | |
ee7b9f93 JB |
3340 | |
3341 | /* Only want to check enabled timings first */ | |
3342 | if (pll->refcount == 0) | |
3343 | continue; | |
3344 | ||
b89a1d39 DV |
3345 | if (memcmp(&crtc->config.dpll_hw_state, &pll->hw_state, |
3346 | sizeof(pll->hw_state)) == 0) { | |
46edb027 | 3347 | DRM_DEBUG_KMS("CRTC:%d sharing existing %s (refcount %d, ative %d)\n", |
e2b78267 | 3348 | crtc->base.base.id, |
46edb027 | 3349 | pll->name, pll->refcount, pll->active); |
ee7b9f93 JB |
3350 | |
3351 | goto found; | |
3352 | } | |
3353 | } | |
3354 | ||
3355 | /* Ok no matching timings, maybe there's a free one? */ | |
e72f9fbf DV |
3356 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
3357 | pll = &dev_priv->shared_dplls[i]; | |
ee7b9f93 | 3358 | if (pll->refcount == 0) { |
46edb027 DV |
3359 | DRM_DEBUG_KMS("CRTC:%d allocated %s\n", |
3360 | crtc->base.base.id, pll->name); | |
ee7b9f93 JB |
3361 | goto found; |
3362 | } | |
3363 | } | |
3364 | ||
3365 | return NULL; | |
3366 | ||
3367 | found: | |
a43f6e0f | 3368 | crtc->config.shared_dpll = i; |
46edb027 DV |
3369 | DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name, |
3370 | pipe_name(crtc->pipe)); | |
ee7b9f93 | 3371 | |
cdbd2316 | 3372 | if (pll->active == 0) { |
66e985c0 DV |
3373 | memcpy(&pll->hw_state, &crtc->config.dpll_hw_state, |
3374 | sizeof(pll->hw_state)); | |
3375 | ||
46edb027 | 3376 | DRM_DEBUG_DRIVER("setting up %s\n", pll->name); |
cdbd2316 | 3377 | WARN_ON(pll->on); |
e9d6944e | 3378 | assert_shared_dpll_disabled(dev_priv, pll); |
ee7b9f93 | 3379 | |
15bdd4cf | 3380 | pll->mode_set(dev_priv, pll); |
cdbd2316 DV |
3381 | } |
3382 | pll->refcount++; | |
e04c7350 | 3383 | |
ee7b9f93 JB |
3384 | return pll; |
3385 | } | |
3386 | ||
a1520318 | 3387 | static void cpt_verify_modeset(struct drm_device *dev, int pipe) |
d4270e57 JB |
3388 | { |
3389 | struct drm_i915_private *dev_priv = dev->dev_private; | |
23670b32 | 3390 | int dslreg = PIPEDSL(pipe); |
d4270e57 JB |
3391 | u32 temp; |
3392 | ||
3393 | temp = I915_READ(dslreg); | |
3394 | udelay(500); | |
3395 | if (wait_for(I915_READ(dslreg) != temp, 5)) { | |
d4270e57 | 3396 | if (wait_for(I915_READ(dslreg) != temp, 5)) |
84f44ce7 | 3397 | DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe)); |
d4270e57 JB |
3398 | } |
3399 | } | |
3400 | ||
b074cec8 JB |
3401 | static void ironlake_pfit_enable(struct intel_crtc *crtc) |
3402 | { | |
3403 | struct drm_device *dev = crtc->base.dev; | |
3404 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3405 | int pipe = crtc->pipe; | |
3406 | ||
fd4daa9c | 3407 | if (crtc->config.pch_pfit.enabled) { |
b074cec8 JB |
3408 | /* Force use of hard-coded filter coefficients |
3409 | * as some pre-programmed values are broken, | |
3410 | * e.g. x201. | |
3411 | */ | |
3412 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
3413 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 | | |
3414 | PF_PIPE_SEL_IVB(pipe)); | |
3415 | else | |
3416 | I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3); | |
3417 | I915_WRITE(PF_WIN_POS(pipe), crtc->config.pch_pfit.pos); | |
3418 | I915_WRITE(PF_WIN_SZ(pipe), crtc->config.pch_pfit.size); | |
d4270e57 JB |
3419 | } |
3420 | } | |
3421 | ||
bb53d4ae VS |
3422 | static void intel_enable_planes(struct drm_crtc *crtc) |
3423 | { | |
3424 | struct drm_device *dev = crtc->dev; | |
3425 | enum pipe pipe = to_intel_crtc(crtc)->pipe; | |
af2b653b | 3426 | struct drm_plane *plane; |
bb53d4ae VS |
3427 | struct intel_plane *intel_plane; |
3428 | ||
af2b653b MR |
3429 | drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) { |
3430 | intel_plane = to_intel_plane(plane); | |
bb53d4ae VS |
3431 | if (intel_plane->pipe == pipe) |
3432 | intel_plane_restore(&intel_plane->base); | |
af2b653b | 3433 | } |
bb53d4ae VS |
3434 | } |
3435 | ||
3436 | static void intel_disable_planes(struct drm_crtc *crtc) | |
3437 | { | |
3438 | struct drm_device *dev = crtc->dev; | |
3439 | enum pipe pipe = to_intel_crtc(crtc)->pipe; | |
af2b653b | 3440 | struct drm_plane *plane; |
bb53d4ae VS |
3441 | struct intel_plane *intel_plane; |
3442 | ||
af2b653b MR |
3443 | drm_for_each_legacy_plane(plane, &dev->mode_config.plane_list) { |
3444 | intel_plane = to_intel_plane(plane); | |
bb53d4ae VS |
3445 | if (intel_plane->pipe == pipe) |
3446 | intel_plane_disable(&intel_plane->base); | |
af2b653b | 3447 | } |
bb53d4ae VS |
3448 | } |
3449 | ||
20bc8673 | 3450 | void hsw_enable_ips(struct intel_crtc *crtc) |
d77e4531 PZ |
3451 | { |
3452 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
3453 | ||
3454 | if (!crtc->config.ips_enabled) | |
3455 | return; | |
3456 | ||
3457 | /* We can only enable IPS after we enable a plane and wait for a vblank. | |
3458 | * We guarantee that the plane is enabled by calling intel_enable_ips | |
3459 | * only after intel_enable_plane. And intel_enable_plane already waits | |
3460 | * for a vblank, so all we need to do here is to enable the IPS bit. */ | |
3461 | assert_plane_enabled(dev_priv, crtc->plane); | |
2a114cc1 BW |
3462 | if (IS_BROADWELL(crtc->base.dev)) { |
3463 | mutex_lock(&dev_priv->rps.hw_lock); | |
3464 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000)); | |
3465 | mutex_unlock(&dev_priv->rps.hw_lock); | |
3466 | /* Quoting Art Runyan: "its not safe to expect any particular | |
3467 | * value in IPS_CTL bit 31 after enabling IPS through the | |
e59150dc JB |
3468 | * mailbox." Moreover, the mailbox may return a bogus state, |
3469 | * so we need to just enable it and continue on. | |
2a114cc1 BW |
3470 | */ |
3471 | } else { | |
3472 | I915_WRITE(IPS_CTL, IPS_ENABLE); | |
3473 | /* The bit only becomes 1 in the next vblank, so this wait here | |
3474 | * is essentially intel_wait_for_vblank. If we don't have this | |
3475 | * and don't wait for vblanks until the end of crtc_enable, then | |
3476 | * the HW state readout code will complain that the expected | |
3477 | * IPS_CTL value is not the one we read. */ | |
3478 | if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50)) | |
3479 | DRM_ERROR("Timed out waiting for IPS enable\n"); | |
3480 | } | |
d77e4531 PZ |
3481 | } |
3482 | ||
20bc8673 | 3483 | void hsw_disable_ips(struct intel_crtc *crtc) |
d77e4531 PZ |
3484 | { |
3485 | struct drm_device *dev = crtc->base.dev; | |
3486 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3487 | ||
3488 | if (!crtc->config.ips_enabled) | |
3489 | return; | |
3490 | ||
3491 | assert_plane_enabled(dev_priv, crtc->plane); | |
2a114cc1 BW |
3492 | if (IS_BROADWELL(crtc->base.dev)) { |
3493 | mutex_lock(&dev_priv->rps.hw_lock); | |
3494 | WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0)); | |
3495 | mutex_unlock(&dev_priv->rps.hw_lock); | |
e59150dc | 3496 | } else { |
2a114cc1 | 3497 | I915_WRITE(IPS_CTL, 0); |
e59150dc JB |
3498 | POSTING_READ(IPS_CTL); |
3499 | } | |
d77e4531 PZ |
3500 | |
3501 | /* We need to wait for a vblank before we can disable the plane. */ | |
3502 | intel_wait_for_vblank(dev, crtc->pipe); | |
3503 | } | |
3504 | ||
3505 | /** Loads the palette/gamma unit for the CRTC with the prepared values */ | |
3506 | static void intel_crtc_load_lut(struct drm_crtc *crtc) | |
3507 | { | |
3508 | struct drm_device *dev = crtc->dev; | |
3509 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3510 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3511 | enum pipe pipe = intel_crtc->pipe; | |
3512 | int palreg = PALETTE(pipe); | |
3513 | int i; | |
3514 | bool reenable_ips = false; | |
3515 | ||
3516 | /* The clocks have to be on to load the palette. */ | |
3517 | if (!crtc->enabled || !intel_crtc->active) | |
3518 | return; | |
3519 | ||
3520 | if (!HAS_PCH_SPLIT(dev_priv->dev)) { | |
3521 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI)) | |
3522 | assert_dsi_pll_enabled(dev_priv); | |
3523 | else | |
3524 | assert_pll_enabled(dev_priv, pipe); | |
3525 | } | |
3526 | ||
3527 | /* use legacy palette for Ironlake */ | |
3528 | if (HAS_PCH_SPLIT(dev)) | |
3529 | palreg = LGC_PALETTE(pipe); | |
3530 | ||
3531 | /* Workaround : Do not read or write the pipe palette/gamma data while | |
3532 | * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled. | |
3533 | */ | |
41e6fc4c | 3534 | if (IS_HASWELL(dev) && intel_crtc->config.ips_enabled && |
d77e4531 PZ |
3535 | ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) == |
3536 | GAMMA_MODE_MODE_SPLIT)) { | |
3537 | hsw_disable_ips(intel_crtc); | |
3538 | reenable_ips = true; | |
3539 | } | |
3540 | ||
3541 | for (i = 0; i < 256; i++) { | |
3542 | I915_WRITE(palreg + 4 * i, | |
3543 | (intel_crtc->lut_r[i] << 16) | | |
3544 | (intel_crtc->lut_g[i] << 8) | | |
3545 | intel_crtc->lut_b[i]); | |
3546 | } | |
3547 | ||
3548 | if (reenable_ips) | |
3549 | hsw_enable_ips(intel_crtc); | |
3550 | } | |
3551 | ||
f67a559d JB |
3552 | static void ironlake_crtc_enable(struct drm_crtc *crtc) |
3553 | { | |
3554 | struct drm_device *dev = crtc->dev; | |
3555 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3556 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 3557 | struct intel_encoder *encoder; |
f67a559d JB |
3558 | int pipe = intel_crtc->pipe; |
3559 | int plane = intel_crtc->plane; | |
f67a559d | 3560 | |
08a48469 DV |
3561 | WARN_ON(!crtc->enabled); |
3562 | ||
f67a559d JB |
3563 | if (intel_crtc->active) |
3564 | return; | |
3565 | ||
3566 | intel_crtc->active = true; | |
8664281b PZ |
3567 | |
3568 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, true); | |
3569 | intel_set_pch_fifo_underrun_reporting(dev, pipe, true); | |
3570 | ||
f6736a1a | 3571 | for_each_encoder_on_crtc(dev, crtc, encoder) |
952735ee DV |
3572 | if (encoder->pre_enable) |
3573 | encoder->pre_enable(encoder); | |
f67a559d | 3574 | |
5bfe2ac0 | 3575 | if (intel_crtc->config.has_pch_encoder) { |
fff367c7 DV |
3576 | /* Note: FDI PLL enabling _must_ be done before we enable the |
3577 | * cpu pipes, hence this is separate from all the other fdi/pch | |
3578 | * enabling. */ | |
88cefb6c | 3579 | ironlake_fdi_pll_enable(intel_crtc); |
46b6f814 DV |
3580 | } else { |
3581 | assert_fdi_tx_disabled(dev_priv, pipe); | |
3582 | assert_fdi_rx_disabled(dev_priv, pipe); | |
3583 | } | |
f67a559d | 3584 | |
b074cec8 | 3585 | ironlake_pfit_enable(intel_crtc); |
f67a559d | 3586 | |
9c54c0dd JB |
3587 | /* |
3588 | * On ILK+ LUT must be loaded before the pipe is running but with | |
3589 | * clocks enabled | |
3590 | */ | |
3591 | intel_crtc_load_lut(crtc); | |
3592 | ||
f37fcc2a | 3593 | intel_update_watermarks(crtc); |
e1fdc473 | 3594 | intel_enable_pipe(intel_crtc); |
d1de00ef | 3595 | intel_enable_primary_plane(dev_priv, plane, pipe); |
bb53d4ae | 3596 | intel_enable_planes(crtc); |
5c38d48c | 3597 | intel_crtc_update_cursor(crtc, true); |
f67a559d | 3598 | |
5bfe2ac0 | 3599 | if (intel_crtc->config.has_pch_encoder) |
f67a559d | 3600 | ironlake_pch_enable(crtc); |
c98e9dcf | 3601 | |
d1ebd816 | 3602 | mutex_lock(&dev->struct_mutex); |
bed4a673 | 3603 | intel_update_fbc(dev); |
d1ebd816 BW |
3604 | mutex_unlock(&dev->struct_mutex); |
3605 | ||
fa5c73b1 DV |
3606 | for_each_encoder_on_crtc(dev, crtc, encoder) |
3607 | encoder->enable(encoder); | |
61b77ddd DV |
3608 | |
3609 | if (HAS_PCH_CPT(dev)) | |
a1520318 | 3610 | cpt_verify_modeset(dev, intel_crtc->pipe); |
6ce94100 DV |
3611 | |
3612 | /* | |
3613 | * There seems to be a race in PCH platform hw (at least on some | |
3614 | * outputs) where an enabled pipe still completes any pageflip right | |
3615 | * away (as if the pipe is off) instead of waiting for vblank. As soon | |
3616 | * as the first vblank happend, everything works as expected. Hence just | |
3617 | * wait for one vblank before returning to avoid strange things | |
3618 | * happening. | |
3619 | */ | |
3620 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
6be4a607 JB |
3621 | } |
3622 | ||
42db64ef PZ |
3623 | /* IPS only exists on ULT machines and is tied to pipe A. */ |
3624 | static bool hsw_crtc_supports_ips(struct intel_crtc *crtc) | |
3625 | { | |
f5adf94e | 3626 | return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A; |
42db64ef PZ |
3627 | } |
3628 | ||
dda9a66a VS |
3629 | static void haswell_crtc_enable_planes(struct drm_crtc *crtc) |
3630 | { | |
3631 | struct drm_device *dev = crtc->dev; | |
3632 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3633 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3634 | int pipe = intel_crtc->pipe; | |
3635 | int plane = intel_crtc->plane; | |
3636 | ||
d1de00ef | 3637 | intel_enable_primary_plane(dev_priv, plane, pipe); |
dda9a66a VS |
3638 | intel_enable_planes(crtc); |
3639 | intel_crtc_update_cursor(crtc, true); | |
3640 | ||
3641 | hsw_enable_ips(intel_crtc); | |
3642 | ||
3643 | mutex_lock(&dev->struct_mutex); | |
3644 | intel_update_fbc(dev); | |
3645 | mutex_unlock(&dev->struct_mutex); | |
3646 | } | |
3647 | ||
3648 | static void haswell_crtc_disable_planes(struct drm_crtc *crtc) | |
3649 | { | |
3650 | struct drm_device *dev = crtc->dev; | |
3651 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3652 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3653 | int pipe = intel_crtc->pipe; | |
3654 | int plane = intel_crtc->plane; | |
3655 | ||
3656 | intel_crtc_wait_for_pending_flips(crtc); | |
3657 | drm_vblank_off(dev, pipe); | |
3658 | ||
3659 | /* FBC must be disabled before disabling the plane on HSW. */ | |
3660 | if (dev_priv->fbc.plane == plane) | |
3661 | intel_disable_fbc(dev); | |
3662 | ||
3663 | hsw_disable_ips(intel_crtc); | |
3664 | ||
3665 | intel_crtc_update_cursor(crtc, false); | |
3666 | intel_disable_planes(crtc); | |
d1de00ef | 3667 | intel_disable_primary_plane(dev_priv, plane, pipe); |
dda9a66a VS |
3668 | } |
3669 | ||
e4916946 PZ |
3670 | /* |
3671 | * This implements the workaround described in the "notes" section of the mode | |
3672 | * set sequence documentation. When going from no pipes or single pipe to | |
3673 | * multiple pipes, and planes are enabled after the pipe, we need to wait at | |
3674 | * least 2 vblanks on the first pipe before enabling planes on the second pipe. | |
3675 | */ | |
3676 | static void haswell_mode_set_planes_workaround(struct intel_crtc *crtc) | |
3677 | { | |
3678 | struct drm_device *dev = crtc->base.dev; | |
3679 | struct intel_crtc *crtc_it, *other_active_crtc = NULL; | |
3680 | ||
3681 | /* We want to get the other_active_crtc only if there's only 1 other | |
3682 | * active crtc. */ | |
3683 | list_for_each_entry(crtc_it, &dev->mode_config.crtc_list, base.head) { | |
3684 | if (!crtc_it->active || crtc_it == crtc) | |
3685 | continue; | |
3686 | ||
3687 | if (other_active_crtc) | |
3688 | return; | |
3689 | ||
3690 | other_active_crtc = crtc_it; | |
3691 | } | |
3692 | if (!other_active_crtc) | |
3693 | return; | |
3694 | ||
3695 | intel_wait_for_vblank(dev, other_active_crtc->pipe); | |
3696 | intel_wait_for_vblank(dev, other_active_crtc->pipe); | |
3697 | } | |
3698 | ||
4f771f10 PZ |
3699 | static void haswell_crtc_enable(struct drm_crtc *crtc) |
3700 | { | |
3701 | struct drm_device *dev = crtc->dev; | |
3702 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3703 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
3704 | struct intel_encoder *encoder; | |
3705 | int pipe = intel_crtc->pipe; | |
4f771f10 PZ |
3706 | |
3707 | WARN_ON(!crtc->enabled); | |
3708 | ||
3709 | if (intel_crtc->active) | |
3710 | return; | |
3711 | ||
3712 | intel_crtc->active = true; | |
8664281b PZ |
3713 | |
3714 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, true); | |
3715 | if (intel_crtc->config.has_pch_encoder) | |
3716 | intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true); | |
3717 | ||
5bfe2ac0 | 3718 | if (intel_crtc->config.has_pch_encoder) |
04945641 | 3719 | dev_priv->display.fdi_link_train(crtc); |
4f771f10 PZ |
3720 | |
3721 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
3722 | if (encoder->pre_enable) | |
3723 | encoder->pre_enable(encoder); | |
3724 | ||
1f544388 | 3725 | intel_ddi_enable_pipe_clock(intel_crtc); |
4f771f10 | 3726 | |
b074cec8 | 3727 | ironlake_pfit_enable(intel_crtc); |
4f771f10 PZ |
3728 | |
3729 | /* | |
3730 | * On ILK+ LUT must be loaded before the pipe is running but with | |
3731 | * clocks enabled | |
3732 | */ | |
3733 | intel_crtc_load_lut(crtc); | |
3734 | ||
1f544388 | 3735 | intel_ddi_set_pipe_settings(crtc); |
8228c251 | 3736 | intel_ddi_enable_transcoder_func(crtc); |
4f771f10 | 3737 | |
f37fcc2a | 3738 | intel_update_watermarks(crtc); |
e1fdc473 | 3739 | intel_enable_pipe(intel_crtc); |
42db64ef | 3740 | |
5bfe2ac0 | 3741 | if (intel_crtc->config.has_pch_encoder) |
1507e5bd | 3742 | lpt_pch_enable(crtc); |
4f771f10 | 3743 | |
8807e55b | 3744 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
4f771f10 | 3745 | encoder->enable(encoder); |
8807e55b JN |
3746 | intel_opregion_notify_encoder(encoder, true); |
3747 | } | |
4f771f10 | 3748 | |
e4916946 PZ |
3749 | /* If we change the relative order between pipe/planes enabling, we need |
3750 | * to change the workaround. */ | |
3751 | haswell_mode_set_planes_workaround(intel_crtc); | |
dda9a66a | 3752 | haswell_crtc_enable_planes(crtc); |
4f771f10 PZ |
3753 | } |
3754 | ||
3f8dce3a DV |
3755 | static void ironlake_pfit_disable(struct intel_crtc *crtc) |
3756 | { | |
3757 | struct drm_device *dev = crtc->base.dev; | |
3758 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3759 | int pipe = crtc->pipe; | |
3760 | ||
3761 | /* To avoid upsetting the power well on haswell only disable the pfit if | |
3762 | * it's in use. The hw state code will make sure we get this right. */ | |
fd4daa9c | 3763 | if (crtc->config.pch_pfit.enabled) { |
3f8dce3a DV |
3764 | I915_WRITE(PF_CTL(pipe), 0); |
3765 | I915_WRITE(PF_WIN_POS(pipe), 0); | |
3766 | I915_WRITE(PF_WIN_SZ(pipe), 0); | |
3767 | } | |
3768 | } | |
3769 | ||
6be4a607 JB |
3770 | static void ironlake_crtc_disable(struct drm_crtc *crtc) |
3771 | { | |
3772 | struct drm_device *dev = crtc->dev; | |
3773 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3774 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 3775 | struct intel_encoder *encoder; |
6be4a607 JB |
3776 | int pipe = intel_crtc->pipe; |
3777 | int plane = intel_crtc->plane; | |
5eddb70b | 3778 | u32 reg, temp; |
b52eb4dc | 3779 | |
ef9c3aee | 3780 | |
f7abfe8b CW |
3781 | if (!intel_crtc->active) |
3782 | return; | |
3783 | ||
ea9d758d DV |
3784 | for_each_encoder_on_crtc(dev, crtc, encoder) |
3785 | encoder->disable(encoder); | |
3786 | ||
e6c3a2a6 | 3787 | intel_crtc_wait_for_pending_flips(crtc); |
6be4a607 | 3788 | drm_vblank_off(dev, pipe); |
913d8d11 | 3789 | |
5c3fe8b0 | 3790 | if (dev_priv->fbc.plane == plane) |
973d04f9 | 3791 | intel_disable_fbc(dev); |
2c07245f | 3792 | |
0d5b8c61 | 3793 | intel_crtc_update_cursor(crtc, false); |
bb53d4ae | 3794 | intel_disable_planes(crtc); |
d1de00ef | 3795 | intel_disable_primary_plane(dev_priv, plane, pipe); |
0d5b8c61 | 3796 | |
d925c59a DV |
3797 | if (intel_crtc->config.has_pch_encoder) |
3798 | intel_set_pch_fifo_underrun_reporting(dev, pipe, false); | |
3799 | ||
b24e7179 | 3800 | intel_disable_pipe(dev_priv, pipe); |
32f9d658 | 3801 | |
3f8dce3a | 3802 | ironlake_pfit_disable(intel_crtc); |
2c07245f | 3803 | |
bf49ec8c DV |
3804 | for_each_encoder_on_crtc(dev, crtc, encoder) |
3805 | if (encoder->post_disable) | |
3806 | encoder->post_disable(encoder); | |
2c07245f | 3807 | |
d925c59a DV |
3808 | if (intel_crtc->config.has_pch_encoder) { |
3809 | ironlake_fdi_disable(crtc); | |
913d8d11 | 3810 | |
d925c59a DV |
3811 | ironlake_disable_pch_transcoder(dev_priv, pipe); |
3812 | intel_set_pch_fifo_underrun_reporting(dev, pipe, true); | |
6be4a607 | 3813 | |
d925c59a DV |
3814 | if (HAS_PCH_CPT(dev)) { |
3815 | /* disable TRANS_DP_CTL */ | |
3816 | reg = TRANS_DP_CTL(pipe); | |
3817 | temp = I915_READ(reg); | |
3818 | temp &= ~(TRANS_DP_OUTPUT_ENABLE | | |
3819 | TRANS_DP_PORT_SEL_MASK); | |
3820 | temp |= TRANS_DP_PORT_SEL_NONE; | |
3821 | I915_WRITE(reg, temp); | |
3822 | ||
3823 | /* disable DPLL_SEL */ | |
3824 | temp = I915_READ(PCH_DPLL_SEL); | |
11887397 | 3825 | temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe)); |
d925c59a | 3826 | I915_WRITE(PCH_DPLL_SEL, temp); |
9db4a9c7 | 3827 | } |
e3421a18 | 3828 | |
d925c59a | 3829 | /* disable PCH DPLL */ |
e72f9fbf | 3830 | intel_disable_shared_dpll(intel_crtc); |
8db9d77b | 3831 | |
d925c59a DV |
3832 | ironlake_fdi_pll_disable(intel_crtc); |
3833 | } | |
6b383a7f | 3834 | |
f7abfe8b | 3835 | intel_crtc->active = false; |
46ba614c | 3836 | intel_update_watermarks(crtc); |
d1ebd816 BW |
3837 | |
3838 | mutex_lock(&dev->struct_mutex); | |
6b383a7f | 3839 | intel_update_fbc(dev); |
d1ebd816 | 3840 | mutex_unlock(&dev->struct_mutex); |
6be4a607 | 3841 | } |
1b3c7a47 | 3842 | |
4f771f10 | 3843 | static void haswell_crtc_disable(struct drm_crtc *crtc) |
ee7b9f93 | 3844 | { |
4f771f10 PZ |
3845 | struct drm_device *dev = crtc->dev; |
3846 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee7b9f93 | 3847 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
4f771f10 PZ |
3848 | struct intel_encoder *encoder; |
3849 | int pipe = intel_crtc->pipe; | |
3b117c8f | 3850 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
ee7b9f93 | 3851 | |
4f771f10 PZ |
3852 | if (!intel_crtc->active) |
3853 | return; | |
3854 | ||
dda9a66a VS |
3855 | haswell_crtc_disable_planes(crtc); |
3856 | ||
8807e55b JN |
3857 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
3858 | intel_opregion_notify_encoder(encoder, false); | |
4f771f10 | 3859 | encoder->disable(encoder); |
8807e55b | 3860 | } |
4f771f10 | 3861 | |
8664281b PZ |
3862 | if (intel_crtc->config.has_pch_encoder) |
3863 | intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, false); | |
4f771f10 PZ |
3864 | intel_disable_pipe(dev_priv, pipe); |
3865 | ||
ad80a810 | 3866 | intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder); |
4f771f10 | 3867 | |
3f8dce3a | 3868 | ironlake_pfit_disable(intel_crtc); |
4f771f10 | 3869 | |
1f544388 | 3870 | intel_ddi_disable_pipe_clock(intel_crtc); |
4f771f10 PZ |
3871 | |
3872 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
3873 | if (encoder->post_disable) | |
3874 | encoder->post_disable(encoder); | |
3875 | ||
88adfff1 | 3876 | if (intel_crtc->config.has_pch_encoder) { |
ab4d966c | 3877 | lpt_disable_pch_transcoder(dev_priv); |
8664281b | 3878 | intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, true); |
1ad960f2 | 3879 | intel_ddi_fdi_disable(crtc); |
83616634 | 3880 | } |
4f771f10 PZ |
3881 | |
3882 | intel_crtc->active = false; | |
46ba614c | 3883 | intel_update_watermarks(crtc); |
4f771f10 PZ |
3884 | |
3885 | mutex_lock(&dev->struct_mutex); | |
3886 | intel_update_fbc(dev); | |
3887 | mutex_unlock(&dev->struct_mutex); | |
3888 | } | |
3889 | ||
ee7b9f93 JB |
3890 | static void ironlake_crtc_off(struct drm_crtc *crtc) |
3891 | { | |
3892 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
e72f9fbf | 3893 | intel_put_shared_dpll(intel_crtc); |
ee7b9f93 JB |
3894 | } |
3895 | ||
6441ab5f PZ |
3896 | static void haswell_crtc_off(struct drm_crtc *crtc) |
3897 | { | |
3898 | intel_ddi_put_crtc_pll(crtc); | |
3899 | } | |
3900 | ||
02e792fb DV |
3901 | static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable) |
3902 | { | |
02e792fb | 3903 | if (!enable && intel_crtc->overlay) { |
23f09ce3 | 3904 | struct drm_device *dev = intel_crtc->base.dev; |
ce453d81 | 3905 | struct drm_i915_private *dev_priv = dev->dev_private; |
03f77ea5 | 3906 | |
23f09ce3 | 3907 | mutex_lock(&dev->struct_mutex); |
ce453d81 CW |
3908 | dev_priv->mm.interruptible = false; |
3909 | (void) intel_overlay_switch_off(intel_crtc->overlay); | |
3910 | dev_priv->mm.interruptible = true; | |
23f09ce3 | 3911 | mutex_unlock(&dev->struct_mutex); |
02e792fb | 3912 | } |
02e792fb | 3913 | |
5dcdbcb0 CW |
3914 | /* Let userspace switch the overlay on again. In most cases userspace |
3915 | * has to recompute where to put it anyway. | |
3916 | */ | |
02e792fb DV |
3917 | } |
3918 | ||
61bc95c1 EE |
3919 | /** |
3920 | * i9xx_fixup_plane - ugly workaround for G45 to fire up the hardware | |
3921 | * cursor plane briefly if not already running after enabling the display | |
3922 | * plane. | |
3923 | * This workaround avoids occasional blank screens when self refresh is | |
3924 | * enabled. | |
3925 | */ | |
3926 | static void | |
3927 | g4x_fixup_plane(struct drm_i915_private *dev_priv, enum pipe pipe) | |
3928 | { | |
3929 | u32 cntl = I915_READ(CURCNTR(pipe)); | |
3930 | ||
3931 | if ((cntl & CURSOR_MODE) == 0) { | |
3932 | u32 fw_bcl_self = I915_READ(FW_BLC_SELF); | |
3933 | ||
3934 | I915_WRITE(FW_BLC_SELF, fw_bcl_self & ~FW_BLC_SELF_EN); | |
3935 | I915_WRITE(CURCNTR(pipe), CURSOR_MODE_64_ARGB_AX); | |
3936 | intel_wait_for_vblank(dev_priv->dev, pipe); | |
3937 | I915_WRITE(CURCNTR(pipe), cntl); | |
3938 | I915_WRITE(CURBASE(pipe), I915_READ(CURBASE(pipe))); | |
3939 | I915_WRITE(FW_BLC_SELF, fw_bcl_self); | |
3940 | } | |
3941 | } | |
3942 | ||
2dd24552 JB |
3943 | static void i9xx_pfit_enable(struct intel_crtc *crtc) |
3944 | { | |
3945 | struct drm_device *dev = crtc->base.dev; | |
3946 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3947 | struct intel_crtc_config *pipe_config = &crtc->config; | |
3948 | ||
328d8e82 | 3949 | if (!crtc->config.gmch_pfit.control) |
2dd24552 JB |
3950 | return; |
3951 | ||
2dd24552 | 3952 | /* |
c0b03411 DV |
3953 | * The panel fitter should only be adjusted whilst the pipe is disabled, |
3954 | * according to register description and PRM. | |
2dd24552 | 3955 | */ |
c0b03411 DV |
3956 | WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE); |
3957 | assert_pipe_disabled(dev_priv, crtc->pipe); | |
2dd24552 | 3958 | |
b074cec8 JB |
3959 | I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios); |
3960 | I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control); | |
5a80c45c DV |
3961 | |
3962 | /* Border color in case we don't scale up to the full screen. Black by | |
3963 | * default, change to something else for debugging. */ | |
3964 | I915_WRITE(BCLRPAT(crtc->pipe), 0); | |
2dd24552 JB |
3965 | } |
3966 | ||
77d22dca ID |
3967 | #define for_each_power_domain(domain, mask) \ |
3968 | for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \ | |
3969 | if ((1 << (domain)) & (mask)) | |
3970 | ||
319be8ae ID |
3971 | enum intel_display_power_domain |
3972 | intel_display_port_power_domain(struct intel_encoder *intel_encoder) | |
3973 | { | |
3974 | struct drm_device *dev = intel_encoder->base.dev; | |
3975 | struct intel_digital_port *intel_dig_port; | |
3976 | ||
3977 | switch (intel_encoder->type) { | |
3978 | case INTEL_OUTPUT_UNKNOWN: | |
3979 | /* Only DDI platforms should ever use this output type */ | |
3980 | WARN_ON_ONCE(!HAS_DDI(dev)); | |
3981 | case INTEL_OUTPUT_DISPLAYPORT: | |
3982 | case INTEL_OUTPUT_HDMI: | |
3983 | case INTEL_OUTPUT_EDP: | |
3984 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
3985 | switch (intel_dig_port->port) { | |
3986 | case PORT_A: | |
3987 | return POWER_DOMAIN_PORT_DDI_A_4_LANES; | |
3988 | case PORT_B: | |
3989 | return POWER_DOMAIN_PORT_DDI_B_4_LANES; | |
3990 | case PORT_C: | |
3991 | return POWER_DOMAIN_PORT_DDI_C_4_LANES; | |
3992 | case PORT_D: | |
3993 | return POWER_DOMAIN_PORT_DDI_D_4_LANES; | |
3994 | default: | |
3995 | WARN_ON_ONCE(1); | |
3996 | return POWER_DOMAIN_PORT_OTHER; | |
3997 | } | |
3998 | case INTEL_OUTPUT_ANALOG: | |
3999 | return POWER_DOMAIN_PORT_CRT; | |
4000 | case INTEL_OUTPUT_DSI: | |
4001 | return POWER_DOMAIN_PORT_DSI; | |
4002 | default: | |
4003 | return POWER_DOMAIN_PORT_OTHER; | |
4004 | } | |
4005 | } | |
4006 | ||
4007 | static unsigned long get_crtc_power_domains(struct drm_crtc *crtc) | |
77d22dca | 4008 | { |
319be8ae ID |
4009 | struct drm_device *dev = crtc->dev; |
4010 | struct intel_encoder *intel_encoder; | |
4011 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4012 | enum pipe pipe = intel_crtc->pipe; | |
4013 | bool pfit_enabled = intel_crtc->config.pch_pfit.enabled; | |
77d22dca ID |
4014 | unsigned long mask; |
4015 | enum transcoder transcoder; | |
4016 | ||
4017 | transcoder = intel_pipe_to_cpu_transcoder(dev->dev_private, pipe); | |
4018 | ||
4019 | mask = BIT(POWER_DOMAIN_PIPE(pipe)); | |
4020 | mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder)); | |
4021 | if (pfit_enabled) | |
4022 | mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe)); | |
4023 | ||
319be8ae ID |
4024 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) |
4025 | mask |= BIT(intel_display_port_power_domain(intel_encoder)); | |
4026 | ||
77d22dca ID |
4027 | return mask; |
4028 | } | |
4029 | ||
4030 | void intel_display_set_init_power(struct drm_i915_private *dev_priv, | |
4031 | bool enable) | |
4032 | { | |
4033 | if (dev_priv->power_domains.init_power_on == enable) | |
4034 | return; | |
4035 | ||
4036 | if (enable) | |
4037 | intel_display_power_get(dev_priv, POWER_DOMAIN_INIT); | |
4038 | else | |
4039 | intel_display_power_put(dev_priv, POWER_DOMAIN_INIT); | |
4040 | ||
4041 | dev_priv->power_domains.init_power_on = enable; | |
4042 | } | |
4043 | ||
4044 | static void modeset_update_crtc_power_domains(struct drm_device *dev) | |
4045 | { | |
4046 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4047 | unsigned long pipe_domains[I915_MAX_PIPES] = { 0, }; | |
4048 | struct intel_crtc *crtc; | |
4049 | ||
4050 | /* | |
4051 | * First get all needed power domains, then put all unneeded, to avoid | |
4052 | * any unnecessary toggling of the power wells. | |
4053 | */ | |
4054 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
4055 | enum intel_display_power_domain domain; | |
4056 | ||
4057 | if (!crtc->base.enabled) | |
4058 | continue; | |
4059 | ||
319be8ae | 4060 | pipe_domains[crtc->pipe] = get_crtc_power_domains(&crtc->base); |
77d22dca ID |
4061 | |
4062 | for_each_power_domain(domain, pipe_domains[crtc->pipe]) | |
4063 | intel_display_power_get(dev_priv, domain); | |
4064 | } | |
4065 | ||
4066 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
4067 | enum intel_display_power_domain domain; | |
4068 | ||
4069 | for_each_power_domain(domain, crtc->enabled_power_domains) | |
4070 | intel_display_power_put(dev_priv, domain); | |
4071 | ||
4072 | crtc->enabled_power_domains = pipe_domains[crtc->pipe]; | |
4073 | } | |
4074 | ||
4075 | intel_display_set_init_power(dev_priv, false); | |
4076 | } | |
4077 | ||
586f49dc | 4078 | int valleyview_get_vco(struct drm_i915_private *dev_priv) |
30a970c6 | 4079 | { |
586f49dc | 4080 | int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 }; |
30a970c6 | 4081 | |
586f49dc JB |
4082 | /* Obtain SKU information */ |
4083 | mutex_lock(&dev_priv->dpio_lock); | |
4084 | hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) & | |
4085 | CCK_FUSE_HPLL_FREQ_MASK; | |
4086 | mutex_unlock(&dev_priv->dpio_lock); | |
30a970c6 | 4087 | |
586f49dc | 4088 | return vco_freq[hpll_freq]; |
30a970c6 JB |
4089 | } |
4090 | ||
4091 | /* Adjust CDclk dividers to allow high res or save power if possible */ | |
4092 | static void valleyview_set_cdclk(struct drm_device *dev, int cdclk) | |
4093 | { | |
4094 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4095 | u32 val, cmd; | |
4096 | ||
4097 | if (cdclk >= 320) /* jump to highest voltage for 400MHz too */ | |
4098 | cmd = 2; | |
4099 | else if (cdclk == 266) | |
4100 | cmd = 1; | |
4101 | else | |
4102 | cmd = 0; | |
4103 | ||
4104 | mutex_lock(&dev_priv->rps.hw_lock); | |
4105 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
4106 | val &= ~DSPFREQGUAR_MASK; | |
4107 | val |= (cmd << DSPFREQGUAR_SHIFT); | |
4108 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
4109 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
4110 | DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT), | |
4111 | 50)) { | |
4112 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
4113 | } | |
4114 | mutex_unlock(&dev_priv->rps.hw_lock); | |
4115 | ||
4116 | if (cdclk == 400) { | |
4117 | u32 divider, vco; | |
4118 | ||
4119 | vco = valleyview_get_vco(dev_priv); | |
4120 | divider = ((vco << 1) / cdclk) - 1; | |
4121 | ||
4122 | mutex_lock(&dev_priv->dpio_lock); | |
4123 | /* adjust cdclk divider */ | |
4124 | val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
4125 | val &= ~0xf; | |
4126 | val |= divider; | |
4127 | vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val); | |
4128 | mutex_unlock(&dev_priv->dpio_lock); | |
4129 | } | |
4130 | ||
4131 | mutex_lock(&dev_priv->dpio_lock); | |
4132 | /* adjust self-refresh exit latency value */ | |
4133 | val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC); | |
4134 | val &= ~0x7f; | |
4135 | ||
4136 | /* | |
4137 | * For high bandwidth configs, we set a higher latency in the bunit | |
4138 | * so that the core display fetch happens in time to avoid underruns. | |
4139 | */ | |
4140 | if (cdclk == 400) | |
4141 | val |= 4500 / 250; /* 4.5 usec */ | |
4142 | else | |
4143 | val |= 3000 / 250; /* 3.0 usec */ | |
4144 | vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val); | |
4145 | mutex_unlock(&dev_priv->dpio_lock); | |
4146 | ||
4147 | /* Since we changed the CDclk, we need to update the GMBUSFREQ too */ | |
4148 | intel_i2c_reset(dev); | |
4149 | } | |
4150 | ||
4151 | static int valleyview_cur_cdclk(struct drm_i915_private *dev_priv) | |
4152 | { | |
4153 | int cur_cdclk, vco; | |
4154 | int divider; | |
4155 | ||
4156 | vco = valleyview_get_vco(dev_priv); | |
4157 | ||
4158 | mutex_lock(&dev_priv->dpio_lock); | |
4159 | divider = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
4160 | mutex_unlock(&dev_priv->dpio_lock); | |
4161 | ||
4162 | divider &= 0xf; | |
4163 | ||
4164 | cur_cdclk = (vco << 1) / (divider + 1); | |
4165 | ||
4166 | return cur_cdclk; | |
4167 | } | |
4168 | ||
4169 | static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv, | |
4170 | int max_pixclk) | |
4171 | { | |
4172 | int cur_cdclk; | |
4173 | ||
4174 | cur_cdclk = valleyview_cur_cdclk(dev_priv); | |
4175 | ||
4176 | /* | |
4177 | * Really only a few cases to deal with, as only 4 CDclks are supported: | |
4178 | * 200MHz | |
4179 | * 267MHz | |
4180 | * 320MHz | |
4181 | * 400MHz | |
4182 | * So we check to see whether we're above 90% of the lower bin and | |
4183 | * adjust if needed. | |
4184 | */ | |
4185 | if (max_pixclk > 288000) { | |
4186 | return 400; | |
4187 | } else if (max_pixclk > 240000) { | |
4188 | return 320; | |
4189 | } else | |
4190 | return 266; | |
4191 | /* Looks like the 200MHz CDclk freq doesn't work on some configs */ | |
4192 | } | |
4193 | ||
2f2d7aa1 VS |
4194 | /* compute the max pixel clock for new configuration */ |
4195 | static int intel_mode_max_pixclk(struct drm_i915_private *dev_priv) | |
30a970c6 JB |
4196 | { |
4197 | struct drm_device *dev = dev_priv->dev; | |
4198 | struct intel_crtc *intel_crtc; | |
4199 | int max_pixclk = 0; | |
4200 | ||
4201 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, | |
4202 | base.head) { | |
2f2d7aa1 | 4203 | if (intel_crtc->new_enabled) |
30a970c6 | 4204 | max_pixclk = max(max_pixclk, |
2f2d7aa1 | 4205 | intel_crtc->new_config->adjusted_mode.crtc_clock); |
30a970c6 JB |
4206 | } |
4207 | ||
4208 | return max_pixclk; | |
4209 | } | |
4210 | ||
4211 | static void valleyview_modeset_global_pipes(struct drm_device *dev, | |
2f2d7aa1 | 4212 | unsigned *prepare_pipes) |
30a970c6 JB |
4213 | { |
4214 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4215 | struct intel_crtc *intel_crtc; | |
2f2d7aa1 | 4216 | int max_pixclk = intel_mode_max_pixclk(dev_priv); |
30a970c6 JB |
4217 | int cur_cdclk = valleyview_cur_cdclk(dev_priv); |
4218 | ||
4219 | if (valleyview_calc_cdclk(dev_priv, max_pixclk) == cur_cdclk) | |
4220 | return; | |
4221 | ||
2f2d7aa1 | 4222 | /* disable/enable all currently active pipes while we change cdclk */ |
30a970c6 JB |
4223 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, |
4224 | base.head) | |
4225 | if (intel_crtc->base.enabled) | |
4226 | *prepare_pipes |= (1 << intel_crtc->pipe); | |
4227 | } | |
4228 | ||
4229 | static void valleyview_modeset_global_resources(struct drm_device *dev) | |
4230 | { | |
4231 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2f2d7aa1 | 4232 | int max_pixclk = intel_mode_max_pixclk(dev_priv); |
30a970c6 JB |
4233 | int cur_cdclk = valleyview_cur_cdclk(dev_priv); |
4234 | int req_cdclk = valleyview_calc_cdclk(dev_priv, max_pixclk); | |
4235 | ||
4236 | if (req_cdclk != cur_cdclk) | |
4237 | valleyview_set_cdclk(dev, req_cdclk); | |
77961eb9 | 4238 | modeset_update_crtc_power_domains(dev); |
30a970c6 JB |
4239 | } |
4240 | ||
89b667f8 JB |
4241 | static void valleyview_crtc_enable(struct drm_crtc *crtc) |
4242 | { | |
4243 | struct drm_device *dev = crtc->dev; | |
4244 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4245 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4246 | struct intel_encoder *encoder; | |
4247 | int pipe = intel_crtc->pipe; | |
4248 | int plane = intel_crtc->plane; | |
23538ef1 | 4249 | bool is_dsi; |
89b667f8 JB |
4250 | |
4251 | WARN_ON(!crtc->enabled); | |
4252 | ||
4253 | if (intel_crtc->active) | |
4254 | return; | |
4255 | ||
4256 | intel_crtc->active = true; | |
89b667f8 | 4257 | |
89b667f8 JB |
4258 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4259 | if (encoder->pre_pll_enable) | |
4260 | encoder->pre_pll_enable(encoder); | |
4261 | ||
23538ef1 JN |
4262 | is_dsi = intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI); |
4263 | ||
e9fd1c02 JN |
4264 | if (!is_dsi) |
4265 | vlv_enable_pll(intel_crtc); | |
89b667f8 JB |
4266 | |
4267 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
4268 | if (encoder->pre_enable) | |
4269 | encoder->pre_enable(encoder); | |
4270 | ||
2dd24552 JB |
4271 | i9xx_pfit_enable(intel_crtc); |
4272 | ||
63cbb074 VS |
4273 | intel_crtc_load_lut(crtc); |
4274 | ||
f37fcc2a | 4275 | intel_update_watermarks(crtc); |
e1fdc473 | 4276 | intel_enable_pipe(intel_crtc); |
2d9d2b0b | 4277 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, true); |
d1de00ef | 4278 | intel_enable_primary_plane(dev_priv, plane, pipe); |
bb53d4ae | 4279 | intel_enable_planes(crtc); |
5c38d48c | 4280 | intel_crtc_update_cursor(crtc, true); |
89b667f8 | 4281 | |
89b667f8 | 4282 | intel_update_fbc(dev); |
5004945f JN |
4283 | |
4284 | for_each_encoder_on_crtc(dev, crtc, encoder) | |
4285 | encoder->enable(encoder); | |
89b667f8 JB |
4286 | } |
4287 | ||
0b8765c6 | 4288 | static void i9xx_crtc_enable(struct drm_crtc *crtc) |
79e53945 JB |
4289 | { |
4290 | struct drm_device *dev = crtc->dev; | |
79e53945 JB |
4291 | struct drm_i915_private *dev_priv = dev->dev_private; |
4292 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4293 | struct intel_encoder *encoder; |
79e53945 | 4294 | int pipe = intel_crtc->pipe; |
80824003 | 4295 | int plane = intel_crtc->plane; |
79e53945 | 4296 | |
08a48469 DV |
4297 | WARN_ON(!crtc->enabled); |
4298 | ||
f7abfe8b CW |
4299 | if (intel_crtc->active) |
4300 | return; | |
4301 | ||
4302 | intel_crtc->active = true; | |
6b383a7f | 4303 | |
9d6d9f19 MK |
4304 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4305 | if (encoder->pre_enable) | |
4306 | encoder->pre_enable(encoder); | |
4307 | ||
f6736a1a DV |
4308 | i9xx_enable_pll(intel_crtc); |
4309 | ||
2dd24552 JB |
4310 | i9xx_pfit_enable(intel_crtc); |
4311 | ||
63cbb074 VS |
4312 | intel_crtc_load_lut(crtc); |
4313 | ||
f37fcc2a | 4314 | intel_update_watermarks(crtc); |
e1fdc473 | 4315 | intel_enable_pipe(intel_crtc); |
2d9d2b0b | 4316 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, true); |
d1de00ef | 4317 | intel_enable_primary_plane(dev_priv, plane, pipe); |
bb53d4ae | 4318 | intel_enable_planes(crtc); |
22e407d7 | 4319 | /* The fixup needs to happen before cursor is enabled */ |
61bc95c1 EE |
4320 | if (IS_G4X(dev)) |
4321 | g4x_fixup_plane(dev_priv, pipe); | |
22e407d7 | 4322 | intel_crtc_update_cursor(crtc, true); |
79e53945 | 4323 | |
0b8765c6 JB |
4324 | /* Give the overlay scaler a chance to enable if it's on this pipe */ |
4325 | intel_crtc_dpms_overlay(intel_crtc, true); | |
ef9c3aee | 4326 | |
f440eb13 | 4327 | intel_update_fbc(dev); |
ef9c3aee | 4328 | |
fa5c73b1 DV |
4329 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4330 | encoder->enable(encoder); | |
0b8765c6 | 4331 | } |
79e53945 | 4332 | |
87476d63 DV |
4333 | static void i9xx_pfit_disable(struct intel_crtc *crtc) |
4334 | { | |
4335 | struct drm_device *dev = crtc->base.dev; | |
4336 | struct drm_i915_private *dev_priv = dev->dev_private; | |
87476d63 | 4337 | |
328d8e82 DV |
4338 | if (!crtc->config.gmch_pfit.control) |
4339 | return; | |
87476d63 | 4340 | |
328d8e82 | 4341 | assert_pipe_disabled(dev_priv, crtc->pipe); |
87476d63 | 4342 | |
328d8e82 DV |
4343 | DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n", |
4344 | I915_READ(PFIT_CONTROL)); | |
4345 | I915_WRITE(PFIT_CONTROL, 0); | |
87476d63 DV |
4346 | } |
4347 | ||
0b8765c6 JB |
4348 | static void i9xx_crtc_disable(struct drm_crtc *crtc) |
4349 | { | |
4350 | struct drm_device *dev = crtc->dev; | |
4351 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4352 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ef9c3aee | 4353 | struct intel_encoder *encoder; |
0b8765c6 JB |
4354 | int pipe = intel_crtc->pipe; |
4355 | int plane = intel_crtc->plane; | |
ef9c3aee | 4356 | |
f7abfe8b CW |
4357 | if (!intel_crtc->active) |
4358 | return; | |
4359 | ||
ea9d758d DV |
4360 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4361 | encoder->disable(encoder); | |
4362 | ||
0b8765c6 | 4363 | /* Give the overlay scaler a chance to disable if it's on this pipe */ |
e6c3a2a6 CW |
4364 | intel_crtc_wait_for_pending_flips(crtc); |
4365 | drm_vblank_off(dev, pipe); | |
0b8765c6 | 4366 | |
5c3fe8b0 | 4367 | if (dev_priv->fbc.plane == plane) |
973d04f9 | 4368 | intel_disable_fbc(dev); |
79e53945 | 4369 | |
0d5b8c61 VS |
4370 | intel_crtc_dpms_overlay(intel_crtc, false); |
4371 | intel_crtc_update_cursor(crtc, false); | |
bb53d4ae | 4372 | intel_disable_planes(crtc); |
d1de00ef | 4373 | intel_disable_primary_plane(dev_priv, plane, pipe); |
0d5b8c61 | 4374 | |
2d9d2b0b | 4375 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false); |
b24e7179 | 4376 | intel_disable_pipe(dev_priv, pipe); |
24a1f16d | 4377 | |
87476d63 | 4378 | i9xx_pfit_disable(intel_crtc); |
24a1f16d | 4379 | |
89b667f8 JB |
4380 | for_each_encoder_on_crtc(dev, crtc, encoder) |
4381 | if (encoder->post_disable) | |
4382 | encoder->post_disable(encoder); | |
4383 | ||
f6071166 JB |
4384 | if (IS_VALLEYVIEW(dev) && !intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI)) |
4385 | vlv_disable_pll(dev_priv, pipe); | |
4386 | else if (!IS_VALLEYVIEW(dev)) | |
e9fd1c02 | 4387 | i9xx_disable_pll(dev_priv, pipe); |
0b8765c6 | 4388 | |
f7abfe8b | 4389 | intel_crtc->active = false; |
46ba614c | 4390 | intel_update_watermarks(crtc); |
f37fcc2a | 4391 | |
6b383a7f | 4392 | intel_update_fbc(dev); |
0b8765c6 JB |
4393 | } |
4394 | ||
ee7b9f93 JB |
4395 | static void i9xx_crtc_off(struct drm_crtc *crtc) |
4396 | { | |
4397 | } | |
4398 | ||
976f8a20 DV |
4399 | static void intel_crtc_update_sarea(struct drm_crtc *crtc, |
4400 | bool enabled) | |
2c07245f ZW |
4401 | { |
4402 | struct drm_device *dev = crtc->dev; | |
4403 | struct drm_i915_master_private *master_priv; | |
4404 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
4405 | int pipe = intel_crtc->pipe; | |
79e53945 JB |
4406 | |
4407 | if (!dev->primary->master) | |
4408 | return; | |
4409 | ||
4410 | master_priv = dev->primary->master->driver_priv; | |
4411 | if (!master_priv->sarea_priv) | |
4412 | return; | |
4413 | ||
79e53945 JB |
4414 | switch (pipe) { |
4415 | case 0: | |
4416 | master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0; | |
4417 | master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0; | |
4418 | break; | |
4419 | case 1: | |
4420 | master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0; | |
4421 | master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0; | |
4422 | break; | |
4423 | default: | |
9db4a9c7 | 4424 | DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe)); |
79e53945 JB |
4425 | break; |
4426 | } | |
79e53945 JB |
4427 | } |
4428 | ||
976f8a20 DV |
4429 | /** |
4430 | * Sets the power management mode of the pipe and plane. | |
4431 | */ | |
4432 | void intel_crtc_update_dpms(struct drm_crtc *crtc) | |
4433 | { | |
4434 | struct drm_device *dev = crtc->dev; | |
4435 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4436 | struct intel_encoder *intel_encoder; | |
4437 | bool enable = false; | |
4438 | ||
4439 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) | |
4440 | enable |= intel_encoder->connectors_active; | |
4441 | ||
4442 | if (enable) | |
4443 | dev_priv->display.crtc_enable(crtc); | |
4444 | else | |
4445 | dev_priv->display.crtc_disable(crtc); | |
4446 | ||
4447 | intel_crtc_update_sarea(crtc, enable); | |
4448 | } | |
4449 | ||
cdd59983 CW |
4450 | static void intel_crtc_disable(struct drm_crtc *crtc) |
4451 | { | |
cdd59983 | 4452 | struct drm_device *dev = crtc->dev; |
976f8a20 | 4453 | struct drm_connector *connector; |
ee7b9f93 | 4454 | struct drm_i915_private *dev_priv = dev->dev_private; |
7b9f35a6 | 4455 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
cdd59983 | 4456 | |
976f8a20 DV |
4457 | /* crtc should still be enabled when we disable it. */ |
4458 | WARN_ON(!crtc->enabled); | |
4459 | ||
4460 | dev_priv->display.crtc_disable(crtc); | |
c77bf565 | 4461 | intel_crtc->eld_vld = false; |
976f8a20 | 4462 | intel_crtc_update_sarea(crtc, false); |
ee7b9f93 JB |
4463 | dev_priv->display.off(crtc); |
4464 | ||
931872fc | 4465 | assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane); |
93ce0ba6 | 4466 | assert_cursor_disabled(dev_priv, to_intel_crtc(crtc)->pipe); |
931872fc | 4467 | assert_pipe_disabled(dev->dev_private, to_intel_crtc(crtc)->pipe); |
cdd59983 CW |
4468 | |
4469 | if (crtc->fb) { | |
4470 | mutex_lock(&dev->struct_mutex); | |
1690e1eb | 4471 | intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj); |
cdd59983 | 4472 | mutex_unlock(&dev->struct_mutex); |
976f8a20 DV |
4473 | crtc->fb = NULL; |
4474 | } | |
4475 | ||
4476 | /* Update computed state. */ | |
4477 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
4478 | if (!connector->encoder || !connector->encoder->crtc) | |
4479 | continue; | |
4480 | ||
4481 | if (connector->encoder->crtc != crtc) | |
4482 | continue; | |
4483 | ||
4484 | connector->dpms = DRM_MODE_DPMS_OFF; | |
4485 | to_intel_encoder(connector->encoder)->connectors_active = false; | |
cdd59983 CW |
4486 | } |
4487 | } | |
4488 | ||
ea5b213a | 4489 | void intel_encoder_destroy(struct drm_encoder *encoder) |
7e7d76c3 | 4490 | { |
4ef69c7a | 4491 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
ea5b213a | 4492 | |
ea5b213a CW |
4493 | drm_encoder_cleanup(encoder); |
4494 | kfree(intel_encoder); | |
7e7d76c3 JB |
4495 | } |
4496 | ||
9237329d | 4497 | /* Simple dpms helper for encoders with just one connector, no cloning and only |
5ab432ef DV |
4498 | * one kind of off state. It clamps all !ON modes to fully OFF and changes the |
4499 | * state of the entire output pipe. */ | |
9237329d | 4500 | static void intel_encoder_dpms(struct intel_encoder *encoder, int mode) |
7e7d76c3 | 4501 | { |
5ab432ef DV |
4502 | if (mode == DRM_MODE_DPMS_ON) { |
4503 | encoder->connectors_active = true; | |
4504 | ||
b2cabb0e | 4505 | intel_crtc_update_dpms(encoder->base.crtc); |
5ab432ef DV |
4506 | } else { |
4507 | encoder->connectors_active = false; | |
4508 | ||
b2cabb0e | 4509 | intel_crtc_update_dpms(encoder->base.crtc); |
5ab432ef | 4510 | } |
79e53945 JB |
4511 | } |
4512 | ||
0a91ca29 DV |
4513 | /* Cross check the actual hw state with our own modeset state tracking (and it's |
4514 | * internal consistency). */ | |
b980514c | 4515 | static void intel_connector_check_state(struct intel_connector *connector) |
79e53945 | 4516 | { |
0a91ca29 DV |
4517 | if (connector->get_hw_state(connector)) { |
4518 | struct intel_encoder *encoder = connector->encoder; | |
4519 | struct drm_crtc *crtc; | |
4520 | bool encoder_enabled; | |
4521 | enum pipe pipe; | |
4522 | ||
4523 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
4524 | connector->base.base.id, | |
4525 | drm_get_connector_name(&connector->base)); | |
4526 | ||
4527 | WARN(connector->base.dpms == DRM_MODE_DPMS_OFF, | |
4528 | "wrong connector dpms state\n"); | |
4529 | WARN(connector->base.encoder != &encoder->base, | |
4530 | "active connector not linked to encoder\n"); | |
4531 | WARN(!encoder->connectors_active, | |
4532 | "encoder->connectors_active not set\n"); | |
4533 | ||
4534 | encoder_enabled = encoder->get_hw_state(encoder, &pipe); | |
4535 | WARN(!encoder_enabled, "encoder not enabled\n"); | |
4536 | if (WARN_ON(!encoder->base.crtc)) | |
4537 | return; | |
4538 | ||
4539 | crtc = encoder->base.crtc; | |
4540 | ||
4541 | WARN(!crtc->enabled, "crtc not enabled\n"); | |
4542 | WARN(!to_intel_crtc(crtc)->active, "crtc not active\n"); | |
4543 | WARN(pipe != to_intel_crtc(crtc)->pipe, | |
4544 | "encoder active on the wrong pipe\n"); | |
4545 | } | |
79e53945 JB |
4546 | } |
4547 | ||
5ab432ef DV |
4548 | /* Even simpler default implementation, if there's really no special case to |
4549 | * consider. */ | |
4550 | void intel_connector_dpms(struct drm_connector *connector, int mode) | |
79e53945 | 4551 | { |
5ab432ef DV |
4552 | /* All the simple cases only support two dpms states. */ |
4553 | if (mode != DRM_MODE_DPMS_ON) | |
4554 | mode = DRM_MODE_DPMS_OFF; | |
d4270e57 | 4555 | |
5ab432ef DV |
4556 | if (mode == connector->dpms) |
4557 | return; | |
4558 | ||
4559 | connector->dpms = mode; | |
4560 | ||
4561 | /* Only need to change hw state when actually enabled */ | |
c9976dcf CW |
4562 | if (connector->encoder) |
4563 | intel_encoder_dpms(to_intel_encoder(connector->encoder), mode); | |
0a91ca29 | 4564 | |
b980514c | 4565 | intel_modeset_check_state(connector->dev); |
79e53945 JB |
4566 | } |
4567 | ||
f0947c37 DV |
4568 | /* Simple connector->get_hw_state implementation for encoders that support only |
4569 | * one connector and no cloning and hence the encoder state determines the state | |
4570 | * of the connector. */ | |
4571 | bool intel_connector_get_hw_state(struct intel_connector *connector) | |
ea5b213a | 4572 | { |
24929352 | 4573 | enum pipe pipe = 0; |
f0947c37 | 4574 | struct intel_encoder *encoder = connector->encoder; |
ea5b213a | 4575 | |
f0947c37 | 4576 | return encoder->get_hw_state(encoder, &pipe); |
ea5b213a CW |
4577 | } |
4578 | ||
1857e1da DV |
4579 | static bool ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe, |
4580 | struct intel_crtc_config *pipe_config) | |
4581 | { | |
4582 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4583 | struct intel_crtc *pipe_B_crtc = | |
4584 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]); | |
4585 | ||
4586 | DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n", | |
4587 | pipe_name(pipe), pipe_config->fdi_lanes); | |
4588 | if (pipe_config->fdi_lanes > 4) { | |
4589 | DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n", | |
4590 | pipe_name(pipe), pipe_config->fdi_lanes); | |
4591 | return false; | |
4592 | } | |
4593 | ||
bafb6553 | 4594 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
1857e1da DV |
4595 | if (pipe_config->fdi_lanes > 2) { |
4596 | DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n", | |
4597 | pipe_config->fdi_lanes); | |
4598 | return false; | |
4599 | } else { | |
4600 | return true; | |
4601 | } | |
4602 | } | |
4603 | ||
4604 | if (INTEL_INFO(dev)->num_pipes == 2) | |
4605 | return true; | |
4606 | ||
4607 | /* Ivybridge 3 pipe is really complicated */ | |
4608 | switch (pipe) { | |
4609 | case PIPE_A: | |
4610 | return true; | |
4611 | case PIPE_B: | |
4612 | if (dev_priv->pipe_to_crtc_mapping[PIPE_C]->enabled && | |
4613 | pipe_config->fdi_lanes > 2) { | |
4614 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", | |
4615 | pipe_name(pipe), pipe_config->fdi_lanes); | |
4616 | return false; | |
4617 | } | |
4618 | return true; | |
4619 | case PIPE_C: | |
1e833f40 | 4620 | if (!pipe_has_enabled_pch(pipe_B_crtc) || |
1857e1da DV |
4621 | pipe_B_crtc->config.fdi_lanes <= 2) { |
4622 | if (pipe_config->fdi_lanes > 2) { | |
4623 | DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n", | |
4624 | pipe_name(pipe), pipe_config->fdi_lanes); | |
4625 | return false; | |
4626 | } | |
4627 | } else { | |
4628 | DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n"); | |
4629 | return false; | |
4630 | } | |
4631 | return true; | |
4632 | default: | |
4633 | BUG(); | |
4634 | } | |
4635 | } | |
4636 | ||
e29c22c0 DV |
4637 | #define RETRY 1 |
4638 | static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc, | |
4639 | struct intel_crtc_config *pipe_config) | |
877d48d5 | 4640 | { |
1857e1da | 4641 | struct drm_device *dev = intel_crtc->base.dev; |
877d48d5 | 4642 | struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode; |
ff9a6750 | 4643 | int lane, link_bw, fdi_dotclock; |
e29c22c0 | 4644 | bool setup_ok, needs_recompute = false; |
877d48d5 | 4645 | |
e29c22c0 | 4646 | retry: |
877d48d5 DV |
4647 | /* FDI is a binary signal running at ~2.7GHz, encoding |
4648 | * each output octet as 10 bits. The actual frequency | |
4649 | * is stored as a divider into a 100MHz clock, and the | |
4650 | * mode pixel clock is stored in units of 1KHz. | |
4651 | * Hence the bw of each lane in terms of the mode signal | |
4652 | * is: | |
4653 | */ | |
4654 | link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10; | |
4655 | ||
241bfc38 | 4656 | fdi_dotclock = adjusted_mode->crtc_clock; |
877d48d5 | 4657 | |
2bd89a07 | 4658 | lane = ironlake_get_lanes_required(fdi_dotclock, link_bw, |
877d48d5 DV |
4659 | pipe_config->pipe_bpp); |
4660 | ||
4661 | pipe_config->fdi_lanes = lane; | |
4662 | ||
2bd89a07 | 4663 | intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock, |
877d48d5 | 4664 | link_bw, &pipe_config->fdi_m_n); |
1857e1da | 4665 | |
e29c22c0 DV |
4666 | setup_ok = ironlake_check_fdi_lanes(intel_crtc->base.dev, |
4667 | intel_crtc->pipe, pipe_config); | |
4668 | if (!setup_ok && pipe_config->pipe_bpp > 6*3) { | |
4669 | pipe_config->pipe_bpp -= 2*3; | |
4670 | DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n", | |
4671 | pipe_config->pipe_bpp); | |
4672 | needs_recompute = true; | |
4673 | pipe_config->bw_constrained = true; | |
4674 | ||
4675 | goto retry; | |
4676 | } | |
4677 | ||
4678 | if (needs_recompute) | |
4679 | return RETRY; | |
4680 | ||
4681 | return setup_ok ? 0 : -EINVAL; | |
877d48d5 DV |
4682 | } |
4683 | ||
42db64ef PZ |
4684 | static void hsw_compute_ips_config(struct intel_crtc *crtc, |
4685 | struct intel_crtc_config *pipe_config) | |
4686 | { | |
d330a953 | 4687 | pipe_config->ips_enabled = i915.enable_ips && |
3c4ca58c | 4688 | hsw_crtc_supports_ips(crtc) && |
b6dfdc9b | 4689 | pipe_config->pipe_bpp <= 24; |
42db64ef PZ |
4690 | } |
4691 | ||
a43f6e0f | 4692 | static int intel_crtc_compute_config(struct intel_crtc *crtc, |
e29c22c0 | 4693 | struct intel_crtc_config *pipe_config) |
79e53945 | 4694 | { |
a43f6e0f | 4695 | struct drm_device *dev = crtc->base.dev; |
b8cecdf5 | 4696 | struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode; |
89749350 | 4697 | |
ad3a4479 | 4698 | /* FIXME should check pixel clock limits on all platforms */ |
cf532bb2 VS |
4699 | if (INTEL_INFO(dev)->gen < 4) { |
4700 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4701 | int clock_limit = | |
4702 | dev_priv->display.get_display_clock_speed(dev); | |
4703 | ||
4704 | /* | |
4705 | * Enable pixel doubling when the dot clock | |
4706 | * is > 90% of the (display) core speed. | |
4707 | * | |
b397c96b VS |
4708 | * GDG double wide on either pipe, |
4709 | * otherwise pipe A only. | |
cf532bb2 | 4710 | */ |
b397c96b | 4711 | if ((crtc->pipe == PIPE_A || IS_I915G(dev)) && |
241bfc38 | 4712 | adjusted_mode->crtc_clock > clock_limit * 9 / 10) { |
ad3a4479 | 4713 | clock_limit *= 2; |
cf532bb2 | 4714 | pipe_config->double_wide = true; |
ad3a4479 VS |
4715 | } |
4716 | ||
241bfc38 | 4717 | if (adjusted_mode->crtc_clock > clock_limit * 9 / 10) |
e29c22c0 | 4718 | return -EINVAL; |
2c07245f | 4719 | } |
89749350 | 4720 | |
1d1d0e27 VS |
4721 | /* |
4722 | * Pipe horizontal size must be even in: | |
4723 | * - DVO ganged mode | |
4724 | * - LVDS dual channel mode | |
4725 | * - Double wide pipe | |
4726 | */ | |
4727 | if ((intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) && | |
4728 | intel_is_dual_link_lvds(dev)) || pipe_config->double_wide) | |
4729 | pipe_config->pipe_src_w &= ~1; | |
4730 | ||
8693a824 DL |
4731 | /* Cantiga+ cannot handle modes with a hsync front porch of 0. |
4732 | * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw. | |
44f46b42 CW |
4733 | */ |
4734 | if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) && | |
4735 | adjusted_mode->hsync_start == adjusted_mode->hdisplay) | |
e29c22c0 | 4736 | return -EINVAL; |
44f46b42 | 4737 | |
bd080ee5 | 4738 | if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && pipe_config->pipe_bpp > 10*3) { |
5d2d38dd | 4739 | pipe_config->pipe_bpp = 10*3; /* 12bpc is gen5+ */ |
bd080ee5 | 4740 | } else if (INTEL_INFO(dev)->gen <= 4 && pipe_config->pipe_bpp > 8*3) { |
5d2d38dd DV |
4741 | /* only a 8bpc pipe, with 6bpc dither through the panel fitter |
4742 | * for lvds. */ | |
4743 | pipe_config->pipe_bpp = 8*3; | |
4744 | } | |
4745 | ||
f5adf94e | 4746 | if (HAS_IPS(dev)) |
a43f6e0f DV |
4747 | hsw_compute_ips_config(crtc, pipe_config); |
4748 | ||
4749 | /* XXX: PCH clock sharing is done in ->mode_set, so make sure the old | |
4750 | * clock survives for now. */ | |
4751 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
4752 | pipe_config->shared_dpll = crtc->config.shared_dpll; | |
42db64ef | 4753 | |
877d48d5 | 4754 | if (pipe_config->has_pch_encoder) |
a43f6e0f | 4755 | return ironlake_fdi_compute_config(crtc, pipe_config); |
877d48d5 | 4756 | |
e29c22c0 | 4757 | return 0; |
79e53945 JB |
4758 | } |
4759 | ||
25eb05fc JB |
4760 | static int valleyview_get_display_clock_speed(struct drm_device *dev) |
4761 | { | |
4762 | return 400000; /* FIXME */ | |
4763 | } | |
4764 | ||
e70236a8 JB |
4765 | static int i945_get_display_clock_speed(struct drm_device *dev) |
4766 | { | |
4767 | return 400000; | |
4768 | } | |
79e53945 | 4769 | |
e70236a8 | 4770 | static int i915_get_display_clock_speed(struct drm_device *dev) |
79e53945 | 4771 | { |
e70236a8 JB |
4772 | return 333000; |
4773 | } | |
79e53945 | 4774 | |
e70236a8 JB |
4775 | static int i9xx_misc_get_display_clock_speed(struct drm_device *dev) |
4776 | { | |
4777 | return 200000; | |
4778 | } | |
79e53945 | 4779 | |
257a7ffc DV |
4780 | static int pnv_get_display_clock_speed(struct drm_device *dev) |
4781 | { | |
4782 | u16 gcfgc = 0; | |
4783 | ||
4784 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); | |
4785 | ||
4786 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
4787 | case GC_DISPLAY_CLOCK_267_MHZ_PNV: | |
4788 | return 267000; | |
4789 | case GC_DISPLAY_CLOCK_333_MHZ_PNV: | |
4790 | return 333000; | |
4791 | case GC_DISPLAY_CLOCK_444_MHZ_PNV: | |
4792 | return 444000; | |
4793 | case GC_DISPLAY_CLOCK_200_MHZ_PNV: | |
4794 | return 200000; | |
4795 | default: | |
4796 | DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc); | |
4797 | case GC_DISPLAY_CLOCK_133_MHZ_PNV: | |
4798 | return 133000; | |
4799 | case GC_DISPLAY_CLOCK_167_MHZ_PNV: | |
4800 | return 167000; | |
4801 | } | |
4802 | } | |
4803 | ||
e70236a8 JB |
4804 | static int i915gm_get_display_clock_speed(struct drm_device *dev) |
4805 | { | |
4806 | u16 gcfgc = 0; | |
79e53945 | 4807 | |
e70236a8 JB |
4808 | pci_read_config_word(dev->pdev, GCFGC, &gcfgc); |
4809 | ||
4810 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) | |
4811 | return 133000; | |
4812 | else { | |
4813 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
4814 | case GC_DISPLAY_CLOCK_333_MHZ: | |
4815 | return 333000; | |
4816 | default: | |
4817 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
4818 | return 190000; | |
79e53945 | 4819 | } |
e70236a8 JB |
4820 | } |
4821 | } | |
4822 | ||
4823 | static int i865_get_display_clock_speed(struct drm_device *dev) | |
4824 | { | |
4825 | return 266000; | |
4826 | } | |
4827 | ||
4828 | static int i855_get_display_clock_speed(struct drm_device *dev) | |
4829 | { | |
4830 | u16 hpllcc = 0; | |
4831 | /* Assume that the hardware is in the high speed state. This | |
4832 | * should be the default. | |
4833 | */ | |
4834 | switch (hpllcc & GC_CLOCK_CONTROL_MASK) { | |
4835 | case GC_CLOCK_133_200: | |
4836 | case GC_CLOCK_100_200: | |
4837 | return 200000; | |
4838 | case GC_CLOCK_166_250: | |
4839 | return 250000; | |
4840 | case GC_CLOCK_100_133: | |
79e53945 | 4841 | return 133000; |
e70236a8 | 4842 | } |
79e53945 | 4843 | |
e70236a8 JB |
4844 | /* Shouldn't happen */ |
4845 | return 0; | |
4846 | } | |
79e53945 | 4847 | |
e70236a8 JB |
4848 | static int i830_get_display_clock_speed(struct drm_device *dev) |
4849 | { | |
4850 | return 133000; | |
79e53945 JB |
4851 | } |
4852 | ||
2c07245f | 4853 | static void |
a65851af | 4854 | intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den) |
2c07245f | 4855 | { |
a65851af VS |
4856 | while (*num > DATA_LINK_M_N_MASK || |
4857 | *den > DATA_LINK_M_N_MASK) { | |
2c07245f ZW |
4858 | *num >>= 1; |
4859 | *den >>= 1; | |
4860 | } | |
4861 | } | |
4862 | ||
a65851af VS |
4863 | static void compute_m_n(unsigned int m, unsigned int n, |
4864 | uint32_t *ret_m, uint32_t *ret_n) | |
4865 | { | |
4866 | *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX); | |
4867 | *ret_m = div_u64((uint64_t) m * *ret_n, n); | |
4868 | intel_reduce_m_n_ratio(ret_m, ret_n); | |
4869 | } | |
4870 | ||
e69d0bc1 DV |
4871 | void |
4872 | intel_link_compute_m_n(int bits_per_pixel, int nlanes, | |
4873 | int pixel_clock, int link_clock, | |
4874 | struct intel_link_m_n *m_n) | |
2c07245f | 4875 | { |
e69d0bc1 | 4876 | m_n->tu = 64; |
a65851af VS |
4877 | |
4878 | compute_m_n(bits_per_pixel * pixel_clock, | |
4879 | link_clock * nlanes * 8, | |
4880 | &m_n->gmch_m, &m_n->gmch_n); | |
4881 | ||
4882 | compute_m_n(pixel_clock, link_clock, | |
4883 | &m_n->link_m, &m_n->link_n); | |
2c07245f ZW |
4884 | } |
4885 | ||
a7615030 CW |
4886 | static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv) |
4887 | { | |
d330a953 JN |
4888 | if (i915.panel_use_ssc >= 0) |
4889 | return i915.panel_use_ssc != 0; | |
41aa3448 | 4890 | return dev_priv->vbt.lvds_use_ssc |
435793df | 4891 | && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE); |
a7615030 CW |
4892 | } |
4893 | ||
c65d77d8 JB |
4894 | static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors) |
4895 | { | |
4896 | struct drm_device *dev = crtc->dev; | |
4897 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4898 | int refclk; | |
4899 | ||
a0c4da24 | 4900 | if (IS_VALLEYVIEW(dev)) { |
9a0ea498 | 4901 | refclk = 100000; |
a0c4da24 | 4902 | } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) && |
c65d77d8 | 4903 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) { |
e91e941b VS |
4904 | refclk = dev_priv->vbt.lvds_ssc_freq; |
4905 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk); | |
c65d77d8 JB |
4906 | } else if (!IS_GEN2(dev)) { |
4907 | refclk = 96000; | |
4908 | } else { | |
4909 | refclk = 48000; | |
4910 | } | |
4911 | ||
4912 | return refclk; | |
4913 | } | |
4914 | ||
7429e9d4 | 4915 | static uint32_t pnv_dpll_compute_fp(struct dpll *dpll) |
c65d77d8 | 4916 | { |
7df00d7a | 4917 | return (1 << dpll->n) << 16 | dpll->m2; |
7429e9d4 | 4918 | } |
f47709a9 | 4919 | |
7429e9d4 DV |
4920 | static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll) |
4921 | { | |
4922 | return dpll->n << 16 | dpll->m1 << 8 | dpll->m2; | |
c65d77d8 JB |
4923 | } |
4924 | ||
f47709a9 | 4925 | static void i9xx_update_pll_dividers(struct intel_crtc *crtc, |
a7516a05 JB |
4926 | intel_clock_t *reduced_clock) |
4927 | { | |
f47709a9 | 4928 | struct drm_device *dev = crtc->base.dev; |
a7516a05 | 4929 | struct drm_i915_private *dev_priv = dev->dev_private; |
f47709a9 | 4930 | int pipe = crtc->pipe; |
a7516a05 JB |
4931 | u32 fp, fp2 = 0; |
4932 | ||
4933 | if (IS_PINEVIEW(dev)) { | |
7429e9d4 | 4934 | fp = pnv_dpll_compute_fp(&crtc->config.dpll); |
a7516a05 | 4935 | if (reduced_clock) |
7429e9d4 | 4936 | fp2 = pnv_dpll_compute_fp(reduced_clock); |
a7516a05 | 4937 | } else { |
7429e9d4 | 4938 | fp = i9xx_dpll_compute_fp(&crtc->config.dpll); |
a7516a05 | 4939 | if (reduced_clock) |
7429e9d4 | 4940 | fp2 = i9xx_dpll_compute_fp(reduced_clock); |
a7516a05 JB |
4941 | } |
4942 | ||
4943 | I915_WRITE(FP0(pipe), fp); | |
8bcc2795 | 4944 | crtc->config.dpll_hw_state.fp0 = fp; |
a7516a05 | 4945 | |
f47709a9 DV |
4946 | crtc->lowfreq_avail = false; |
4947 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) && | |
d330a953 | 4948 | reduced_clock && i915.powersave) { |
a7516a05 | 4949 | I915_WRITE(FP1(pipe), fp2); |
8bcc2795 | 4950 | crtc->config.dpll_hw_state.fp1 = fp2; |
f47709a9 | 4951 | crtc->lowfreq_avail = true; |
a7516a05 JB |
4952 | } else { |
4953 | I915_WRITE(FP1(pipe), fp); | |
8bcc2795 | 4954 | crtc->config.dpll_hw_state.fp1 = fp; |
a7516a05 JB |
4955 | } |
4956 | } | |
4957 | ||
5e69f97f CML |
4958 | static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe |
4959 | pipe) | |
89b667f8 JB |
4960 | { |
4961 | u32 reg_val; | |
4962 | ||
4963 | /* | |
4964 | * PLLB opamp always calibrates to max value of 0x3f, force enable it | |
4965 | * and set it to a reasonable value instead. | |
4966 | */ | |
ab3c759a | 4967 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 JB |
4968 | reg_val &= 0xffffff00; |
4969 | reg_val |= 0x00000030; | |
ab3c759a | 4970 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 4971 | |
ab3c759a | 4972 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
4973 | reg_val &= 0x8cffffff; |
4974 | reg_val = 0x8c000000; | |
ab3c759a | 4975 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 | 4976 | |
ab3c759a | 4977 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1)); |
89b667f8 | 4978 | reg_val &= 0xffffff00; |
ab3c759a | 4979 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val); |
89b667f8 | 4980 | |
ab3c759a | 4981 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13); |
89b667f8 JB |
4982 | reg_val &= 0x00ffffff; |
4983 | reg_val |= 0xb0000000; | |
ab3c759a | 4984 | vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val); |
89b667f8 JB |
4985 | } |
4986 | ||
b551842d DV |
4987 | static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc, |
4988 | struct intel_link_m_n *m_n) | |
4989 | { | |
4990 | struct drm_device *dev = crtc->base.dev; | |
4991 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4992 | int pipe = crtc->pipe; | |
4993 | ||
e3b95f1e DV |
4994 | I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
4995 | I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n); | |
4996 | I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m); | |
4997 | I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n); | |
b551842d DV |
4998 | } |
4999 | ||
5000 | static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc, | |
5001 | struct intel_link_m_n *m_n) | |
5002 | { | |
5003 | struct drm_device *dev = crtc->base.dev; | |
5004 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5005 | int pipe = crtc->pipe; | |
5006 | enum transcoder transcoder = crtc->config.cpu_transcoder; | |
5007 | ||
5008 | if (INTEL_INFO(dev)->gen >= 5) { | |
5009 | I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m); | |
5010 | I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n); | |
5011 | I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m); | |
5012 | I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n); | |
5013 | } else { | |
e3b95f1e DV |
5014 | I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m); |
5015 | I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n); | |
5016 | I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m); | |
5017 | I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n); | |
b551842d DV |
5018 | } |
5019 | } | |
5020 | ||
03afc4a2 DV |
5021 | static void intel_dp_set_m_n(struct intel_crtc *crtc) |
5022 | { | |
5023 | if (crtc->config.has_pch_encoder) | |
5024 | intel_pch_transcoder_set_m_n(crtc, &crtc->config.dp_m_n); | |
5025 | else | |
5026 | intel_cpu_transcoder_set_m_n(crtc, &crtc->config.dp_m_n); | |
5027 | } | |
5028 | ||
f47709a9 | 5029 | static void vlv_update_pll(struct intel_crtc *crtc) |
a0c4da24 | 5030 | { |
f47709a9 | 5031 | struct drm_device *dev = crtc->base.dev; |
a0c4da24 | 5032 | struct drm_i915_private *dev_priv = dev->dev_private; |
f47709a9 | 5033 | int pipe = crtc->pipe; |
89b667f8 | 5034 | u32 dpll, mdiv; |
a0c4da24 | 5035 | u32 bestn, bestm1, bestm2, bestp1, bestp2; |
198a037f | 5036 | u32 coreclk, reg_val, dpll_md; |
a0c4da24 | 5037 | |
09153000 DV |
5038 | mutex_lock(&dev_priv->dpio_lock); |
5039 | ||
f47709a9 DV |
5040 | bestn = crtc->config.dpll.n; |
5041 | bestm1 = crtc->config.dpll.m1; | |
5042 | bestm2 = crtc->config.dpll.m2; | |
5043 | bestp1 = crtc->config.dpll.p1; | |
5044 | bestp2 = crtc->config.dpll.p2; | |
a0c4da24 | 5045 | |
89b667f8 JB |
5046 | /* See eDP HDMI DPIO driver vbios notes doc */ |
5047 | ||
5048 | /* PLL B needs special handling */ | |
5049 | if (pipe) | |
5e69f97f | 5050 | vlv_pllb_recal_opamp(dev_priv, pipe); |
89b667f8 JB |
5051 | |
5052 | /* Set up Tx target for periodic Rcomp update */ | |
ab3c759a | 5053 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f); |
89b667f8 JB |
5054 | |
5055 | /* Disable target IRef on PLL */ | |
ab3c759a | 5056 | reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe)); |
89b667f8 | 5057 | reg_val &= 0x00ffffff; |
ab3c759a | 5058 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val); |
89b667f8 JB |
5059 | |
5060 | /* Disable fast lock */ | |
ab3c759a | 5061 | vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610); |
89b667f8 JB |
5062 | |
5063 | /* Set idtafcrecal before PLL is enabled */ | |
a0c4da24 JB |
5064 | mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK)); |
5065 | mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT)); | |
5066 | mdiv |= ((bestn << DPIO_N_SHIFT)); | |
a0c4da24 | 5067 | mdiv |= (1 << DPIO_K_SHIFT); |
7df5080b JB |
5068 | |
5069 | /* | |
5070 | * Post divider depends on pixel clock rate, DAC vs digital (and LVDS, | |
5071 | * but we don't support that). | |
5072 | * Note: don't use the DAC post divider as it seems unstable. | |
5073 | */ | |
5074 | mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT); | |
ab3c759a | 5075 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 5076 | |
a0c4da24 | 5077 | mdiv |= DPIO_ENABLE_CALIBRATION; |
ab3c759a | 5078 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv); |
a0c4da24 | 5079 | |
89b667f8 | 5080 | /* Set HBR and RBR LPF coefficients */ |
ff9a6750 | 5081 | if (crtc->config.port_clock == 162000 || |
99750bd4 | 5082 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_ANALOG) || |
89b667f8 | 5083 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI)) |
ab3c759a | 5084 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
885b0120 | 5085 | 0x009f0003); |
89b667f8 | 5086 | else |
ab3c759a | 5087 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe), |
89b667f8 JB |
5088 | 0x00d0000f); |
5089 | ||
5090 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP) || | |
5091 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT)) { | |
5092 | /* Use SSC source */ | |
5093 | if (!pipe) | |
ab3c759a | 5094 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
5095 | 0x0df40000); |
5096 | else | |
ab3c759a | 5097 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
5098 | 0x0df70000); |
5099 | } else { /* HDMI or VGA */ | |
5100 | /* Use bend source */ | |
5101 | if (!pipe) | |
ab3c759a | 5102 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
5103 | 0x0df70000); |
5104 | else | |
ab3c759a | 5105 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe), |
89b667f8 JB |
5106 | 0x0df40000); |
5107 | } | |
a0c4da24 | 5108 | |
ab3c759a | 5109 | coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe)); |
89b667f8 JB |
5110 | coreclk = (coreclk & 0x0000ff00) | 0x01c00000; |
5111 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT) || | |
5112 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_EDP)) | |
5113 | coreclk |= 0x01000000; | |
ab3c759a | 5114 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk); |
a0c4da24 | 5115 | |
ab3c759a | 5116 | vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000); |
a0c4da24 | 5117 | |
e5cbfbfb ID |
5118 | /* |
5119 | * Enable DPIO clock input. We should never disable the reference | |
5120 | * clock for pipe B, since VGA hotplug / manual detection depends | |
5121 | * on it. | |
5122 | */ | |
89b667f8 JB |
5123 | dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV | |
5124 | DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV; | |
f6071166 JB |
5125 | /* We should never disable this, set it here for state tracking */ |
5126 | if (pipe == PIPE_B) | |
89b667f8 | 5127 | dpll |= DPLL_INTEGRATED_CRI_CLK_VLV; |
a0c4da24 | 5128 | dpll |= DPLL_VCO_ENABLE; |
8bcc2795 DV |
5129 | crtc->config.dpll_hw_state.dpll = dpll; |
5130 | ||
ef1b460d DV |
5131 | dpll_md = (crtc->config.pixel_multiplier - 1) |
5132 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
8bcc2795 DV |
5133 | crtc->config.dpll_hw_state.dpll_md = dpll_md; |
5134 | ||
89b667f8 JB |
5135 | if (crtc->config.has_dp_encoder) |
5136 | intel_dp_set_m_n(crtc); | |
09153000 DV |
5137 | |
5138 | mutex_unlock(&dev_priv->dpio_lock); | |
a0c4da24 JB |
5139 | } |
5140 | ||
f47709a9 DV |
5141 | static void i9xx_update_pll(struct intel_crtc *crtc, |
5142 | intel_clock_t *reduced_clock, | |
eb1cbe48 DV |
5143 | int num_connectors) |
5144 | { | |
f47709a9 | 5145 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 5146 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 DV |
5147 | u32 dpll; |
5148 | bool is_sdvo; | |
f47709a9 | 5149 | struct dpll *clock = &crtc->config.dpll; |
eb1cbe48 | 5150 | |
f47709a9 | 5151 | i9xx_update_pll_dividers(crtc, reduced_clock); |
2a8f64ca | 5152 | |
f47709a9 DV |
5153 | is_sdvo = intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_SDVO) || |
5154 | intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_HDMI); | |
eb1cbe48 DV |
5155 | |
5156 | dpll = DPLL_VGA_MODE_DIS; | |
5157 | ||
f47709a9 | 5158 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS)) |
eb1cbe48 DV |
5159 | dpll |= DPLLB_MODE_LVDS; |
5160 | else | |
5161 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
6cc5f341 | 5162 | |
ef1b460d | 5163 | if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
198a037f DV |
5164 | dpll |= (crtc->config.pixel_multiplier - 1) |
5165 | << SDVO_MULTIPLIER_SHIFT_HIRES; | |
eb1cbe48 | 5166 | } |
198a037f DV |
5167 | |
5168 | if (is_sdvo) | |
4a33e48d | 5169 | dpll |= DPLL_SDVO_HIGH_SPEED; |
198a037f | 5170 | |
f47709a9 | 5171 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DISPLAYPORT)) |
4a33e48d | 5172 | dpll |= DPLL_SDVO_HIGH_SPEED; |
eb1cbe48 DV |
5173 | |
5174 | /* compute bitmask from p1 value */ | |
5175 | if (IS_PINEVIEW(dev)) | |
5176 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW; | |
5177 | else { | |
5178 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
5179 | if (IS_G4X(dev) && reduced_clock) | |
5180 | dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; | |
5181 | } | |
5182 | switch (clock->p2) { | |
5183 | case 5: | |
5184 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
5185 | break; | |
5186 | case 7: | |
5187 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
5188 | break; | |
5189 | case 10: | |
5190 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
5191 | break; | |
5192 | case 14: | |
5193 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
5194 | break; | |
5195 | } | |
5196 | if (INTEL_INFO(dev)->gen >= 4) | |
5197 | dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT); | |
5198 | ||
09ede541 | 5199 | if (crtc->config.sdvo_tv_clock) |
eb1cbe48 | 5200 | dpll |= PLL_REF_INPUT_TVCLKINBC; |
f47709a9 | 5201 | else if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
5202 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
5203 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
5204 | else | |
5205 | dpll |= PLL_REF_INPUT_DREFCLK; | |
5206 | ||
5207 | dpll |= DPLL_VCO_ENABLE; | |
8bcc2795 DV |
5208 | crtc->config.dpll_hw_state.dpll = dpll; |
5209 | ||
eb1cbe48 | 5210 | if (INTEL_INFO(dev)->gen >= 4) { |
ef1b460d DV |
5211 | u32 dpll_md = (crtc->config.pixel_multiplier - 1) |
5212 | << DPLL_MD_UDI_MULTIPLIER_SHIFT; | |
8bcc2795 | 5213 | crtc->config.dpll_hw_state.dpll_md = dpll_md; |
eb1cbe48 | 5214 | } |
66e3d5c0 DV |
5215 | |
5216 | if (crtc->config.has_dp_encoder) | |
5217 | intel_dp_set_m_n(crtc); | |
eb1cbe48 DV |
5218 | } |
5219 | ||
f47709a9 | 5220 | static void i8xx_update_pll(struct intel_crtc *crtc, |
f47709a9 | 5221 | intel_clock_t *reduced_clock, |
eb1cbe48 DV |
5222 | int num_connectors) |
5223 | { | |
f47709a9 | 5224 | struct drm_device *dev = crtc->base.dev; |
eb1cbe48 | 5225 | struct drm_i915_private *dev_priv = dev->dev_private; |
eb1cbe48 | 5226 | u32 dpll; |
f47709a9 | 5227 | struct dpll *clock = &crtc->config.dpll; |
eb1cbe48 | 5228 | |
f47709a9 | 5229 | i9xx_update_pll_dividers(crtc, reduced_clock); |
2a8f64ca | 5230 | |
eb1cbe48 DV |
5231 | dpll = DPLL_VGA_MODE_DIS; |
5232 | ||
f47709a9 | 5233 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS)) { |
eb1cbe48 DV |
5234 | dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
5235 | } else { | |
5236 | if (clock->p1 == 2) | |
5237 | dpll |= PLL_P1_DIVIDE_BY_TWO; | |
5238 | else | |
5239 | dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; | |
5240 | if (clock->p2 == 4) | |
5241 | dpll |= PLL_P2_DIVIDE_BY_4; | |
5242 | } | |
5243 | ||
4a33e48d DV |
5244 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_DVO)) |
5245 | dpll |= DPLL_DVO_2X_MODE; | |
5246 | ||
f47709a9 | 5247 | if (intel_pipe_has_type(&crtc->base, INTEL_OUTPUT_LVDS) && |
eb1cbe48 DV |
5248 | intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
5249 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; | |
5250 | else | |
5251 | dpll |= PLL_REF_INPUT_DREFCLK; | |
5252 | ||
5253 | dpll |= DPLL_VCO_ENABLE; | |
8bcc2795 | 5254 | crtc->config.dpll_hw_state.dpll = dpll; |
eb1cbe48 DV |
5255 | } |
5256 | ||
8a654f3b | 5257 | static void intel_set_pipe_timings(struct intel_crtc *intel_crtc) |
b0e77b9c PZ |
5258 | { |
5259 | struct drm_device *dev = intel_crtc->base.dev; | |
5260 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5261 | enum pipe pipe = intel_crtc->pipe; | |
3b117c8f | 5262 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
8a654f3b DV |
5263 | struct drm_display_mode *adjusted_mode = |
5264 | &intel_crtc->config.adjusted_mode; | |
4d8a62ea DV |
5265 | uint32_t vsyncshift, crtc_vtotal, crtc_vblank_end; |
5266 | ||
5267 | /* We need to be careful not to changed the adjusted mode, for otherwise | |
5268 | * the hw state checker will get angry at the mismatch. */ | |
5269 | crtc_vtotal = adjusted_mode->crtc_vtotal; | |
5270 | crtc_vblank_end = adjusted_mode->crtc_vblank_end; | |
b0e77b9c PZ |
5271 | |
5272 | if (!IS_GEN2(dev) && adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) { | |
5273 | /* the chip adds 2 halflines automatically */ | |
4d8a62ea DV |
5274 | crtc_vtotal -= 1; |
5275 | crtc_vblank_end -= 1; | |
b0e77b9c PZ |
5276 | vsyncshift = adjusted_mode->crtc_hsync_start |
5277 | - adjusted_mode->crtc_htotal / 2; | |
5278 | } else { | |
5279 | vsyncshift = 0; | |
5280 | } | |
5281 | ||
5282 | if (INTEL_INFO(dev)->gen > 3) | |
fe2b8f9d | 5283 | I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift); |
b0e77b9c | 5284 | |
fe2b8f9d | 5285 | I915_WRITE(HTOTAL(cpu_transcoder), |
b0e77b9c PZ |
5286 | (adjusted_mode->crtc_hdisplay - 1) | |
5287 | ((adjusted_mode->crtc_htotal - 1) << 16)); | |
fe2b8f9d | 5288 | I915_WRITE(HBLANK(cpu_transcoder), |
b0e77b9c PZ |
5289 | (adjusted_mode->crtc_hblank_start - 1) | |
5290 | ((adjusted_mode->crtc_hblank_end - 1) << 16)); | |
fe2b8f9d | 5291 | I915_WRITE(HSYNC(cpu_transcoder), |
b0e77b9c PZ |
5292 | (adjusted_mode->crtc_hsync_start - 1) | |
5293 | ((adjusted_mode->crtc_hsync_end - 1) << 16)); | |
5294 | ||
fe2b8f9d | 5295 | I915_WRITE(VTOTAL(cpu_transcoder), |
b0e77b9c | 5296 | (adjusted_mode->crtc_vdisplay - 1) | |
4d8a62ea | 5297 | ((crtc_vtotal - 1) << 16)); |
fe2b8f9d | 5298 | I915_WRITE(VBLANK(cpu_transcoder), |
b0e77b9c | 5299 | (adjusted_mode->crtc_vblank_start - 1) | |
4d8a62ea | 5300 | ((crtc_vblank_end - 1) << 16)); |
fe2b8f9d | 5301 | I915_WRITE(VSYNC(cpu_transcoder), |
b0e77b9c PZ |
5302 | (adjusted_mode->crtc_vsync_start - 1) | |
5303 | ((adjusted_mode->crtc_vsync_end - 1) << 16)); | |
5304 | ||
b5e508d4 PZ |
5305 | /* Workaround: when the EDP input selection is B, the VTOTAL_B must be |
5306 | * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is | |
5307 | * documented on the DDI_FUNC_CTL register description, EDP Input Select | |
5308 | * bits. */ | |
5309 | if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP && | |
5310 | (pipe == PIPE_B || pipe == PIPE_C)) | |
5311 | I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder))); | |
5312 | ||
b0e77b9c PZ |
5313 | /* pipesrc controls the size that is scaled from, which should |
5314 | * always be the user's requested size. | |
5315 | */ | |
5316 | I915_WRITE(PIPESRC(pipe), | |
37327abd VS |
5317 | ((intel_crtc->config.pipe_src_w - 1) << 16) | |
5318 | (intel_crtc->config.pipe_src_h - 1)); | |
b0e77b9c PZ |
5319 | } |
5320 | ||
1bd1bd80 DV |
5321 | static void intel_get_pipe_timings(struct intel_crtc *crtc, |
5322 | struct intel_crtc_config *pipe_config) | |
5323 | { | |
5324 | struct drm_device *dev = crtc->base.dev; | |
5325 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5326 | enum transcoder cpu_transcoder = pipe_config->cpu_transcoder; | |
5327 | uint32_t tmp; | |
5328 | ||
5329 | tmp = I915_READ(HTOTAL(cpu_transcoder)); | |
5330 | pipe_config->adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1; | |
5331 | pipe_config->adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1; | |
5332 | tmp = I915_READ(HBLANK(cpu_transcoder)); | |
5333 | pipe_config->adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1; | |
5334 | pipe_config->adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1; | |
5335 | tmp = I915_READ(HSYNC(cpu_transcoder)); | |
5336 | pipe_config->adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1; | |
5337 | pipe_config->adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1; | |
5338 | ||
5339 | tmp = I915_READ(VTOTAL(cpu_transcoder)); | |
5340 | pipe_config->adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1; | |
5341 | pipe_config->adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1; | |
5342 | tmp = I915_READ(VBLANK(cpu_transcoder)); | |
5343 | pipe_config->adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1; | |
5344 | pipe_config->adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1; | |
5345 | tmp = I915_READ(VSYNC(cpu_transcoder)); | |
5346 | pipe_config->adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1; | |
5347 | pipe_config->adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1; | |
5348 | ||
5349 | if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) { | |
5350 | pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE; | |
5351 | pipe_config->adjusted_mode.crtc_vtotal += 1; | |
5352 | pipe_config->adjusted_mode.crtc_vblank_end += 1; | |
5353 | } | |
5354 | ||
5355 | tmp = I915_READ(PIPESRC(crtc->pipe)); | |
37327abd VS |
5356 | pipe_config->pipe_src_h = (tmp & 0xffff) + 1; |
5357 | pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1; | |
5358 | ||
5359 | pipe_config->requested_mode.vdisplay = pipe_config->pipe_src_h; | |
5360 | pipe_config->requested_mode.hdisplay = pipe_config->pipe_src_w; | |
1bd1bd80 DV |
5361 | } |
5362 | ||
f6a83288 DV |
5363 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5364 | struct intel_crtc_config *pipe_config) | |
babea61d | 5365 | { |
f6a83288 DV |
5366 | mode->hdisplay = pipe_config->adjusted_mode.crtc_hdisplay; |
5367 | mode->htotal = pipe_config->adjusted_mode.crtc_htotal; | |
5368 | mode->hsync_start = pipe_config->adjusted_mode.crtc_hsync_start; | |
5369 | mode->hsync_end = pipe_config->adjusted_mode.crtc_hsync_end; | |
babea61d | 5370 | |
f6a83288 DV |
5371 | mode->vdisplay = pipe_config->adjusted_mode.crtc_vdisplay; |
5372 | mode->vtotal = pipe_config->adjusted_mode.crtc_vtotal; | |
5373 | mode->vsync_start = pipe_config->adjusted_mode.crtc_vsync_start; | |
5374 | mode->vsync_end = pipe_config->adjusted_mode.crtc_vsync_end; | |
babea61d | 5375 | |
f6a83288 | 5376 | mode->flags = pipe_config->adjusted_mode.flags; |
babea61d | 5377 | |
f6a83288 DV |
5378 | mode->clock = pipe_config->adjusted_mode.crtc_clock; |
5379 | mode->flags |= pipe_config->adjusted_mode.flags; | |
babea61d JB |
5380 | } |
5381 | ||
84b046f3 DV |
5382 | static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc) |
5383 | { | |
5384 | struct drm_device *dev = intel_crtc->base.dev; | |
5385 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5386 | uint32_t pipeconf; | |
5387 | ||
9f11a9e4 | 5388 | pipeconf = 0; |
84b046f3 | 5389 | |
67c72a12 DV |
5390 | if (dev_priv->quirks & QUIRK_PIPEA_FORCE && |
5391 | I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE) | |
5392 | pipeconf |= PIPECONF_ENABLE; | |
5393 | ||
cf532bb2 VS |
5394 | if (intel_crtc->config.double_wide) |
5395 | pipeconf |= PIPECONF_DOUBLE_WIDE; | |
84b046f3 | 5396 | |
ff9ce46e DV |
5397 | /* only g4x and later have fancy bpc/dither controls */ |
5398 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { | |
ff9ce46e DV |
5399 | /* Bspec claims that we can't use dithering for 30bpp pipes. */ |
5400 | if (intel_crtc->config.dither && intel_crtc->config.pipe_bpp != 30) | |
5401 | pipeconf |= PIPECONF_DITHER_EN | | |
84b046f3 | 5402 | PIPECONF_DITHER_TYPE_SP; |
84b046f3 | 5403 | |
ff9ce46e DV |
5404 | switch (intel_crtc->config.pipe_bpp) { |
5405 | case 18: | |
5406 | pipeconf |= PIPECONF_6BPC; | |
5407 | break; | |
5408 | case 24: | |
5409 | pipeconf |= PIPECONF_8BPC; | |
5410 | break; | |
5411 | case 30: | |
5412 | pipeconf |= PIPECONF_10BPC; | |
5413 | break; | |
5414 | default: | |
5415 | /* Case prevented by intel_choose_pipe_bpp_dither. */ | |
5416 | BUG(); | |
84b046f3 DV |
5417 | } |
5418 | } | |
5419 | ||
5420 | if (HAS_PIPE_CXSR(dev)) { | |
5421 | if (intel_crtc->lowfreq_avail) { | |
5422 | DRM_DEBUG_KMS("enabling CxSR downclocking\n"); | |
5423 | pipeconf |= PIPECONF_CXSR_DOWNCLOCK; | |
5424 | } else { | |
5425 | DRM_DEBUG_KMS("disabling CxSR downclocking\n"); | |
84b046f3 DV |
5426 | } |
5427 | } | |
5428 | ||
84b046f3 DV |
5429 | if (!IS_GEN2(dev) && |
5430 | intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) | |
5431 | pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION; | |
5432 | else | |
5433 | pipeconf |= PIPECONF_PROGRESSIVE; | |
5434 | ||
9f11a9e4 DV |
5435 | if (IS_VALLEYVIEW(dev) && intel_crtc->config.limited_color_range) |
5436 | pipeconf |= PIPECONF_COLOR_RANGE_SELECT; | |
9c8e09b7 | 5437 | |
84b046f3 DV |
5438 | I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf); |
5439 | POSTING_READ(PIPECONF(intel_crtc->pipe)); | |
5440 | } | |
5441 | ||
f564048e | 5442 | static int i9xx_crtc_mode_set(struct drm_crtc *crtc, |
f564048e | 5443 | int x, int y, |
94352cf9 | 5444 | struct drm_framebuffer *fb) |
79e53945 JB |
5445 | { |
5446 | struct drm_device *dev = crtc->dev; | |
5447 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5448 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
5449 | int pipe = intel_crtc->pipe; | |
80824003 | 5450 | int plane = intel_crtc->plane; |
c751ce4f | 5451 | int refclk, num_connectors = 0; |
652c393a | 5452 | intel_clock_t clock, reduced_clock; |
84b046f3 | 5453 | u32 dspcntr; |
a16af721 | 5454 | bool ok, has_reduced_clock = false; |
e9fd1c02 | 5455 | bool is_lvds = false, is_dsi = false; |
5eddb70b | 5456 | struct intel_encoder *encoder; |
d4906093 | 5457 | const intel_limit_t *limit; |
5c3b82e2 | 5458 | int ret; |
79e53945 | 5459 | |
6c2b7c12 | 5460 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
5eddb70b | 5461 | switch (encoder->type) { |
79e53945 JB |
5462 | case INTEL_OUTPUT_LVDS: |
5463 | is_lvds = true; | |
5464 | break; | |
e9fd1c02 JN |
5465 | case INTEL_OUTPUT_DSI: |
5466 | is_dsi = true; | |
5467 | break; | |
79e53945 | 5468 | } |
43565a06 | 5469 | |
c751ce4f | 5470 | num_connectors++; |
79e53945 JB |
5471 | } |
5472 | ||
f2335330 JN |
5473 | if (is_dsi) |
5474 | goto skip_dpll; | |
5475 | ||
5476 | if (!intel_crtc->config.clock_set) { | |
5477 | refclk = i9xx_get_refclk(crtc, num_connectors); | |
79e53945 | 5478 | |
e9fd1c02 JN |
5479 | /* |
5480 | * Returns a set of divisors for the desired target clock with | |
5481 | * the given refclk, or FALSE. The returned values represent | |
5482 | * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + | |
5483 | * 2) / p1 / p2. | |
5484 | */ | |
5485 | limit = intel_limit(crtc, refclk); | |
5486 | ok = dev_priv->display.find_dpll(limit, crtc, | |
5487 | intel_crtc->config.port_clock, | |
5488 | refclk, NULL, &clock); | |
f2335330 | 5489 | if (!ok) { |
e9fd1c02 JN |
5490 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
5491 | return -EINVAL; | |
5492 | } | |
79e53945 | 5493 | |
f2335330 JN |
5494 | if (is_lvds && dev_priv->lvds_downclock_avail) { |
5495 | /* | |
5496 | * Ensure we match the reduced clock's P to the target | |
5497 | * clock. If the clocks don't match, we can't switch | |
5498 | * the display clock by using the FP0/FP1. In such case | |
5499 | * we will disable the LVDS downclock feature. | |
5500 | */ | |
5501 | has_reduced_clock = | |
5502 | dev_priv->display.find_dpll(limit, crtc, | |
5503 | dev_priv->lvds_downclock, | |
5504 | refclk, &clock, | |
5505 | &reduced_clock); | |
5506 | } | |
5507 | /* Compat-code for transition, will disappear. */ | |
f47709a9 DV |
5508 | intel_crtc->config.dpll.n = clock.n; |
5509 | intel_crtc->config.dpll.m1 = clock.m1; | |
5510 | intel_crtc->config.dpll.m2 = clock.m2; | |
5511 | intel_crtc->config.dpll.p1 = clock.p1; | |
5512 | intel_crtc->config.dpll.p2 = clock.p2; | |
5513 | } | |
7026d4ac | 5514 | |
e9fd1c02 | 5515 | if (IS_GEN2(dev)) { |
8a654f3b | 5516 | i8xx_update_pll(intel_crtc, |
2a8f64ca VP |
5517 | has_reduced_clock ? &reduced_clock : NULL, |
5518 | num_connectors); | |
e9fd1c02 | 5519 | } else if (IS_VALLEYVIEW(dev)) { |
f2335330 | 5520 | vlv_update_pll(intel_crtc); |
e9fd1c02 | 5521 | } else { |
f47709a9 | 5522 | i9xx_update_pll(intel_crtc, |
eb1cbe48 | 5523 | has_reduced_clock ? &reduced_clock : NULL, |
89b667f8 | 5524 | num_connectors); |
e9fd1c02 | 5525 | } |
79e53945 | 5526 | |
f2335330 | 5527 | skip_dpll: |
79e53945 JB |
5528 | /* Set up the display plane register */ |
5529 | dspcntr = DISPPLANE_GAMMA_ENABLE; | |
5530 | ||
da6ecc5d JB |
5531 | if (!IS_VALLEYVIEW(dev)) { |
5532 | if (pipe == 0) | |
5533 | dspcntr &= ~DISPPLANE_SEL_PIPE_MASK; | |
5534 | else | |
5535 | dspcntr |= DISPPLANE_SEL_PIPE_B; | |
5536 | } | |
79e53945 | 5537 | |
8a654f3b | 5538 | intel_set_pipe_timings(intel_crtc); |
5eddb70b CW |
5539 | |
5540 | /* pipesrc and dspsize control the size that is scaled from, | |
5541 | * which should always be the user's requested size. | |
79e53945 | 5542 | */ |
929c77fb | 5543 | I915_WRITE(DSPSIZE(plane), |
37327abd VS |
5544 | ((intel_crtc->config.pipe_src_h - 1) << 16) | |
5545 | (intel_crtc->config.pipe_src_w - 1)); | |
929c77fb | 5546 | I915_WRITE(DSPPOS(plane), 0); |
2c07245f | 5547 | |
84b046f3 DV |
5548 | i9xx_set_pipeconf(intel_crtc); |
5549 | ||
f564048e EA |
5550 | I915_WRITE(DSPCNTR(plane), dspcntr); |
5551 | POSTING_READ(DSPCNTR(plane)); | |
5552 | ||
94352cf9 | 5553 | ret = intel_pipe_set_base(crtc, x, y, fb); |
f564048e | 5554 | |
f564048e EA |
5555 | return ret; |
5556 | } | |
5557 | ||
2fa2fe9a DV |
5558 | static void i9xx_get_pfit_config(struct intel_crtc *crtc, |
5559 | struct intel_crtc_config *pipe_config) | |
5560 | { | |
5561 | struct drm_device *dev = crtc->base.dev; | |
5562 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5563 | uint32_t tmp; | |
5564 | ||
dc9e7dec VS |
5565 | if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev))) |
5566 | return; | |
5567 | ||
2fa2fe9a | 5568 | tmp = I915_READ(PFIT_CONTROL); |
06922821 DV |
5569 | if (!(tmp & PFIT_ENABLE)) |
5570 | return; | |
2fa2fe9a | 5571 | |
06922821 | 5572 | /* Check whether the pfit is attached to our pipe. */ |
2fa2fe9a DV |
5573 | if (INTEL_INFO(dev)->gen < 4) { |
5574 | if (crtc->pipe != PIPE_B) | |
5575 | return; | |
2fa2fe9a DV |
5576 | } else { |
5577 | if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT)) | |
5578 | return; | |
5579 | } | |
5580 | ||
06922821 | 5581 | pipe_config->gmch_pfit.control = tmp; |
2fa2fe9a DV |
5582 | pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS); |
5583 | if (INTEL_INFO(dev)->gen < 5) | |
5584 | pipe_config->gmch_pfit.lvds_border_bits = | |
5585 | I915_READ(LVDS) & LVDS_BORDER_ENABLE; | |
5586 | } | |
5587 | ||
acbec814 JB |
5588 | static void vlv_crtc_clock_get(struct intel_crtc *crtc, |
5589 | struct intel_crtc_config *pipe_config) | |
5590 | { | |
5591 | struct drm_device *dev = crtc->base.dev; | |
5592 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5593 | int pipe = pipe_config->cpu_transcoder; | |
5594 | intel_clock_t clock; | |
5595 | u32 mdiv; | |
662c6ecb | 5596 | int refclk = 100000; |
acbec814 JB |
5597 | |
5598 | mutex_lock(&dev_priv->dpio_lock); | |
ab3c759a | 5599 | mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe)); |
acbec814 JB |
5600 | mutex_unlock(&dev_priv->dpio_lock); |
5601 | ||
5602 | clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7; | |
5603 | clock.m2 = mdiv & DPIO_M2DIV_MASK; | |
5604 | clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf; | |
5605 | clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7; | |
5606 | clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f; | |
5607 | ||
f646628b | 5608 | vlv_clock(refclk, &clock); |
acbec814 | 5609 | |
f646628b VS |
5610 | /* clock.dot is the fast clock */ |
5611 | pipe_config->port_clock = clock.dot / 5; | |
acbec814 JB |
5612 | } |
5613 | ||
0e8ffe1b DV |
5614 | static bool i9xx_get_pipe_config(struct intel_crtc *crtc, |
5615 | struct intel_crtc_config *pipe_config) | |
5616 | { | |
5617 | struct drm_device *dev = crtc->base.dev; | |
5618 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5619 | uint32_t tmp; | |
5620 | ||
b5482bd0 ID |
5621 | if (!intel_display_power_enabled(dev_priv, |
5622 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
5623 | return false; | |
5624 | ||
e143a21c | 5625 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 5626 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 5627 | |
0e8ffe1b DV |
5628 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
5629 | if (!(tmp & PIPECONF_ENABLE)) | |
5630 | return false; | |
5631 | ||
42571aef VS |
5632 | if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) { |
5633 | switch (tmp & PIPECONF_BPC_MASK) { | |
5634 | case PIPECONF_6BPC: | |
5635 | pipe_config->pipe_bpp = 18; | |
5636 | break; | |
5637 | case PIPECONF_8BPC: | |
5638 | pipe_config->pipe_bpp = 24; | |
5639 | break; | |
5640 | case PIPECONF_10BPC: | |
5641 | pipe_config->pipe_bpp = 30; | |
5642 | break; | |
5643 | default: | |
5644 | break; | |
5645 | } | |
5646 | } | |
5647 | ||
282740f7 VS |
5648 | if (INTEL_INFO(dev)->gen < 4) |
5649 | pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE; | |
5650 | ||
1bd1bd80 DV |
5651 | intel_get_pipe_timings(crtc, pipe_config); |
5652 | ||
2fa2fe9a DV |
5653 | i9xx_get_pfit_config(crtc, pipe_config); |
5654 | ||
6c49f241 DV |
5655 | if (INTEL_INFO(dev)->gen >= 4) { |
5656 | tmp = I915_READ(DPLL_MD(crtc->pipe)); | |
5657 | pipe_config->pixel_multiplier = | |
5658 | ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK) | |
5659 | >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1; | |
8bcc2795 | 5660 | pipe_config->dpll_hw_state.dpll_md = tmp; |
6c49f241 DV |
5661 | } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { |
5662 | tmp = I915_READ(DPLL(crtc->pipe)); | |
5663 | pipe_config->pixel_multiplier = | |
5664 | ((tmp & SDVO_MULTIPLIER_MASK) | |
5665 | >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1; | |
5666 | } else { | |
5667 | /* Note that on i915G/GM the pixel multiplier is in the sdvo | |
5668 | * port and will be fixed up in the encoder->get_config | |
5669 | * function. */ | |
5670 | pipe_config->pixel_multiplier = 1; | |
5671 | } | |
8bcc2795 DV |
5672 | pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe)); |
5673 | if (!IS_VALLEYVIEW(dev)) { | |
5674 | pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe)); | |
5675 | pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe)); | |
165e901c VS |
5676 | } else { |
5677 | /* Mask out read-only status bits. */ | |
5678 | pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV | | |
5679 | DPLL_PORTC_READY_MASK | | |
5680 | DPLL_PORTB_READY_MASK); | |
8bcc2795 | 5681 | } |
6c49f241 | 5682 | |
acbec814 JB |
5683 | if (IS_VALLEYVIEW(dev)) |
5684 | vlv_crtc_clock_get(crtc, pipe_config); | |
5685 | else | |
5686 | i9xx_crtc_clock_get(crtc, pipe_config); | |
18442d08 | 5687 | |
0e8ffe1b DV |
5688 | return true; |
5689 | } | |
5690 | ||
dde86e2d | 5691 | static void ironlake_init_pch_refclk(struct drm_device *dev) |
13d83a67 JB |
5692 | { |
5693 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5694 | struct drm_mode_config *mode_config = &dev->mode_config; | |
13d83a67 | 5695 | struct intel_encoder *encoder; |
74cfd7ac | 5696 | u32 val, final; |
13d83a67 | 5697 | bool has_lvds = false; |
199e5d79 | 5698 | bool has_cpu_edp = false; |
199e5d79 | 5699 | bool has_panel = false; |
99eb6a01 KP |
5700 | bool has_ck505 = false; |
5701 | bool can_ssc = false; | |
13d83a67 JB |
5702 | |
5703 | /* We need to take the global config into account */ | |
199e5d79 KP |
5704 | list_for_each_entry(encoder, &mode_config->encoder_list, |
5705 | base.head) { | |
5706 | switch (encoder->type) { | |
5707 | case INTEL_OUTPUT_LVDS: | |
5708 | has_panel = true; | |
5709 | has_lvds = true; | |
5710 | break; | |
5711 | case INTEL_OUTPUT_EDP: | |
5712 | has_panel = true; | |
2de6905f | 5713 | if (enc_to_dig_port(&encoder->base)->port == PORT_A) |
199e5d79 KP |
5714 | has_cpu_edp = true; |
5715 | break; | |
13d83a67 JB |
5716 | } |
5717 | } | |
5718 | ||
99eb6a01 | 5719 | if (HAS_PCH_IBX(dev)) { |
41aa3448 | 5720 | has_ck505 = dev_priv->vbt.display_clock_mode; |
99eb6a01 KP |
5721 | can_ssc = has_ck505; |
5722 | } else { | |
5723 | has_ck505 = false; | |
5724 | can_ssc = true; | |
5725 | } | |
5726 | ||
2de6905f ID |
5727 | DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n", |
5728 | has_panel, has_lvds, has_ck505); | |
13d83a67 JB |
5729 | |
5730 | /* Ironlake: try to setup display ref clock before DPLL | |
5731 | * enabling. This is only under driver's control after | |
5732 | * PCH B stepping, previous chipset stepping should be | |
5733 | * ignoring this setting. | |
5734 | */ | |
74cfd7ac CW |
5735 | val = I915_READ(PCH_DREF_CONTROL); |
5736 | ||
5737 | /* As we must carefully and slowly disable/enable each source in turn, | |
5738 | * compute the final state we want first and check if we need to | |
5739 | * make any changes at all. | |
5740 | */ | |
5741 | final = val; | |
5742 | final &= ~DREF_NONSPREAD_SOURCE_MASK; | |
5743 | if (has_ck505) | |
5744 | final |= DREF_NONSPREAD_CK505_ENABLE; | |
5745 | else | |
5746 | final |= DREF_NONSPREAD_SOURCE_ENABLE; | |
5747 | ||
5748 | final &= ~DREF_SSC_SOURCE_MASK; | |
5749 | final &= ~DREF_CPU_SOURCE_OUTPUT_MASK; | |
5750 | final &= ~DREF_SSC1_ENABLE; | |
5751 | ||
5752 | if (has_panel) { | |
5753 | final |= DREF_SSC_SOURCE_ENABLE; | |
5754 | ||
5755 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
5756 | final |= DREF_SSC1_ENABLE; | |
5757 | ||
5758 | if (has_cpu_edp) { | |
5759 | if (intel_panel_use_ssc(dev_priv) && can_ssc) | |
5760 | final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; | |
5761 | else | |
5762 | final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; | |
5763 | } else | |
5764 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
5765 | } else { | |
5766 | final |= DREF_SSC_SOURCE_DISABLE; | |
5767 | final |= DREF_CPU_SOURCE_OUTPUT_DISABLE; | |
5768 | } | |
5769 | ||
5770 | if (final == val) | |
5771 | return; | |
5772 | ||
13d83a67 | 5773 | /* Always enable nonspread source */ |
74cfd7ac | 5774 | val &= ~DREF_NONSPREAD_SOURCE_MASK; |
13d83a67 | 5775 | |
99eb6a01 | 5776 | if (has_ck505) |
74cfd7ac | 5777 | val |= DREF_NONSPREAD_CK505_ENABLE; |
99eb6a01 | 5778 | else |
74cfd7ac | 5779 | val |= DREF_NONSPREAD_SOURCE_ENABLE; |
13d83a67 | 5780 | |
199e5d79 | 5781 | if (has_panel) { |
74cfd7ac CW |
5782 | val &= ~DREF_SSC_SOURCE_MASK; |
5783 | val |= DREF_SSC_SOURCE_ENABLE; | |
13d83a67 | 5784 | |
199e5d79 | 5785 | /* SSC must be turned on before enabling the CPU output */ |
99eb6a01 | 5786 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 5787 | DRM_DEBUG_KMS("Using SSC on panel\n"); |
74cfd7ac | 5788 | val |= DREF_SSC1_ENABLE; |
e77166b5 | 5789 | } else |
74cfd7ac | 5790 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 KP |
5791 | |
5792 | /* Get SSC going before enabling the outputs */ | |
74cfd7ac | 5793 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
5794 | POSTING_READ(PCH_DREF_CONTROL); |
5795 | udelay(200); | |
5796 | ||
74cfd7ac | 5797 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
13d83a67 JB |
5798 | |
5799 | /* Enable CPU source on CPU attached eDP */ | |
199e5d79 | 5800 | if (has_cpu_edp) { |
99eb6a01 | 5801 | if (intel_panel_use_ssc(dev_priv) && can_ssc) { |
199e5d79 | 5802 | DRM_DEBUG_KMS("Using SSC on eDP\n"); |
74cfd7ac | 5803 | val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD; |
199e5d79 | 5804 | } |
13d83a67 | 5805 | else |
74cfd7ac | 5806 | val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD; |
199e5d79 | 5807 | } else |
74cfd7ac | 5808 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 5809 | |
74cfd7ac | 5810 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
5811 | POSTING_READ(PCH_DREF_CONTROL); |
5812 | udelay(200); | |
5813 | } else { | |
5814 | DRM_DEBUG_KMS("Disabling SSC entirely\n"); | |
5815 | ||
74cfd7ac | 5816 | val &= ~DREF_CPU_SOURCE_OUTPUT_MASK; |
199e5d79 KP |
5817 | |
5818 | /* Turn off CPU output */ | |
74cfd7ac | 5819 | val |= DREF_CPU_SOURCE_OUTPUT_DISABLE; |
199e5d79 | 5820 | |
74cfd7ac | 5821 | I915_WRITE(PCH_DREF_CONTROL, val); |
199e5d79 KP |
5822 | POSTING_READ(PCH_DREF_CONTROL); |
5823 | udelay(200); | |
5824 | ||
5825 | /* Turn off the SSC source */ | |
74cfd7ac CW |
5826 | val &= ~DREF_SSC_SOURCE_MASK; |
5827 | val |= DREF_SSC_SOURCE_DISABLE; | |
199e5d79 KP |
5828 | |
5829 | /* Turn off SSC1 */ | |
74cfd7ac | 5830 | val &= ~DREF_SSC1_ENABLE; |
199e5d79 | 5831 | |
74cfd7ac | 5832 | I915_WRITE(PCH_DREF_CONTROL, val); |
13d83a67 JB |
5833 | POSTING_READ(PCH_DREF_CONTROL); |
5834 | udelay(200); | |
5835 | } | |
74cfd7ac CW |
5836 | |
5837 | BUG_ON(val != final); | |
13d83a67 JB |
5838 | } |
5839 | ||
f31f2d55 | 5840 | static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv) |
dde86e2d | 5841 | { |
f31f2d55 | 5842 | uint32_t tmp; |
dde86e2d | 5843 | |
0ff066a9 PZ |
5844 | tmp = I915_READ(SOUTH_CHICKEN2); |
5845 | tmp |= FDI_MPHY_IOSFSB_RESET_CTL; | |
5846 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 5847 | |
0ff066a9 PZ |
5848 | if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) & |
5849 | FDI_MPHY_IOSFSB_RESET_STATUS, 100)) | |
5850 | DRM_ERROR("FDI mPHY reset assert timeout\n"); | |
dde86e2d | 5851 | |
0ff066a9 PZ |
5852 | tmp = I915_READ(SOUTH_CHICKEN2); |
5853 | tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL; | |
5854 | I915_WRITE(SOUTH_CHICKEN2, tmp); | |
dde86e2d | 5855 | |
0ff066a9 PZ |
5856 | if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) & |
5857 | FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100)) | |
5858 | DRM_ERROR("FDI mPHY reset de-assert timeout\n"); | |
f31f2d55 PZ |
5859 | } |
5860 | ||
5861 | /* WaMPhyProgramming:hsw */ | |
5862 | static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv) | |
5863 | { | |
5864 | uint32_t tmp; | |
dde86e2d PZ |
5865 | |
5866 | tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY); | |
5867 | tmp &= ~(0xFF << 24); | |
5868 | tmp |= (0x12 << 24); | |
5869 | intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY); | |
5870 | ||
dde86e2d PZ |
5871 | tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY); |
5872 | tmp |= (1 << 11); | |
5873 | intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY); | |
5874 | ||
5875 | tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY); | |
5876 | tmp |= (1 << 11); | |
5877 | intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY); | |
5878 | ||
dde86e2d PZ |
5879 | tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY); |
5880 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
5881 | intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY); | |
5882 | ||
5883 | tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY); | |
5884 | tmp |= (1 << 24) | (1 << 21) | (1 << 18); | |
5885 | intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY); | |
5886 | ||
0ff066a9 PZ |
5887 | tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY); |
5888 | tmp &= ~(7 << 13); | |
5889 | tmp |= (5 << 13); | |
5890 | intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY); | |
dde86e2d | 5891 | |
0ff066a9 PZ |
5892 | tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY); |
5893 | tmp &= ~(7 << 13); | |
5894 | tmp |= (5 << 13); | |
5895 | intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY); | |
dde86e2d PZ |
5896 | |
5897 | tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY); | |
5898 | tmp &= ~0xFF; | |
5899 | tmp |= 0x1C; | |
5900 | intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY); | |
5901 | ||
5902 | tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY); | |
5903 | tmp &= ~0xFF; | |
5904 | tmp |= 0x1C; | |
5905 | intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY); | |
5906 | ||
5907 | tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY); | |
5908 | tmp &= ~(0xFF << 16); | |
5909 | tmp |= (0x1C << 16); | |
5910 | intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY); | |
5911 | ||
5912 | tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY); | |
5913 | tmp &= ~(0xFF << 16); | |
5914 | tmp |= (0x1C << 16); | |
5915 | intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY); | |
5916 | ||
0ff066a9 PZ |
5917 | tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY); |
5918 | tmp |= (1 << 27); | |
5919 | intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY); | |
dde86e2d | 5920 | |
0ff066a9 PZ |
5921 | tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY); |
5922 | tmp |= (1 << 27); | |
5923 | intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY); | |
dde86e2d | 5924 | |
0ff066a9 PZ |
5925 | tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY); |
5926 | tmp &= ~(0xF << 28); | |
5927 | tmp |= (4 << 28); | |
5928 | intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY); | |
dde86e2d | 5929 | |
0ff066a9 PZ |
5930 | tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY); |
5931 | tmp &= ~(0xF << 28); | |
5932 | tmp |= (4 << 28); | |
5933 | intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY); | |
f31f2d55 PZ |
5934 | } |
5935 | ||
2fa86a1f PZ |
5936 | /* Implements 3 different sequences from BSpec chapter "Display iCLK |
5937 | * Programming" based on the parameters passed: | |
5938 | * - Sequence to enable CLKOUT_DP | |
5939 | * - Sequence to enable CLKOUT_DP without spread | |
5940 | * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O | |
5941 | */ | |
5942 | static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread, | |
5943 | bool with_fdi) | |
f31f2d55 PZ |
5944 | { |
5945 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa86a1f PZ |
5946 | uint32_t reg, tmp; |
5947 | ||
5948 | if (WARN(with_fdi && !with_spread, "FDI requires downspread\n")) | |
5949 | with_spread = true; | |
5950 | if (WARN(dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE && | |
5951 | with_fdi, "LP PCH doesn't have FDI\n")) | |
5952 | with_fdi = false; | |
f31f2d55 PZ |
5953 | |
5954 | mutex_lock(&dev_priv->dpio_lock); | |
5955 | ||
5956 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
5957 | tmp &= ~SBI_SSCCTL_DISABLE; | |
5958 | tmp |= SBI_SSCCTL_PATHALT; | |
5959 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
5960 | ||
5961 | udelay(24); | |
5962 | ||
2fa86a1f PZ |
5963 | if (with_spread) { |
5964 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
5965 | tmp &= ~SBI_SSCCTL_PATHALT; | |
5966 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
f31f2d55 | 5967 | |
2fa86a1f PZ |
5968 | if (with_fdi) { |
5969 | lpt_reset_fdi_mphy(dev_priv); | |
5970 | lpt_program_fdi_mphy(dev_priv); | |
5971 | } | |
5972 | } | |
dde86e2d | 5973 | |
2fa86a1f PZ |
5974 | reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ? |
5975 | SBI_GEN0 : SBI_DBUFF0; | |
5976 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); | |
5977 | tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
5978 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
c00db246 DV |
5979 | |
5980 | mutex_unlock(&dev_priv->dpio_lock); | |
dde86e2d PZ |
5981 | } |
5982 | ||
47701c3b PZ |
5983 | /* Sequence to disable CLKOUT_DP */ |
5984 | static void lpt_disable_clkout_dp(struct drm_device *dev) | |
5985 | { | |
5986 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5987 | uint32_t reg, tmp; | |
5988 | ||
5989 | mutex_lock(&dev_priv->dpio_lock); | |
5990 | ||
5991 | reg = (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) ? | |
5992 | SBI_GEN0 : SBI_DBUFF0; | |
5993 | tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK); | |
5994 | tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE; | |
5995 | intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK); | |
5996 | ||
5997 | tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK); | |
5998 | if (!(tmp & SBI_SSCCTL_DISABLE)) { | |
5999 | if (!(tmp & SBI_SSCCTL_PATHALT)) { | |
6000 | tmp |= SBI_SSCCTL_PATHALT; | |
6001 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
6002 | udelay(32); | |
6003 | } | |
6004 | tmp |= SBI_SSCCTL_DISABLE; | |
6005 | intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK); | |
6006 | } | |
6007 | ||
6008 | mutex_unlock(&dev_priv->dpio_lock); | |
6009 | } | |
6010 | ||
bf8fa3d3 PZ |
6011 | static void lpt_init_pch_refclk(struct drm_device *dev) |
6012 | { | |
6013 | struct drm_mode_config *mode_config = &dev->mode_config; | |
6014 | struct intel_encoder *encoder; | |
6015 | bool has_vga = false; | |
6016 | ||
6017 | list_for_each_entry(encoder, &mode_config->encoder_list, base.head) { | |
6018 | switch (encoder->type) { | |
6019 | case INTEL_OUTPUT_ANALOG: | |
6020 | has_vga = true; | |
6021 | break; | |
6022 | } | |
6023 | } | |
6024 | ||
47701c3b PZ |
6025 | if (has_vga) |
6026 | lpt_enable_clkout_dp(dev, true, true); | |
6027 | else | |
6028 | lpt_disable_clkout_dp(dev); | |
bf8fa3d3 PZ |
6029 | } |
6030 | ||
dde86e2d PZ |
6031 | /* |
6032 | * Initialize reference clocks when the driver loads | |
6033 | */ | |
6034 | void intel_init_pch_refclk(struct drm_device *dev) | |
6035 | { | |
6036 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
6037 | ironlake_init_pch_refclk(dev); | |
6038 | else if (HAS_PCH_LPT(dev)) | |
6039 | lpt_init_pch_refclk(dev); | |
6040 | } | |
6041 | ||
d9d444cb JB |
6042 | static int ironlake_get_refclk(struct drm_crtc *crtc) |
6043 | { | |
6044 | struct drm_device *dev = crtc->dev; | |
6045 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6046 | struct intel_encoder *encoder; | |
d9d444cb JB |
6047 | int num_connectors = 0; |
6048 | bool is_lvds = false; | |
6049 | ||
6c2b7c12 | 6050 | for_each_encoder_on_crtc(dev, crtc, encoder) { |
d9d444cb JB |
6051 | switch (encoder->type) { |
6052 | case INTEL_OUTPUT_LVDS: | |
6053 | is_lvds = true; | |
6054 | break; | |
d9d444cb JB |
6055 | } |
6056 | num_connectors++; | |
6057 | } | |
6058 | ||
6059 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) { | |
e91e941b | 6060 | DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", |
41aa3448 | 6061 | dev_priv->vbt.lvds_ssc_freq); |
e91e941b | 6062 | return dev_priv->vbt.lvds_ssc_freq; |
d9d444cb JB |
6063 | } |
6064 | ||
6065 | return 120000; | |
6066 | } | |
6067 | ||
6ff93609 | 6068 | static void ironlake_set_pipeconf(struct drm_crtc *crtc) |
79e53945 | 6069 | { |
c8203565 | 6070 | struct drm_i915_private *dev_priv = crtc->dev->dev_private; |
79e53945 JB |
6071 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
6072 | int pipe = intel_crtc->pipe; | |
c8203565 PZ |
6073 | uint32_t val; |
6074 | ||
78114071 | 6075 | val = 0; |
c8203565 | 6076 | |
965e0c48 | 6077 | switch (intel_crtc->config.pipe_bpp) { |
c8203565 | 6078 | case 18: |
dfd07d72 | 6079 | val |= PIPECONF_6BPC; |
c8203565 PZ |
6080 | break; |
6081 | case 24: | |
dfd07d72 | 6082 | val |= PIPECONF_8BPC; |
c8203565 PZ |
6083 | break; |
6084 | case 30: | |
dfd07d72 | 6085 | val |= PIPECONF_10BPC; |
c8203565 PZ |
6086 | break; |
6087 | case 36: | |
dfd07d72 | 6088 | val |= PIPECONF_12BPC; |
c8203565 PZ |
6089 | break; |
6090 | default: | |
cc769b62 PZ |
6091 | /* Case prevented by intel_choose_pipe_bpp_dither. */ |
6092 | BUG(); | |
c8203565 PZ |
6093 | } |
6094 | ||
d8b32247 | 6095 | if (intel_crtc->config.dither) |
c8203565 PZ |
6096 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
6097 | ||
6ff93609 | 6098 | if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
c8203565 PZ |
6099 | val |= PIPECONF_INTERLACED_ILK; |
6100 | else | |
6101 | val |= PIPECONF_PROGRESSIVE; | |
6102 | ||
50f3b016 | 6103 | if (intel_crtc->config.limited_color_range) |
3685a8f3 | 6104 | val |= PIPECONF_COLOR_RANGE_SELECT; |
3685a8f3 | 6105 | |
c8203565 PZ |
6106 | I915_WRITE(PIPECONF(pipe), val); |
6107 | POSTING_READ(PIPECONF(pipe)); | |
6108 | } | |
6109 | ||
86d3efce VS |
6110 | /* |
6111 | * Set up the pipe CSC unit. | |
6112 | * | |
6113 | * Currently only full range RGB to limited range RGB conversion | |
6114 | * is supported, but eventually this should handle various | |
6115 | * RGB<->YCbCr scenarios as well. | |
6116 | */ | |
50f3b016 | 6117 | static void intel_set_pipe_csc(struct drm_crtc *crtc) |
86d3efce VS |
6118 | { |
6119 | struct drm_device *dev = crtc->dev; | |
6120 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6121 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6122 | int pipe = intel_crtc->pipe; | |
6123 | uint16_t coeff = 0x7800; /* 1.0 */ | |
6124 | ||
6125 | /* | |
6126 | * TODO: Check what kind of values actually come out of the pipe | |
6127 | * with these coeff/postoff values and adjust to get the best | |
6128 | * accuracy. Perhaps we even need to take the bpc value into | |
6129 | * consideration. | |
6130 | */ | |
6131 | ||
50f3b016 | 6132 | if (intel_crtc->config.limited_color_range) |
86d3efce VS |
6133 | coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */ |
6134 | ||
6135 | /* | |
6136 | * GY/GU and RY/RU should be the other way around according | |
6137 | * to BSpec, but reality doesn't agree. Just set them up in | |
6138 | * a way that results in the correct picture. | |
6139 | */ | |
6140 | I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16); | |
6141 | I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0); | |
6142 | ||
6143 | I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff); | |
6144 | I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0); | |
6145 | ||
6146 | I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0); | |
6147 | I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16); | |
6148 | ||
6149 | I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0); | |
6150 | I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0); | |
6151 | I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0); | |
6152 | ||
6153 | if (INTEL_INFO(dev)->gen > 6) { | |
6154 | uint16_t postoff = 0; | |
6155 | ||
50f3b016 | 6156 | if (intel_crtc->config.limited_color_range) |
32cf0cb0 | 6157 | postoff = (16 * (1 << 12) / 255) & 0x1fff; |
86d3efce VS |
6158 | |
6159 | I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff); | |
6160 | I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff); | |
6161 | I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff); | |
6162 | ||
6163 | I915_WRITE(PIPE_CSC_MODE(pipe), 0); | |
6164 | } else { | |
6165 | uint32_t mode = CSC_MODE_YUV_TO_RGB; | |
6166 | ||
50f3b016 | 6167 | if (intel_crtc->config.limited_color_range) |
86d3efce VS |
6168 | mode |= CSC_BLACK_SCREEN_OFFSET; |
6169 | ||
6170 | I915_WRITE(PIPE_CSC_MODE(pipe), mode); | |
6171 | } | |
6172 | } | |
6173 | ||
6ff93609 | 6174 | static void haswell_set_pipeconf(struct drm_crtc *crtc) |
ee2b0b38 | 6175 | { |
756f85cf PZ |
6176 | struct drm_device *dev = crtc->dev; |
6177 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ee2b0b38 | 6178 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
756f85cf | 6179 | enum pipe pipe = intel_crtc->pipe; |
3b117c8f | 6180 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
ee2b0b38 PZ |
6181 | uint32_t val; |
6182 | ||
3eff4faa | 6183 | val = 0; |
ee2b0b38 | 6184 | |
756f85cf | 6185 | if (IS_HASWELL(dev) && intel_crtc->config.dither) |
ee2b0b38 PZ |
6186 | val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP); |
6187 | ||
6ff93609 | 6188 | if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) |
ee2b0b38 PZ |
6189 | val |= PIPECONF_INTERLACED_ILK; |
6190 | else | |
6191 | val |= PIPECONF_PROGRESSIVE; | |
6192 | ||
702e7a56 PZ |
6193 | I915_WRITE(PIPECONF(cpu_transcoder), val); |
6194 | POSTING_READ(PIPECONF(cpu_transcoder)); | |
3eff4faa DV |
6195 | |
6196 | I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT); | |
6197 | POSTING_READ(GAMMA_MODE(intel_crtc->pipe)); | |
756f85cf PZ |
6198 | |
6199 | if (IS_BROADWELL(dev)) { | |
6200 | val = 0; | |
6201 | ||
6202 | switch (intel_crtc->config.pipe_bpp) { | |
6203 | case 18: | |
6204 | val |= PIPEMISC_DITHER_6_BPC; | |
6205 | break; | |
6206 | case 24: | |
6207 | val |= PIPEMISC_DITHER_8_BPC; | |
6208 | break; | |
6209 | case 30: | |
6210 | val |= PIPEMISC_DITHER_10_BPC; | |
6211 | break; | |
6212 | case 36: | |
6213 | val |= PIPEMISC_DITHER_12_BPC; | |
6214 | break; | |
6215 | default: | |
6216 | /* Case prevented by pipe_config_set_bpp. */ | |
6217 | BUG(); | |
6218 | } | |
6219 | ||
6220 | if (intel_crtc->config.dither) | |
6221 | val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP; | |
6222 | ||
6223 | I915_WRITE(PIPEMISC(pipe), val); | |
6224 | } | |
ee2b0b38 PZ |
6225 | } |
6226 | ||
6591c6e4 | 6227 | static bool ironlake_compute_clocks(struct drm_crtc *crtc, |
6591c6e4 PZ |
6228 | intel_clock_t *clock, |
6229 | bool *has_reduced_clock, | |
6230 | intel_clock_t *reduced_clock) | |
6231 | { | |
6232 | struct drm_device *dev = crtc->dev; | |
6233 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6234 | struct intel_encoder *intel_encoder; | |
6235 | int refclk; | |
d4906093 | 6236 | const intel_limit_t *limit; |
a16af721 | 6237 | bool ret, is_lvds = false; |
79e53945 | 6238 | |
6591c6e4 PZ |
6239 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) { |
6240 | switch (intel_encoder->type) { | |
79e53945 JB |
6241 | case INTEL_OUTPUT_LVDS: |
6242 | is_lvds = true; | |
6243 | break; | |
79e53945 JB |
6244 | } |
6245 | } | |
6246 | ||
d9d444cb | 6247 | refclk = ironlake_get_refclk(crtc); |
79e53945 | 6248 | |
d4906093 ML |
6249 | /* |
6250 | * Returns a set of divisors for the desired target clock with the given | |
6251 | * refclk, or FALSE. The returned values represent the clock equation: | |
6252 | * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2. | |
6253 | */ | |
1b894b59 | 6254 | limit = intel_limit(crtc, refclk); |
ff9a6750 DV |
6255 | ret = dev_priv->display.find_dpll(limit, crtc, |
6256 | to_intel_crtc(crtc)->config.port_clock, | |
ee9300bb | 6257 | refclk, NULL, clock); |
6591c6e4 PZ |
6258 | if (!ret) |
6259 | return false; | |
cda4b7d3 | 6260 | |
ddc9003c | 6261 | if (is_lvds && dev_priv->lvds_downclock_avail) { |
cec2f356 SP |
6262 | /* |
6263 | * Ensure we match the reduced clock's P to the target clock. | |
6264 | * If the clocks don't match, we can't switch the display clock | |
6265 | * by using the FP0/FP1. In such case we will disable the LVDS | |
6266 | * downclock feature. | |
6267 | */ | |
ee9300bb DV |
6268 | *has_reduced_clock = |
6269 | dev_priv->display.find_dpll(limit, crtc, | |
6270 | dev_priv->lvds_downclock, | |
6271 | refclk, clock, | |
6272 | reduced_clock); | |
652c393a | 6273 | } |
61e9653f | 6274 | |
6591c6e4 PZ |
6275 | return true; |
6276 | } | |
6277 | ||
d4b1931c PZ |
6278 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp) |
6279 | { | |
6280 | /* | |
6281 | * Account for spread spectrum to avoid | |
6282 | * oversubscribing the link. Max center spread | |
6283 | * is 2.5%; use 5% for safety's sake. | |
6284 | */ | |
6285 | u32 bps = target_clock * bpp * 21 / 20; | |
619d4d04 | 6286 | return DIV_ROUND_UP(bps, link_bw * 8); |
d4b1931c PZ |
6287 | } |
6288 | ||
7429e9d4 | 6289 | static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor) |
6cf86a5e | 6290 | { |
7429e9d4 | 6291 | return i9xx_dpll_compute_m(dpll) < factor * dpll->n; |
f48d8f23 PZ |
6292 | } |
6293 | ||
de13a2e3 | 6294 | static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc, |
7429e9d4 | 6295 | u32 *fp, |
9a7c7890 | 6296 | intel_clock_t *reduced_clock, u32 *fp2) |
79e53945 | 6297 | { |
de13a2e3 | 6298 | struct drm_crtc *crtc = &intel_crtc->base; |
79e53945 JB |
6299 | struct drm_device *dev = crtc->dev; |
6300 | struct drm_i915_private *dev_priv = dev->dev_private; | |
de13a2e3 PZ |
6301 | struct intel_encoder *intel_encoder; |
6302 | uint32_t dpll; | |
6cc5f341 | 6303 | int factor, num_connectors = 0; |
09ede541 | 6304 | bool is_lvds = false, is_sdvo = false; |
79e53945 | 6305 | |
de13a2e3 PZ |
6306 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) { |
6307 | switch (intel_encoder->type) { | |
79e53945 JB |
6308 | case INTEL_OUTPUT_LVDS: |
6309 | is_lvds = true; | |
6310 | break; | |
6311 | case INTEL_OUTPUT_SDVO: | |
7d57382e | 6312 | case INTEL_OUTPUT_HDMI: |
79e53945 | 6313 | is_sdvo = true; |
79e53945 | 6314 | break; |
79e53945 | 6315 | } |
43565a06 | 6316 | |
c751ce4f | 6317 | num_connectors++; |
79e53945 | 6318 | } |
79e53945 | 6319 | |
c1858123 | 6320 | /* Enable autotuning of the PLL clock (if permissible) */ |
8febb297 EA |
6321 | factor = 21; |
6322 | if (is_lvds) { | |
6323 | if ((intel_panel_use_ssc(dev_priv) && | |
e91e941b | 6324 | dev_priv->vbt.lvds_ssc_freq == 100000) || |
f0b44056 | 6325 | (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev))) |
8febb297 | 6326 | factor = 25; |
09ede541 | 6327 | } else if (intel_crtc->config.sdvo_tv_clock) |
8febb297 | 6328 | factor = 20; |
c1858123 | 6329 | |
7429e9d4 | 6330 | if (ironlake_needs_fb_cb_tune(&intel_crtc->config.dpll, factor)) |
7d0ac5b7 | 6331 | *fp |= FP_CB_TUNE; |
2c07245f | 6332 | |
9a7c7890 DV |
6333 | if (fp2 && (reduced_clock->m < factor * reduced_clock->n)) |
6334 | *fp2 |= FP_CB_TUNE; | |
6335 | ||
5eddb70b | 6336 | dpll = 0; |
2c07245f | 6337 | |
a07d6787 EA |
6338 | if (is_lvds) |
6339 | dpll |= DPLLB_MODE_LVDS; | |
6340 | else | |
6341 | dpll |= DPLLB_MODE_DAC_SERIAL; | |
198a037f | 6342 | |
ef1b460d DV |
6343 | dpll |= (intel_crtc->config.pixel_multiplier - 1) |
6344 | << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT; | |
198a037f DV |
6345 | |
6346 | if (is_sdvo) | |
4a33e48d | 6347 | dpll |= DPLL_SDVO_HIGH_SPEED; |
9566e9af | 6348 | if (intel_crtc->config.has_dp_encoder) |
4a33e48d | 6349 | dpll |= DPLL_SDVO_HIGH_SPEED; |
79e53945 | 6350 | |
a07d6787 | 6351 | /* compute bitmask from p1 value */ |
7429e9d4 | 6352 | dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; |
a07d6787 | 6353 | /* also FPA1 */ |
7429e9d4 | 6354 | dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT; |
a07d6787 | 6355 | |
7429e9d4 | 6356 | switch (intel_crtc->config.dpll.p2) { |
a07d6787 EA |
6357 | case 5: |
6358 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5; | |
6359 | break; | |
6360 | case 7: | |
6361 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7; | |
6362 | break; | |
6363 | case 10: | |
6364 | dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10; | |
6365 | break; | |
6366 | case 14: | |
6367 | dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14; | |
6368 | break; | |
79e53945 JB |
6369 | } |
6370 | ||
b4c09f3b | 6371 | if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) |
43565a06 | 6372 | dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN; |
79e53945 JB |
6373 | else |
6374 | dpll |= PLL_REF_INPUT_DREFCLK; | |
6375 | ||
959e16d6 | 6376 | return dpll | DPLL_VCO_ENABLE; |
de13a2e3 PZ |
6377 | } |
6378 | ||
6379 | static int ironlake_crtc_mode_set(struct drm_crtc *crtc, | |
de13a2e3 PZ |
6380 | int x, int y, |
6381 | struct drm_framebuffer *fb) | |
6382 | { | |
6383 | struct drm_device *dev = crtc->dev; | |
6384 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6385 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6386 | int pipe = intel_crtc->pipe; | |
6387 | int plane = intel_crtc->plane; | |
6388 | int num_connectors = 0; | |
6389 | intel_clock_t clock, reduced_clock; | |
cbbab5bd | 6390 | u32 dpll = 0, fp = 0, fp2 = 0; |
e2f12b07 | 6391 | bool ok, has_reduced_clock = false; |
8b47047b | 6392 | bool is_lvds = false; |
de13a2e3 | 6393 | struct intel_encoder *encoder; |
e2b78267 | 6394 | struct intel_shared_dpll *pll; |
de13a2e3 | 6395 | int ret; |
de13a2e3 PZ |
6396 | |
6397 | for_each_encoder_on_crtc(dev, crtc, encoder) { | |
6398 | switch (encoder->type) { | |
6399 | case INTEL_OUTPUT_LVDS: | |
6400 | is_lvds = true; | |
6401 | break; | |
de13a2e3 PZ |
6402 | } |
6403 | ||
6404 | num_connectors++; | |
a07d6787 | 6405 | } |
79e53945 | 6406 | |
5dc5298b PZ |
6407 | WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)), |
6408 | "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev)); | |
a07d6787 | 6409 | |
ff9a6750 | 6410 | ok = ironlake_compute_clocks(crtc, &clock, |
de13a2e3 | 6411 | &has_reduced_clock, &reduced_clock); |
ee9300bb | 6412 | if (!ok && !intel_crtc->config.clock_set) { |
de13a2e3 PZ |
6413 | DRM_ERROR("Couldn't find PLL settings for mode!\n"); |
6414 | return -EINVAL; | |
79e53945 | 6415 | } |
f47709a9 DV |
6416 | /* Compat-code for transition, will disappear. */ |
6417 | if (!intel_crtc->config.clock_set) { | |
6418 | intel_crtc->config.dpll.n = clock.n; | |
6419 | intel_crtc->config.dpll.m1 = clock.m1; | |
6420 | intel_crtc->config.dpll.m2 = clock.m2; | |
6421 | intel_crtc->config.dpll.p1 = clock.p1; | |
6422 | intel_crtc->config.dpll.p2 = clock.p2; | |
6423 | } | |
79e53945 | 6424 | |
5dc5298b | 6425 | /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */ |
8b47047b | 6426 | if (intel_crtc->config.has_pch_encoder) { |
7429e9d4 | 6427 | fp = i9xx_dpll_compute_fp(&intel_crtc->config.dpll); |
cbbab5bd | 6428 | if (has_reduced_clock) |
7429e9d4 | 6429 | fp2 = i9xx_dpll_compute_fp(&reduced_clock); |
cbbab5bd | 6430 | |
7429e9d4 | 6431 | dpll = ironlake_compute_dpll(intel_crtc, |
cbbab5bd DV |
6432 | &fp, &reduced_clock, |
6433 | has_reduced_clock ? &fp2 : NULL); | |
6434 | ||
959e16d6 | 6435 | intel_crtc->config.dpll_hw_state.dpll = dpll; |
66e985c0 DV |
6436 | intel_crtc->config.dpll_hw_state.fp0 = fp; |
6437 | if (has_reduced_clock) | |
6438 | intel_crtc->config.dpll_hw_state.fp1 = fp2; | |
6439 | else | |
6440 | intel_crtc->config.dpll_hw_state.fp1 = fp; | |
6441 | ||
b89a1d39 | 6442 | pll = intel_get_shared_dpll(intel_crtc); |
ee7b9f93 | 6443 | if (pll == NULL) { |
84f44ce7 VS |
6444 | DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n", |
6445 | pipe_name(pipe)); | |
4b645f14 JB |
6446 | return -EINVAL; |
6447 | } | |
ee7b9f93 | 6448 | } else |
e72f9fbf | 6449 | intel_put_shared_dpll(intel_crtc); |
79e53945 | 6450 | |
03afc4a2 DV |
6451 | if (intel_crtc->config.has_dp_encoder) |
6452 | intel_dp_set_m_n(intel_crtc); | |
79e53945 | 6453 | |
d330a953 | 6454 | if (is_lvds && has_reduced_clock && i915.powersave) |
bcd644e0 DV |
6455 | intel_crtc->lowfreq_avail = true; |
6456 | else | |
6457 | intel_crtc->lowfreq_avail = false; | |
e2b78267 | 6458 | |
8a654f3b | 6459 | intel_set_pipe_timings(intel_crtc); |
5eddb70b | 6460 | |
ca3a0ff8 | 6461 | if (intel_crtc->config.has_pch_encoder) { |
ca3a0ff8 DV |
6462 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6463 | &intel_crtc->config.fdi_m_n); | |
6464 | } | |
2c07245f | 6465 | |
6ff93609 | 6466 | ironlake_set_pipeconf(crtc); |
79e53945 | 6467 | |
a1f9e77e PZ |
6468 | /* Set up the display plane register */ |
6469 | I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE); | |
b24e7179 | 6470 | POSTING_READ(DSPCNTR(plane)); |
79e53945 | 6471 | |
94352cf9 | 6472 | ret = intel_pipe_set_base(crtc, x, y, fb); |
7662c8bd | 6473 | |
1857e1da | 6474 | return ret; |
79e53945 JB |
6475 | } |
6476 | ||
eb14cb74 VS |
6477 | static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc, |
6478 | struct intel_link_m_n *m_n) | |
6479 | { | |
6480 | struct drm_device *dev = crtc->base.dev; | |
6481 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6482 | enum pipe pipe = crtc->pipe; | |
6483 | ||
6484 | m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe)); | |
6485 | m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe)); | |
6486 | m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
6487 | & ~TU_SIZE_MASK; | |
6488 | m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe)); | |
6489 | m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe)) | |
6490 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
6491 | } | |
6492 | ||
6493 | static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc, | |
6494 | enum transcoder transcoder, | |
6495 | struct intel_link_m_n *m_n) | |
72419203 DV |
6496 | { |
6497 | struct drm_device *dev = crtc->base.dev; | |
6498 | struct drm_i915_private *dev_priv = dev->dev_private; | |
eb14cb74 | 6499 | enum pipe pipe = crtc->pipe; |
72419203 | 6500 | |
eb14cb74 VS |
6501 | if (INTEL_INFO(dev)->gen >= 5) { |
6502 | m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder)); | |
6503 | m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder)); | |
6504 | m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder)) | |
6505 | & ~TU_SIZE_MASK; | |
6506 | m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder)); | |
6507 | m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder)) | |
6508 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
6509 | } else { | |
6510 | m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe)); | |
6511 | m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe)); | |
6512 | m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe)) | |
6513 | & ~TU_SIZE_MASK; | |
6514 | m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe)); | |
6515 | m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe)) | |
6516 | & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1; | |
6517 | } | |
6518 | } | |
6519 | ||
6520 | void intel_dp_get_m_n(struct intel_crtc *crtc, | |
6521 | struct intel_crtc_config *pipe_config) | |
6522 | { | |
6523 | if (crtc->config.has_pch_encoder) | |
6524 | intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n); | |
6525 | else | |
6526 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
6527 | &pipe_config->dp_m_n); | |
6528 | } | |
72419203 | 6529 | |
eb14cb74 VS |
6530 | static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc, |
6531 | struct intel_crtc_config *pipe_config) | |
6532 | { | |
6533 | intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder, | |
6534 | &pipe_config->fdi_m_n); | |
72419203 DV |
6535 | } |
6536 | ||
2fa2fe9a DV |
6537 | static void ironlake_get_pfit_config(struct intel_crtc *crtc, |
6538 | struct intel_crtc_config *pipe_config) | |
6539 | { | |
6540 | struct drm_device *dev = crtc->base.dev; | |
6541 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6542 | uint32_t tmp; | |
6543 | ||
6544 | tmp = I915_READ(PF_CTL(crtc->pipe)); | |
6545 | ||
6546 | if (tmp & PF_ENABLE) { | |
fd4daa9c | 6547 | pipe_config->pch_pfit.enabled = true; |
2fa2fe9a DV |
6548 | pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe)); |
6549 | pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe)); | |
cb8b2a30 DV |
6550 | |
6551 | /* We currently do not free assignements of panel fitters on | |
6552 | * ivb/hsw (since we don't use the higher upscaling modes which | |
6553 | * differentiates them) so just WARN about this case for now. */ | |
6554 | if (IS_GEN7(dev)) { | |
6555 | WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) != | |
6556 | PF_PIPE_SEL_IVB(crtc->pipe)); | |
6557 | } | |
2fa2fe9a | 6558 | } |
79e53945 JB |
6559 | } |
6560 | ||
0e8ffe1b DV |
6561 | static bool ironlake_get_pipe_config(struct intel_crtc *crtc, |
6562 | struct intel_crtc_config *pipe_config) | |
6563 | { | |
6564 | struct drm_device *dev = crtc->base.dev; | |
6565 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6566 | uint32_t tmp; | |
6567 | ||
e143a21c | 6568 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 | 6569 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
eccb140b | 6570 | |
0e8ffe1b DV |
6571 | tmp = I915_READ(PIPECONF(crtc->pipe)); |
6572 | if (!(tmp & PIPECONF_ENABLE)) | |
6573 | return false; | |
6574 | ||
42571aef VS |
6575 | switch (tmp & PIPECONF_BPC_MASK) { |
6576 | case PIPECONF_6BPC: | |
6577 | pipe_config->pipe_bpp = 18; | |
6578 | break; | |
6579 | case PIPECONF_8BPC: | |
6580 | pipe_config->pipe_bpp = 24; | |
6581 | break; | |
6582 | case PIPECONF_10BPC: | |
6583 | pipe_config->pipe_bpp = 30; | |
6584 | break; | |
6585 | case PIPECONF_12BPC: | |
6586 | pipe_config->pipe_bpp = 36; | |
6587 | break; | |
6588 | default: | |
6589 | break; | |
6590 | } | |
6591 | ||
ab9412ba | 6592 | if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) { |
66e985c0 DV |
6593 | struct intel_shared_dpll *pll; |
6594 | ||
88adfff1 DV |
6595 | pipe_config->has_pch_encoder = true; |
6596 | ||
627eb5a3 DV |
6597 | tmp = I915_READ(FDI_RX_CTL(crtc->pipe)); |
6598 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
6599 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
72419203 DV |
6600 | |
6601 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
6c49f241 | 6602 | |
c0d43d62 | 6603 | if (HAS_PCH_IBX(dev_priv->dev)) { |
d94ab068 DV |
6604 | pipe_config->shared_dpll = |
6605 | (enum intel_dpll_id) crtc->pipe; | |
c0d43d62 DV |
6606 | } else { |
6607 | tmp = I915_READ(PCH_DPLL_SEL); | |
6608 | if (tmp & TRANS_DPLLB_SEL(crtc->pipe)) | |
6609 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B; | |
6610 | else | |
6611 | pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A; | |
6612 | } | |
66e985c0 DV |
6613 | |
6614 | pll = &dev_priv->shared_dplls[pipe_config->shared_dpll]; | |
6615 | ||
6616 | WARN_ON(!pll->get_hw_state(dev_priv, pll, | |
6617 | &pipe_config->dpll_hw_state)); | |
c93f54cf DV |
6618 | |
6619 | tmp = pipe_config->dpll_hw_state.dpll; | |
6620 | pipe_config->pixel_multiplier = | |
6621 | ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK) | |
6622 | >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1; | |
18442d08 VS |
6623 | |
6624 | ironlake_pch_clock_get(crtc, pipe_config); | |
6c49f241 DV |
6625 | } else { |
6626 | pipe_config->pixel_multiplier = 1; | |
627eb5a3 DV |
6627 | } |
6628 | ||
1bd1bd80 DV |
6629 | intel_get_pipe_timings(crtc, pipe_config); |
6630 | ||
2fa2fe9a DV |
6631 | ironlake_get_pfit_config(crtc, pipe_config); |
6632 | ||
0e8ffe1b DV |
6633 | return true; |
6634 | } | |
6635 | ||
be256dc7 PZ |
6636 | static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv) |
6637 | { | |
6638 | struct drm_device *dev = dev_priv->dev; | |
6639 | struct intel_ddi_plls *plls = &dev_priv->ddi_plls; | |
6640 | struct intel_crtc *crtc; | |
6641 | unsigned long irqflags; | |
bd633a7c | 6642 | uint32_t val; |
be256dc7 PZ |
6643 | |
6644 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) | |
798183c5 | 6645 | WARN(crtc->active, "CRTC for pipe %c enabled\n", |
be256dc7 PZ |
6646 | pipe_name(crtc->pipe)); |
6647 | ||
6648 | WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n"); | |
6649 | WARN(plls->spll_refcount, "SPLL enabled\n"); | |
6650 | WARN(plls->wrpll1_refcount, "WRPLL1 enabled\n"); | |
6651 | WARN(plls->wrpll2_refcount, "WRPLL2 enabled\n"); | |
6652 | WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n"); | |
6653 | WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE, | |
6654 | "CPU PWM1 enabled\n"); | |
6655 | WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE, | |
6656 | "CPU PWM2 enabled\n"); | |
6657 | WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE, | |
6658 | "PCH PWM1 enabled\n"); | |
6659 | WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE, | |
6660 | "Utility pin enabled\n"); | |
6661 | WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n"); | |
6662 | ||
6663 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
6664 | val = I915_READ(DEIMR); | |
6806e63f | 6665 | WARN((val | DE_PCH_EVENT_IVB) != 0xffffffff, |
be256dc7 PZ |
6666 | "Unexpected DEIMR bits enabled: 0x%x\n", val); |
6667 | val = I915_READ(SDEIMR); | |
bd633a7c | 6668 | WARN((val | SDE_HOTPLUG_MASK_CPT) != 0xffffffff, |
be256dc7 PZ |
6669 | "Unexpected SDEIMR bits enabled: 0x%x\n", val); |
6670 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
6671 | } | |
6672 | ||
6673 | /* | |
6674 | * This function implements pieces of two sequences from BSpec: | |
6675 | * - Sequence for display software to disable LCPLL | |
6676 | * - Sequence for display software to allow package C8+ | |
6677 | * The steps implemented here are just the steps that actually touch the LCPLL | |
6678 | * register. Callers should take care of disabling all the display engine | |
6679 | * functions, doing the mode unset, fixing interrupts, etc. | |
6680 | */ | |
6ff58d53 PZ |
6681 | static void hsw_disable_lcpll(struct drm_i915_private *dev_priv, |
6682 | bool switch_to_fclk, bool allow_power_down) | |
be256dc7 PZ |
6683 | { |
6684 | uint32_t val; | |
6685 | ||
6686 | assert_can_disable_lcpll(dev_priv); | |
6687 | ||
6688 | val = I915_READ(LCPLL_CTL); | |
6689 | ||
6690 | if (switch_to_fclk) { | |
6691 | val |= LCPLL_CD_SOURCE_FCLK; | |
6692 | I915_WRITE(LCPLL_CTL, val); | |
6693 | ||
6694 | if (wait_for_atomic_us(I915_READ(LCPLL_CTL) & | |
6695 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
6696 | DRM_ERROR("Switching to FCLK failed\n"); | |
6697 | ||
6698 | val = I915_READ(LCPLL_CTL); | |
6699 | } | |
6700 | ||
6701 | val |= LCPLL_PLL_DISABLE; | |
6702 | I915_WRITE(LCPLL_CTL, val); | |
6703 | POSTING_READ(LCPLL_CTL); | |
6704 | ||
6705 | if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1)) | |
6706 | DRM_ERROR("LCPLL still locked\n"); | |
6707 | ||
6708 | val = I915_READ(D_COMP); | |
6709 | val |= D_COMP_COMP_DISABLE; | |
515b2392 PZ |
6710 | mutex_lock(&dev_priv->rps.hw_lock); |
6711 | if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP, val)) | |
6712 | DRM_ERROR("Failed to disable D_COMP\n"); | |
6713 | mutex_unlock(&dev_priv->rps.hw_lock); | |
be256dc7 PZ |
6714 | POSTING_READ(D_COMP); |
6715 | ndelay(100); | |
6716 | ||
6717 | if (wait_for((I915_READ(D_COMP) & D_COMP_RCOMP_IN_PROGRESS) == 0, 1)) | |
6718 | DRM_ERROR("D_COMP RCOMP still in progress\n"); | |
6719 | ||
6720 | if (allow_power_down) { | |
6721 | val = I915_READ(LCPLL_CTL); | |
6722 | val |= LCPLL_POWER_DOWN_ALLOW; | |
6723 | I915_WRITE(LCPLL_CTL, val); | |
6724 | POSTING_READ(LCPLL_CTL); | |
6725 | } | |
6726 | } | |
6727 | ||
6728 | /* | |
6729 | * Fully restores LCPLL, disallowing power down and switching back to LCPLL | |
6730 | * source. | |
6731 | */ | |
6ff58d53 | 6732 | static void hsw_restore_lcpll(struct drm_i915_private *dev_priv) |
be256dc7 PZ |
6733 | { |
6734 | uint32_t val; | |
6735 | ||
6736 | val = I915_READ(LCPLL_CTL); | |
6737 | ||
6738 | if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK | | |
6739 | LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK) | |
6740 | return; | |
6741 | ||
215733fa PZ |
6742 | /* Make sure we're not on PC8 state before disabling PC8, otherwise |
6743 | * we'll hang the machine! */ | |
0d9d349d | 6744 | gen6_gt_force_wake_get(dev_priv, FORCEWAKE_ALL); |
215733fa | 6745 | |
be256dc7 PZ |
6746 | if (val & LCPLL_POWER_DOWN_ALLOW) { |
6747 | val &= ~LCPLL_POWER_DOWN_ALLOW; | |
6748 | I915_WRITE(LCPLL_CTL, val); | |
35d8f2eb | 6749 | POSTING_READ(LCPLL_CTL); |
be256dc7 PZ |
6750 | } |
6751 | ||
6752 | val = I915_READ(D_COMP); | |
6753 | val |= D_COMP_COMP_FORCE; | |
6754 | val &= ~D_COMP_COMP_DISABLE; | |
515b2392 PZ |
6755 | mutex_lock(&dev_priv->rps.hw_lock); |
6756 | if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP, val)) | |
6757 | DRM_ERROR("Failed to enable D_COMP\n"); | |
6758 | mutex_unlock(&dev_priv->rps.hw_lock); | |
35d8f2eb | 6759 | POSTING_READ(D_COMP); |
be256dc7 PZ |
6760 | |
6761 | val = I915_READ(LCPLL_CTL); | |
6762 | val &= ~LCPLL_PLL_DISABLE; | |
6763 | I915_WRITE(LCPLL_CTL, val); | |
6764 | ||
6765 | if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5)) | |
6766 | DRM_ERROR("LCPLL not locked yet\n"); | |
6767 | ||
6768 | if (val & LCPLL_CD_SOURCE_FCLK) { | |
6769 | val = I915_READ(LCPLL_CTL); | |
6770 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
6771 | I915_WRITE(LCPLL_CTL, val); | |
6772 | ||
6773 | if (wait_for_atomic_us((I915_READ(LCPLL_CTL) & | |
6774 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
6775 | DRM_ERROR("Switching back to LCPLL failed\n"); | |
6776 | } | |
215733fa | 6777 | |
0d9d349d | 6778 | gen6_gt_force_wake_put(dev_priv, FORCEWAKE_ALL); |
be256dc7 PZ |
6779 | } |
6780 | ||
c67a470b PZ |
6781 | void hsw_enable_pc8_work(struct work_struct *__work) |
6782 | { | |
6783 | struct drm_i915_private *dev_priv = | |
6784 | container_of(to_delayed_work(__work), struct drm_i915_private, | |
6785 | pc8.enable_work); | |
6786 | struct drm_device *dev = dev_priv->dev; | |
6787 | uint32_t val; | |
6788 | ||
7125ecb8 PZ |
6789 | WARN_ON(!HAS_PC8(dev)); |
6790 | ||
c67a470b PZ |
6791 | if (dev_priv->pc8.enabled) |
6792 | return; | |
6793 | ||
6794 | DRM_DEBUG_KMS("Enabling package C8+\n"); | |
6795 | ||
6796 | dev_priv->pc8.enabled = true; | |
6797 | ||
6798 | if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { | |
6799 | val = I915_READ(SOUTH_DSPCLK_GATE_D); | |
6800 | val &= ~PCH_LP_PARTITION_LEVEL_DISABLE; | |
6801 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
6802 | } | |
6803 | ||
6804 | lpt_disable_clkout_dp(dev); | |
6805 | hsw_pc8_disable_interrupts(dev); | |
6806 | hsw_disable_lcpll(dev_priv, true, true); | |
8771a7f8 PZ |
6807 | |
6808 | intel_runtime_pm_put(dev_priv); | |
c67a470b PZ |
6809 | } |
6810 | ||
6811 | static void __hsw_enable_package_c8(struct drm_i915_private *dev_priv) | |
6812 | { | |
6813 | WARN_ON(!mutex_is_locked(&dev_priv->pc8.lock)); | |
6814 | WARN(dev_priv->pc8.disable_count < 1, | |
6815 | "pc8.disable_count: %d\n", dev_priv->pc8.disable_count); | |
6816 | ||
6817 | dev_priv->pc8.disable_count--; | |
6818 | if (dev_priv->pc8.disable_count != 0) | |
6819 | return; | |
6820 | ||
6821 | schedule_delayed_work(&dev_priv->pc8.enable_work, | |
d330a953 | 6822 | msecs_to_jiffies(i915.pc8_timeout)); |
c67a470b PZ |
6823 | } |
6824 | ||
6825 | static void __hsw_disable_package_c8(struct drm_i915_private *dev_priv) | |
6826 | { | |
6827 | struct drm_device *dev = dev_priv->dev; | |
6828 | uint32_t val; | |
6829 | ||
6830 | WARN_ON(!mutex_is_locked(&dev_priv->pc8.lock)); | |
6831 | WARN(dev_priv->pc8.disable_count < 0, | |
6832 | "pc8.disable_count: %d\n", dev_priv->pc8.disable_count); | |
6833 | ||
6834 | dev_priv->pc8.disable_count++; | |
6835 | if (dev_priv->pc8.disable_count != 1) | |
6836 | return; | |
6837 | ||
7125ecb8 PZ |
6838 | WARN_ON(!HAS_PC8(dev)); |
6839 | ||
c67a470b PZ |
6840 | cancel_delayed_work_sync(&dev_priv->pc8.enable_work); |
6841 | if (!dev_priv->pc8.enabled) | |
6842 | return; | |
6843 | ||
6844 | DRM_DEBUG_KMS("Disabling package C8+\n"); | |
6845 | ||
8771a7f8 PZ |
6846 | intel_runtime_pm_get(dev_priv); |
6847 | ||
c67a470b PZ |
6848 | hsw_restore_lcpll(dev_priv); |
6849 | hsw_pc8_restore_interrupts(dev); | |
6850 | lpt_init_pch_refclk(dev); | |
6851 | ||
6852 | if (dev_priv->pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { | |
6853 | val = I915_READ(SOUTH_DSPCLK_GATE_D); | |
6854 | val |= PCH_LP_PARTITION_LEVEL_DISABLE; | |
6855 | I915_WRITE(SOUTH_DSPCLK_GATE_D, val); | |
6856 | } | |
6857 | ||
6858 | intel_prepare_ddi(dev); | |
6859 | i915_gem_init_swizzling(dev); | |
6860 | mutex_lock(&dev_priv->rps.hw_lock); | |
6861 | gen6_update_ring_freq(dev); | |
6862 | mutex_unlock(&dev_priv->rps.hw_lock); | |
6863 | dev_priv->pc8.enabled = false; | |
6864 | } | |
6865 | ||
6866 | void hsw_enable_package_c8(struct drm_i915_private *dev_priv) | |
6867 | { | |
7c6c2652 CW |
6868 | if (!HAS_PC8(dev_priv->dev)) |
6869 | return; | |
6870 | ||
c67a470b PZ |
6871 | mutex_lock(&dev_priv->pc8.lock); |
6872 | __hsw_enable_package_c8(dev_priv); | |
6873 | mutex_unlock(&dev_priv->pc8.lock); | |
6874 | } | |
6875 | ||
6876 | void hsw_disable_package_c8(struct drm_i915_private *dev_priv) | |
6877 | { | |
7c6c2652 CW |
6878 | if (!HAS_PC8(dev_priv->dev)) |
6879 | return; | |
6880 | ||
c67a470b PZ |
6881 | mutex_lock(&dev_priv->pc8.lock); |
6882 | __hsw_disable_package_c8(dev_priv); | |
6883 | mutex_unlock(&dev_priv->pc8.lock); | |
6884 | } | |
6885 | ||
6886 | static bool hsw_can_enable_package_c8(struct drm_i915_private *dev_priv) | |
6887 | { | |
6888 | struct drm_device *dev = dev_priv->dev; | |
6889 | struct intel_crtc *crtc; | |
6890 | uint32_t val; | |
6891 | ||
6892 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) | |
6893 | if (crtc->base.enabled) | |
6894 | return false; | |
6895 | ||
6896 | /* This case is still possible since we have the i915.disable_power_well | |
6897 | * parameter and also the KVMr or something else might be requesting the | |
6898 | * power well. */ | |
6899 | val = I915_READ(HSW_PWR_WELL_DRIVER); | |
6900 | if (val != 0) { | |
6901 | DRM_DEBUG_KMS("Not enabling PC8: power well on\n"); | |
6902 | return false; | |
6903 | } | |
6904 | ||
6905 | return true; | |
6906 | } | |
6907 | ||
6908 | /* Since we're called from modeset_global_resources there's no way to | |
6909 | * symmetrically increase and decrease the refcount, so we use | |
6910 | * dev_priv->pc8.requirements_met to track whether we already have the refcount | |
6911 | * or not. | |
6912 | */ | |
6913 | static void hsw_update_package_c8(struct drm_device *dev) | |
6914 | { | |
6915 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6916 | bool allow; | |
6917 | ||
7c6c2652 CW |
6918 | if (!HAS_PC8(dev_priv->dev)) |
6919 | return; | |
6920 | ||
d330a953 | 6921 | if (!i915.enable_pc8) |
c67a470b PZ |
6922 | return; |
6923 | ||
6924 | mutex_lock(&dev_priv->pc8.lock); | |
6925 | ||
6926 | allow = hsw_can_enable_package_c8(dev_priv); | |
6927 | ||
6928 | if (allow == dev_priv->pc8.requirements_met) | |
6929 | goto done; | |
6930 | ||
6931 | dev_priv->pc8.requirements_met = allow; | |
6932 | ||
6933 | if (allow) | |
6934 | __hsw_enable_package_c8(dev_priv); | |
6935 | else | |
6936 | __hsw_disable_package_c8(dev_priv); | |
6937 | ||
6938 | done: | |
6939 | mutex_unlock(&dev_priv->pc8.lock); | |
6940 | } | |
6941 | ||
4f074129 ID |
6942 | static void haswell_modeset_global_resources(struct drm_device *dev) |
6943 | { | |
da723569 | 6944 | modeset_update_crtc_power_domains(dev); |
c67a470b | 6945 | hsw_update_package_c8(dev); |
d6dd9eb1 DV |
6946 | } |
6947 | ||
09b4ddf9 | 6948 | static int haswell_crtc_mode_set(struct drm_crtc *crtc, |
09b4ddf9 PZ |
6949 | int x, int y, |
6950 | struct drm_framebuffer *fb) | |
6951 | { | |
6952 | struct drm_device *dev = crtc->dev; | |
6953 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6954 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
09b4ddf9 | 6955 | int plane = intel_crtc->plane; |
09b4ddf9 | 6956 | int ret; |
09b4ddf9 | 6957 | |
566b734a | 6958 | if (!intel_ddi_pll_select(intel_crtc)) |
6441ab5f | 6959 | return -EINVAL; |
566b734a | 6960 | intel_ddi_pll_enable(intel_crtc); |
6441ab5f | 6961 | |
03afc4a2 DV |
6962 | if (intel_crtc->config.has_dp_encoder) |
6963 | intel_dp_set_m_n(intel_crtc); | |
09b4ddf9 PZ |
6964 | |
6965 | intel_crtc->lowfreq_avail = false; | |
09b4ddf9 | 6966 | |
8a654f3b | 6967 | intel_set_pipe_timings(intel_crtc); |
09b4ddf9 | 6968 | |
ca3a0ff8 | 6969 | if (intel_crtc->config.has_pch_encoder) { |
ca3a0ff8 DV |
6970 | intel_cpu_transcoder_set_m_n(intel_crtc, |
6971 | &intel_crtc->config.fdi_m_n); | |
6972 | } | |
09b4ddf9 | 6973 | |
6ff93609 | 6974 | haswell_set_pipeconf(crtc); |
09b4ddf9 | 6975 | |
50f3b016 | 6976 | intel_set_pipe_csc(crtc); |
86d3efce | 6977 | |
09b4ddf9 | 6978 | /* Set up the display plane register */ |
86d3efce | 6979 | I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE | DISPPLANE_PIPE_CSC_ENABLE); |
09b4ddf9 PZ |
6980 | POSTING_READ(DSPCNTR(plane)); |
6981 | ||
6982 | ret = intel_pipe_set_base(crtc, x, y, fb); | |
6983 | ||
1f803ee5 | 6984 | return ret; |
79e53945 JB |
6985 | } |
6986 | ||
0e8ffe1b DV |
6987 | static bool haswell_get_pipe_config(struct intel_crtc *crtc, |
6988 | struct intel_crtc_config *pipe_config) | |
6989 | { | |
6990 | struct drm_device *dev = crtc->base.dev; | |
6991 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2fa2fe9a | 6992 | enum intel_display_power_domain pfit_domain; |
0e8ffe1b DV |
6993 | uint32_t tmp; |
6994 | ||
b5482bd0 ID |
6995 | if (!intel_display_power_enabled(dev_priv, |
6996 | POWER_DOMAIN_PIPE(crtc->pipe))) | |
6997 | return false; | |
6998 | ||
e143a21c | 6999 | pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe; |
c0d43d62 DV |
7000 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
7001 | ||
eccb140b DV |
7002 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP)); |
7003 | if (tmp & TRANS_DDI_FUNC_ENABLE) { | |
7004 | enum pipe trans_edp_pipe; | |
7005 | switch (tmp & TRANS_DDI_EDP_INPUT_MASK) { | |
7006 | default: | |
7007 | WARN(1, "unknown pipe linked to edp transcoder\n"); | |
7008 | case TRANS_DDI_EDP_INPUT_A_ONOFF: | |
7009 | case TRANS_DDI_EDP_INPUT_A_ON: | |
7010 | trans_edp_pipe = PIPE_A; | |
7011 | break; | |
7012 | case TRANS_DDI_EDP_INPUT_B_ONOFF: | |
7013 | trans_edp_pipe = PIPE_B; | |
7014 | break; | |
7015 | case TRANS_DDI_EDP_INPUT_C_ONOFF: | |
7016 | trans_edp_pipe = PIPE_C; | |
7017 | break; | |
7018 | } | |
7019 | ||
7020 | if (trans_edp_pipe == crtc->pipe) | |
7021 | pipe_config->cpu_transcoder = TRANSCODER_EDP; | |
7022 | } | |
7023 | ||
da7e29bd | 7024 | if (!intel_display_power_enabled(dev_priv, |
eccb140b | 7025 | POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder))) |
2bfce950 PZ |
7026 | return false; |
7027 | ||
eccb140b | 7028 | tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder)); |
0e8ffe1b DV |
7029 | if (!(tmp & PIPECONF_ENABLE)) |
7030 | return false; | |
7031 | ||
88adfff1 | 7032 | /* |
f196e6be | 7033 | * Haswell has only FDI/PCH transcoder A. It is which is connected to |
88adfff1 DV |
7034 | * DDI E. So just check whether this pipe is wired to DDI E and whether |
7035 | * the PCH transcoder is on. | |
7036 | */ | |
eccb140b | 7037 | tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder)); |
88adfff1 | 7038 | if ((tmp & TRANS_DDI_PORT_MASK) == TRANS_DDI_SELECT_PORT(PORT_E) && |
ab9412ba | 7039 | I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) { |
88adfff1 DV |
7040 | pipe_config->has_pch_encoder = true; |
7041 | ||
627eb5a3 DV |
7042 | tmp = I915_READ(FDI_RX_CTL(PIPE_A)); |
7043 | pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >> | |
7044 | FDI_DP_PORT_WIDTH_SHIFT) + 1; | |
72419203 DV |
7045 | |
7046 | ironlake_get_fdi_m_n_config(crtc, pipe_config); | |
627eb5a3 DV |
7047 | } |
7048 | ||
1bd1bd80 DV |
7049 | intel_get_pipe_timings(crtc, pipe_config); |
7050 | ||
2fa2fe9a | 7051 | pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe); |
da7e29bd | 7052 | if (intel_display_power_enabled(dev_priv, pfit_domain)) |
2fa2fe9a | 7053 | ironlake_get_pfit_config(crtc, pipe_config); |
88adfff1 | 7054 | |
e59150dc JB |
7055 | if (IS_HASWELL(dev)) |
7056 | pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) && | |
7057 | (I915_READ(IPS_CTL) & IPS_ENABLE); | |
42db64ef | 7058 | |
6c49f241 DV |
7059 | pipe_config->pixel_multiplier = 1; |
7060 | ||
0e8ffe1b DV |
7061 | return true; |
7062 | } | |
7063 | ||
f564048e | 7064 | static int intel_crtc_mode_set(struct drm_crtc *crtc, |
f564048e | 7065 | int x, int y, |
94352cf9 | 7066 | struct drm_framebuffer *fb) |
f564048e EA |
7067 | { |
7068 | struct drm_device *dev = crtc->dev; | |
7069 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9256aa19 | 7070 | struct intel_encoder *encoder; |
0b701d27 | 7071 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
b8cecdf5 | 7072 | struct drm_display_mode *mode = &intel_crtc->config.requested_mode; |
0b701d27 | 7073 | int pipe = intel_crtc->pipe; |
f564048e EA |
7074 | int ret; |
7075 | ||
0b701d27 | 7076 | drm_vblank_pre_modeset(dev, pipe); |
7662c8bd | 7077 | |
b8cecdf5 DV |
7078 | ret = dev_priv->display.crtc_mode_set(crtc, x, y, fb); |
7079 | ||
79e53945 | 7080 | drm_vblank_post_modeset(dev, pipe); |
5c3b82e2 | 7081 | |
9256aa19 DV |
7082 | if (ret != 0) |
7083 | return ret; | |
7084 | ||
7085 | for_each_encoder_on_crtc(dev, crtc, encoder) { | |
7086 | DRM_DEBUG_KMS("[ENCODER:%d:%s] set [MODE:%d:%s]\n", | |
7087 | encoder->base.base.id, | |
7088 | drm_get_encoder_name(&encoder->base), | |
7089 | mode->base.id, mode->name); | |
36f2d1f1 | 7090 | encoder->mode_set(encoder); |
9256aa19 DV |
7091 | } |
7092 | ||
7093 | return 0; | |
79e53945 JB |
7094 | } |
7095 | ||
1a91510d JN |
7096 | static struct { |
7097 | int clock; | |
7098 | u32 config; | |
7099 | } hdmi_audio_clock[] = { | |
7100 | { DIV_ROUND_UP(25200 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 }, | |
7101 | { 25200, AUD_CONFIG_PIXEL_CLOCK_HDMI_25200 }, /* default per bspec */ | |
7102 | { 27000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27000 }, | |
7103 | { 27000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 }, | |
7104 | { 54000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54000 }, | |
7105 | { 54000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 }, | |
7106 | { DIV_ROUND_UP(74250 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 }, | |
7107 | { 74250, AUD_CONFIG_PIXEL_CLOCK_HDMI_74250 }, | |
7108 | { DIV_ROUND_UP(148500 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 }, | |
7109 | { 148500, AUD_CONFIG_PIXEL_CLOCK_HDMI_148500 }, | |
7110 | }; | |
7111 | ||
7112 | /* get AUD_CONFIG_PIXEL_CLOCK_HDMI_* value for mode */ | |
7113 | static u32 audio_config_hdmi_pixel_clock(struct drm_display_mode *mode) | |
7114 | { | |
7115 | int i; | |
7116 | ||
7117 | for (i = 0; i < ARRAY_SIZE(hdmi_audio_clock); i++) { | |
7118 | if (mode->clock == hdmi_audio_clock[i].clock) | |
7119 | break; | |
7120 | } | |
7121 | ||
7122 | if (i == ARRAY_SIZE(hdmi_audio_clock)) { | |
7123 | DRM_DEBUG_KMS("HDMI audio pixel clock setting for %d not found, falling back to defaults\n", mode->clock); | |
7124 | i = 1; | |
7125 | } | |
7126 | ||
7127 | DRM_DEBUG_KMS("Configuring HDMI audio for pixel clock %d (0x%08x)\n", | |
7128 | hdmi_audio_clock[i].clock, | |
7129 | hdmi_audio_clock[i].config); | |
7130 | ||
7131 | return hdmi_audio_clock[i].config; | |
7132 | } | |
7133 | ||
3a9627f4 WF |
7134 | static bool intel_eld_uptodate(struct drm_connector *connector, |
7135 | int reg_eldv, uint32_t bits_eldv, | |
7136 | int reg_elda, uint32_t bits_elda, | |
7137 | int reg_edid) | |
7138 | { | |
7139 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
7140 | uint8_t *eld = connector->eld; | |
7141 | uint32_t i; | |
7142 | ||
7143 | i = I915_READ(reg_eldv); | |
7144 | i &= bits_eldv; | |
7145 | ||
7146 | if (!eld[0]) | |
7147 | return !i; | |
7148 | ||
7149 | if (!i) | |
7150 | return false; | |
7151 | ||
7152 | i = I915_READ(reg_elda); | |
7153 | i &= ~bits_elda; | |
7154 | I915_WRITE(reg_elda, i); | |
7155 | ||
7156 | for (i = 0; i < eld[2]; i++) | |
7157 | if (I915_READ(reg_edid) != *((uint32_t *)eld + i)) | |
7158 | return false; | |
7159 | ||
7160 | return true; | |
7161 | } | |
7162 | ||
e0dac65e | 7163 | static void g4x_write_eld(struct drm_connector *connector, |
34427052 JN |
7164 | struct drm_crtc *crtc, |
7165 | struct drm_display_mode *mode) | |
e0dac65e WF |
7166 | { |
7167 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
7168 | uint8_t *eld = connector->eld; | |
7169 | uint32_t eldv; | |
7170 | uint32_t len; | |
7171 | uint32_t i; | |
7172 | ||
7173 | i = I915_READ(G4X_AUD_VID_DID); | |
7174 | ||
7175 | if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL) | |
7176 | eldv = G4X_ELDV_DEVCL_DEVBLC; | |
7177 | else | |
7178 | eldv = G4X_ELDV_DEVCTG; | |
7179 | ||
3a9627f4 WF |
7180 | if (intel_eld_uptodate(connector, |
7181 | G4X_AUD_CNTL_ST, eldv, | |
7182 | G4X_AUD_CNTL_ST, G4X_ELD_ADDR, | |
7183 | G4X_HDMIW_HDMIEDID)) | |
7184 | return; | |
7185 | ||
e0dac65e WF |
7186 | i = I915_READ(G4X_AUD_CNTL_ST); |
7187 | i &= ~(eldv | G4X_ELD_ADDR); | |
7188 | len = (i >> 9) & 0x1f; /* ELD buffer size */ | |
7189 | I915_WRITE(G4X_AUD_CNTL_ST, i); | |
7190 | ||
7191 | if (!eld[0]) | |
7192 | return; | |
7193 | ||
7194 | len = min_t(uint8_t, eld[2], len); | |
7195 | DRM_DEBUG_DRIVER("ELD size %d\n", len); | |
7196 | for (i = 0; i < len; i++) | |
7197 | I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i)); | |
7198 | ||
7199 | i = I915_READ(G4X_AUD_CNTL_ST); | |
7200 | i |= eldv; | |
7201 | I915_WRITE(G4X_AUD_CNTL_ST, i); | |
7202 | } | |
7203 | ||
83358c85 | 7204 | static void haswell_write_eld(struct drm_connector *connector, |
34427052 JN |
7205 | struct drm_crtc *crtc, |
7206 | struct drm_display_mode *mode) | |
83358c85 WX |
7207 | { |
7208 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
7209 | uint8_t *eld = connector->eld; | |
7210 | struct drm_device *dev = crtc->dev; | |
7b9f35a6 | 7211 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
83358c85 WX |
7212 | uint32_t eldv; |
7213 | uint32_t i; | |
7214 | int len; | |
7215 | int pipe = to_intel_crtc(crtc)->pipe; | |
7216 | int tmp; | |
7217 | ||
7218 | int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe); | |
7219 | int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe); | |
7220 | int aud_config = HSW_AUD_CFG(pipe); | |
7221 | int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD; | |
7222 | ||
7223 | ||
7224 | DRM_DEBUG_DRIVER("HDMI: Haswell Audio initialize....\n"); | |
7225 | ||
7226 | /* Audio output enable */ | |
7227 | DRM_DEBUG_DRIVER("HDMI audio: enable codec\n"); | |
7228 | tmp = I915_READ(aud_cntrl_st2); | |
7229 | tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4)); | |
7230 | I915_WRITE(aud_cntrl_st2, tmp); | |
7231 | ||
7232 | /* Wait for 1 vertical blank */ | |
7233 | intel_wait_for_vblank(dev, pipe); | |
7234 | ||
7235 | /* Set ELD valid state */ | |
7236 | tmp = I915_READ(aud_cntrl_st2); | |
7e7cb34f | 7237 | DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%08x\n", tmp); |
83358c85 WX |
7238 | tmp |= (AUDIO_ELD_VALID_A << (pipe * 4)); |
7239 | I915_WRITE(aud_cntrl_st2, tmp); | |
7240 | tmp = I915_READ(aud_cntrl_st2); | |
7e7cb34f | 7241 | DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%08x\n", tmp); |
83358c85 WX |
7242 | |
7243 | /* Enable HDMI mode */ | |
7244 | tmp = I915_READ(aud_config); | |
7e7cb34f | 7245 | DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%08x\n", tmp); |
83358c85 WX |
7246 | /* clear N_programing_enable and N_value_index */ |
7247 | tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE); | |
7248 | I915_WRITE(aud_config, tmp); | |
7249 | ||
7250 | DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe)); | |
7251 | ||
7252 | eldv = AUDIO_ELD_VALID_A << (pipe * 4); | |
7b9f35a6 | 7253 | intel_crtc->eld_vld = true; |
83358c85 WX |
7254 | |
7255 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) { | |
7256 | DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n"); | |
7257 | eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */ | |
7258 | I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */ | |
1a91510d JN |
7259 | } else { |
7260 | I915_WRITE(aud_config, audio_config_hdmi_pixel_clock(mode)); | |
7261 | } | |
83358c85 WX |
7262 | |
7263 | if (intel_eld_uptodate(connector, | |
7264 | aud_cntrl_st2, eldv, | |
7265 | aud_cntl_st, IBX_ELD_ADDRESS, | |
7266 | hdmiw_hdmiedid)) | |
7267 | return; | |
7268 | ||
7269 | i = I915_READ(aud_cntrl_st2); | |
7270 | i &= ~eldv; | |
7271 | I915_WRITE(aud_cntrl_st2, i); | |
7272 | ||
7273 | if (!eld[0]) | |
7274 | return; | |
7275 | ||
7276 | i = I915_READ(aud_cntl_st); | |
7277 | i &= ~IBX_ELD_ADDRESS; | |
7278 | I915_WRITE(aud_cntl_st, i); | |
7279 | i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */ | |
7280 | DRM_DEBUG_DRIVER("port num:%d\n", i); | |
7281 | ||
7282 | len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */ | |
7283 | DRM_DEBUG_DRIVER("ELD size %d\n", len); | |
7284 | for (i = 0; i < len; i++) | |
7285 | I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i)); | |
7286 | ||
7287 | i = I915_READ(aud_cntrl_st2); | |
7288 | i |= eldv; | |
7289 | I915_WRITE(aud_cntrl_st2, i); | |
7290 | ||
7291 | } | |
7292 | ||
e0dac65e | 7293 | static void ironlake_write_eld(struct drm_connector *connector, |
34427052 JN |
7294 | struct drm_crtc *crtc, |
7295 | struct drm_display_mode *mode) | |
e0dac65e WF |
7296 | { |
7297 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
7298 | uint8_t *eld = connector->eld; | |
7299 | uint32_t eldv; | |
7300 | uint32_t i; | |
7301 | int len; | |
7302 | int hdmiw_hdmiedid; | |
b6daa025 | 7303 | int aud_config; |
e0dac65e WF |
7304 | int aud_cntl_st; |
7305 | int aud_cntrl_st2; | |
9b138a83 | 7306 | int pipe = to_intel_crtc(crtc)->pipe; |
e0dac65e | 7307 | |
b3f33cbf | 7308 | if (HAS_PCH_IBX(connector->dev)) { |
9b138a83 WX |
7309 | hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe); |
7310 | aud_config = IBX_AUD_CFG(pipe); | |
7311 | aud_cntl_st = IBX_AUD_CNTL_ST(pipe); | |
1202b4c6 | 7312 | aud_cntrl_st2 = IBX_AUD_CNTL_ST2; |
9ca2fe73 ML |
7313 | } else if (IS_VALLEYVIEW(connector->dev)) { |
7314 | hdmiw_hdmiedid = VLV_HDMIW_HDMIEDID(pipe); | |
7315 | aud_config = VLV_AUD_CFG(pipe); | |
7316 | aud_cntl_st = VLV_AUD_CNTL_ST(pipe); | |
7317 | aud_cntrl_st2 = VLV_AUD_CNTL_ST2; | |
e0dac65e | 7318 | } else { |
9b138a83 WX |
7319 | hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe); |
7320 | aud_config = CPT_AUD_CFG(pipe); | |
7321 | aud_cntl_st = CPT_AUD_CNTL_ST(pipe); | |
1202b4c6 | 7322 | aud_cntrl_st2 = CPT_AUD_CNTRL_ST2; |
e0dac65e WF |
7323 | } |
7324 | ||
9b138a83 | 7325 | DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe)); |
e0dac65e | 7326 | |
9ca2fe73 ML |
7327 | if (IS_VALLEYVIEW(connector->dev)) { |
7328 | struct intel_encoder *intel_encoder; | |
7329 | struct intel_digital_port *intel_dig_port; | |
7330 | ||
7331 | intel_encoder = intel_attached_encoder(connector); | |
7332 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
7333 | i = intel_dig_port->port; | |
7334 | } else { | |
7335 | i = I915_READ(aud_cntl_st); | |
7336 | i = (i >> 29) & DIP_PORT_SEL_MASK; | |
7337 | /* DIP_Port_Select, 0x1 = PortB */ | |
7338 | } | |
7339 | ||
e0dac65e WF |
7340 | if (!i) { |
7341 | DRM_DEBUG_DRIVER("Audio directed to unknown port\n"); | |
7342 | /* operate blindly on all ports */ | |
1202b4c6 WF |
7343 | eldv = IBX_ELD_VALIDB; |
7344 | eldv |= IBX_ELD_VALIDB << 4; | |
7345 | eldv |= IBX_ELD_VALIDB << 8; | |
e0dac65e | 7346 | } else { |
2582a850 | 7347 | DRM_DEBUG_DRIVER("ELD on port %c\n", port_name(i)); |
1202b4c6 | 7348 | eldv = IBX_ELD_VALIDB << ((i - 1) * 4); |
e0dac65e WF |
7349 | } |
7350 | ||
3a9627f4 WF |
7351 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) { |
7352 | DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n"); | |
7353 | eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */ | |
b6daa025 | 7354 | I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */ |
1a91510d JN |
7355 | } else { |
7356 | I915_WRITE(aud_config, audio_config_hdmi_pixel_clock(mode)); | |
7357 | } | |
e0dac65e | 7358 | |
3a9627f4 WF |
7359 | if (intel_eld_uptodate(connector, |
7360 | aud_cntrl_st2, eldv, | |
7361 | aud_cntl_st, IBX_ELD_ADDRESS, | |
7362 | hdmiw_hdmiedid)) | |
7363 | return; | |
7364 | ||
e0dac65e WF |
7365 | i = I915_READ(aud_cntrl_st2); |
7366 | i &= ~eldv; | |
7367 | I915_WRITE(aud_cntrl_st2, i); | |
7368 | ||
7369 | if (!eld[0]) | |
7370 | return; | |
7371 | ||
e0dac65e | 7372 | i = I915_READ(aud_cntl_st); |
1202b4c6 | 7373 | i &= ~IBX_ELD_ADDRESS; |
e0dac65e WF |
7374 | I915_WRITE(aud_cntl_st, i); |
7375 | ||
7376 | len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */ | |
7377 | DRM_DEBUG_DRIVER("ELD size %d\n", len); | |
7378 | for (i = 0; i < len; i++) | |
7379 | I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i)); | |
7380 | ||
7381 | i = I915_READ(aud_cntrl_st2); | |
7382 | i |= eldv; | |
7383 | I915_WRITE(aud_cntrl_st2, i); | |
7384 | } | |
7385 | ||
7386 | void intel_write_eld(struct drm_encoder *encoder, | |
7387 | struct drm_display_mode *mode) | |
7388 | { | |
7389 | struct drm_crtc *crtc = encoder->crtc; | |
7390 | struct drm_connector *connector; | |
7391 | struct drm_device *dev = encoder->dev; | |
7392 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7393 | ||
7394 | connector = drm_select_eld(encoder, mode); | |
7395 | if (!connector) | |
7396 | return; | |
7397 | ||
7398 | DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", | |
7399 | connector->base.id, | |
7400 | drm_get_connector_name(connector), | |
7401 | connector->encoder->base.id, | |
7402 | drm_get_encoder_name(connector->encoder)); | |
7403 | ||
7404 | connector->eld[6] = drm_av_sync_delay(connector, mode) / 2; | |
7405 | ||
7406 | if (dev_priv->display.write_eld) | |
34427052 | 7407 | dev_priv->display.write_eld(connector, crtc, mode); |
e0dac65e WF |
7408 | } |
7409 | ||
560b85bb CW |
7410 | static void i845_update_cursor(struct drm_crtc *crtc, u32 base) |
7411 | { | |
7412 | struct drm_device *dev = crtc->dev; | |
7413 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7414 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7415 | bool visible = base != 0; | |
7416 | u32 cntl; | |
7417 | ||
7418 | if (intel_crtc->cursor_visible == visible) | |
7419 | return; | |
7420 | ||
9db4a9c7 | 7421 | cntl = I915_READ(_CURACNTR); |
560b85bb CW |
7422 | if (visible) { |
7423 | /* On these chipsets we can only modify the base whilst | |
7424 | * the cursor is disabled. | |
7425 | */ | |
9db4a9c7 | 7426 | I915_WRITE(_CURABASE, base); |
560b85bb CW |
7427 | |
7428 | cntl &= ~(CURSOR_FORMAT_MASK); | |
7429 | /* XXX width must be 64, stride 256 => 0x00 << 28 */ | |
7430 | cntl |= CURSOR_ENABLE | | |
7431 | CURSOR_GAMMA_ENABLE | | |
7432 | CURSOR_FORMAT_ARGB; | |
7433 | } else | |
7434 | cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE); | |
9db4a9c7 | 7435 | I915_WRITE(_CURACNTR, cntl); |
560b85bb CW |
7436 | |
7437 | intel_crtc->cursor_visible = visible; | |
7438 | } | |
7439 | ||
7440 | static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base) | |
7441 | { | |
7442 | struct drm_device *dev = crtc->dev; | |
7443 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7444 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7445 | int pipe = intel_crtc->pipe; | |
7446 | bool visible = base != 0; | |
7447 | ||
7448 | if (intel_crtc->cursor_visible != visible) { | |
548f245b | 7449 | uint32_t cntl = I915_READ(CURCNTR(pipe)); |
560b85bb CW |
7450 | if (base) { |
7451 | cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT); | |
7452 | cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE; | |
7453 | cntl |= pipe << 28; /* Connect to correct pipe */ | |
7454 | } else { | |
7455 | cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE); | |
7456 | cntl |= CURSOR_MODE_DISABLE; | |
7457 | } | |
9db4a9c7 | 7458 | I915_WRITE(CURCNTR(pipe), cntl); |
560b85bb CW |
7459 | |
7460 | intel_crtc->cursor_visible = visible; | |
7461 | } | |
7462 | /* and commit changes on next vblank */ | |
b2ea8ef5 | 7463 | POSTING_READ(CURCNTR(pipe)); |
9db4a9c7 | 7464 | I915_WRITE(CURBASE(pipe), base); |
b2ea8ef5 | 7465 | POSTING_READ(CURBASE(pipe)); |
560b85bb CW |
7466 | } |
7467 | ||
65a21cd6 JB |
7468 | static void ivb_update_cursor(struct drm_crtc *crtc, u32 base) |
7469 | { | |
7470 | struct drm_device *dev = crtc->dev; | |
7471 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7472 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7473 | int pipe = intel_crtc->pipe; | |
7474 | bool visible = base != 0; | |
7475 | ||
7476 | if (intel_crtc->cursor_visible != visible) { | |
7477 | uint32_t cntl = I915_READ(CURCNTR_IVB(pipe)); | |
7478 | if (base) { | |
7479 | cntl &= ~CURSOR_MODE; | |
7480 | cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE; | |
7481 | } else { | |
7482 | cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE); | |
7483 | cntl |= CURSOR_MODE_DISABLE; | |
7484 | } | |
6bbfa1c5 | 7485 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
86d3efce | 7486 | cntl |= CURSOR_PIPE_CSC_ENABLE; |
1f5d76db PZ |
7487 | cntl &= ~CURSOR_TRICKLE_FEED_DISABLE; |
7488 | } | |
65a21cd6 JB |
7489 | I915_WRITE(CURCNTR_IVB(pipe), cntl); |
7490 | ||
7491 | intel_crtc->cursor_visible = visible; | |
7492 | } | |
7493 | /* and commit changes on next vblank */ | |
b2ea8ef5 | 7494 | POSTING_READ(CURCNTR_IVB(pipe)); |
65a21cd6 | 7495 | I915_WRITE(CURBASE_IVB(pipe), base); |
b2ea8ef5 | 7496 | POSTING_READ(CURBASE_IVB(pipe)); |
65a21cd6 JB |
7497 | } |
7498 | ||
cda4b7d3 | 7499 | /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */ |
6b383a7f CW |
7500 | static void intel_crtc_update_cursor(struct drm_crtc *crtc, |
7501 | bool on) | |
cda4b7d3 CW |
7502 | { |
7503 | struct drm_device *dev = crtc->dev; | |
7504 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7505 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
7506 | int pipe = intel_crtc->pipe; | |
7507 | int x = intel_crtc->cursor_x; | |
7508 | int y = intel_crtc->cursor_y; | |
d6e4db15 | 7509 | u32 base = 0, pos = 0; |
cda4b7d3 CW |
7510 | bool visible; |
7511 | ||
d6e4db15 | 7512 | if (on) |
cda4b7d3 | 7513 | base = intel_crtc->cursor_addr; |
cda4b7d3 | 7514 | |
d6e4db15 VS |
7515 | if (x >= intel_crtc->config.pipe_src_w) |
7516 | base = 0; | |
7517 | ||
7518 | if (y >= intel_crtc->config.pipe_src_h) | |
cda4b7d3 CW |
7519 | base = 0; |
7520 | ||
7521 | if (x < 0) { | |
efc9064e | 7522 | if (x + intel_crtc->cursor_width <= 0) |
cda4b7d3 CW |
7523 | base = 0; |
7524 | ||
7525 | pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT; | |
7526 | x = -x; | |
7527 | } | |
7528 | pos |= x << CURSOR_X_SHIFT; | |
7529 | ||
7530 | if (y < 0) { | |
efc9064e | 7531 | if (y + intel_crtc->cursor_height <= 0) |
cda4b7d3 CW |
7532 | base = 0; |
7533 | ||
7534 | pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT; | |
7535 | y = -y; | |
7536 | } | |
7537 | pos |= y << CURSOR_Y_SHIFT; | |
7538 | ||
7539 | visible = base != 0; | |
560b85bb | 7540 | if (!visible && !intel_crtc->cursor_visible) |
cda4b7d3 CW |
7541 | return; |
7542 | ||
b3dc685e | 7543 | if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev) || IS_BROADWELL(dev)) { |
65a21cd6 JB |
7544 | I915_WRITE(CURPOS_IVB(pipe), pos); |
7545 | ivb_update_cursor(crtc, base); | |
7546 | } else { | |
7547 | I915_WRITE(CURPOS(pipe), pos); | |
7548 | if (IS_845G(dev) || IS_I865G(dev)) | |
7549 | i845_update_cursor(crtc, base); | |
7550 | else | |
7551 | i9xx_update_cursor(crtc, base); | |
7552 | } | |
cda4b7d3 CW |
7553 | } |
7554 | ||
79e53945 | 7555 | static int intel_crtc_cursor_set(struct drm_crtc *crtc, |
05394f39 | 7556 | struct drm_file *file, |
79e53945 JB |
7557 | uint32_t handle, |
7558 | uint32_t width, uint32_t height) | |
7559 | { | |
7560 | struct drm_device *dev = crtc->dev; | |
7561 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7562 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
05394f39 | 7563 | struct drm_i915_gem_object *obj; |
cda4b7d3 | 7564 | uint32_t addr; |
3f8bc370 | 7565 | int ret; |
79e53945 | 7566 | |
79e53945 JB |
7567 | /* if we want to turn off the cursor ignore width and height */ |
7568 | if (!handle) { | |
28c97730 | 7569 | DRM_DEBUG_KMS("cursor off\n"); |
3f8bc370 | 7570 | addr = 0; |
05394f39 | 7571 | obj = NULL; |
5004417d | 7572 | mutex_lock(&dev->struct_mutex); |
3f8bc370 | 7573 | goto finish; |
79e53945 JB |
7574 | } |
7575 | ||
7576 | /* Currently we only support 64x64 cursors */ | |
7577 | if (width != 64 || height != 64) { | |
7578 | DRM_ERROR("we currently only support 64x64 cursors\n"); | |
7579 | return -EINVAL; | |
7580 | } | |
7581 | ||
05394f39 | 7582 | obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle)); |
c8725226 | 7583 | if (&obj->base == NULL) |
79e53945 JB |
7584 | return -ENOENT; |
7585 | ||
05394f39 | 7586 | if (obj->base.size < width * height * 4) { |
3b25b31f | 7587 | DRM_DEBUG_KMS("buffer is to small\n"); |
34b8686e DA |
7588 | ret = -ENOMEM; |
7589 | goto fail; | |
79e53945 JB |
7590 | } |
7591 | ||
71acb5eb | 7592 | /* we only need to pin inside GTT if cursor is non-phy */ |
7f9872e0 | 7593 | mutex_lock(&dev->struct_mutex); |
3d13ef2e | 7594 | if (!INTEL_INFO(dev)->cursor_needs_physical) { |
693db184 CW |
7595 | unsigned alignment; |
7596 | ||
d9e86c0e | 7597 | if (obj->tiling_mode) { |
3b25b31f | 7598 | DRM_DEBUG_KMS("cursor cannot be tiled\n"); |
d9e86c0e CW |
7599 | ret = -EINVAL; |
7600 | goto fail_locked; | |
7601 | } | |
7602 | ||
693db184 CW |
7603 | /* Note that the w/a also requires 2 PTE of padding following |
7604 | * the bo. We currently fill all unused PTE with the shadow | |
7605 | * page and so we should always have valid PTE following the | |
7606 | * cursor preventing the VT-d warning. | |
7607 | */ | |
7608 | alignment = 0; | |
7609 | if (need_vtd_wa(dev)) | |
7610 | alignment = 64*1024; | |
7611 | ||
7612 | ret = i915_gem_object_pin_to_display_plane(obj, alignment, NULL); | |
e7b526bb | 7613 | if (ret) { |
3b25b31f | 7614 | DRM_DEBUG_KMS("failed to move cursor bo into the GTT\n"); |
2da3b9b9 | 7615 | goto fail_locked; |
e7b526bb CW |
7616 | } |
7617 | ||
d9e86c0e CW |
7618 | ret = i915_gem_object_put_fence(obj); |
7619 | if (ret) { | |
3b25b31f | 7620 | DRM_DEBUG_KMS("failed to release fence for cursor"); |
d9e86c0e CW |
7621 | goto fail_unpin; |
7622 | } | |
7623 | ||
f343c5f6 | 7624 | addr = i915_gem_obj_ggtt_offset(obj); |
71acb5eb | 7625 | } else { |
6eeefaf3 | 7626 | int align = IS_I830(dev) ? 16 * 1024 : 256; |
05394f39 | 7627 | ret = i915_gem_attach_phys_object(dev, obj, |
6eeefaf3 CW |
7628 | (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1, |
7629 | align); | |
71acb5eb | 7630 | if (ret) { |
3b25b31f | 7631 | DRM_DEBUG_KMS("failed to attach phys object\n"); |
7f9872e0 | 7632 | goto fail_locked; |
71acb5eb | 7633 | } |
05394f39 | 7634 | addr = obj->phys_obj->handle->busaddr; |
3f8bc370 KH |
7635 | } |
7636 | ||
a6c45cf0 | 7637 | if (IS_GEN2(dev)) |
14b60391 JB |
7638 | I915_WRITE(CURSIZE, (height << 12) | width); |
7639 | ||
3f8bc370 | 7640 | finish: |
3f8bc370 | 7641 | if (intel_crtc->cursor_bo) { |
3d13ef2e | 7642 | if (INTEL_INFO(dev)->cursor_needs_physical) { |
05394f39 | 7643 | if (intel_crtc->cursor_bo != obj) |
71acb5eb DA |
7644 | i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo); |
7645 | } else | |
cc98b413 | 7646 | i915_gem_object_unpin_from_display_plane(intel_crtc->cursor_bo); |
05394f39 | 7647 | drm_gem_object_unreference(&intel_crtc->cursor_bo->base); |
3f8bc370 | 7648 | } |
80824003 | 7649 | |
7f9872e0 | 7650 | mutex_unlock(&dev->struct_mutex); |
3f8bc370 KH |
7651 | |
7652 | intel_crtc->cursor_addr = addr; | |
05394f39 | 7653 | intel_crtc->cursor_bo = obj; |
cda4b7d3 CW |
7654 | intel_crtc->cursor_width = width; |
7655 | intel_crtc->cursor_height = height; | |
7656 | ||
f2f5f771 VS |
7657 | if (intel_crtc->active) |
7658 | intel_crtc_update_cursor(crtc, intel_crtc->cursor_bo != NULL); | |
3f8bc370 | 7659 | |
79e53945 | 7660 | return 0; |
e7b526bb | 7661 | fail_unpin: |
cc98b413 | 7662 | i915_gem_object_unpin_from_display_plane(obj); |
7f9872e0 | 7663 | fail_locked: |
34b8686e | 7664 | mutex_unlock(&dev->struct_mutex); |
bc9025bd | 7665 | fail: |
05394f39 | 7666 | drm_gem_object_unreference_unlocked(&obj->base); |
34b8686e | 7667 | return ret; |
79e53945 JB |
7668 | } |
7669 | ||
7670 | static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y) | |
7671 | { | |
79e53945 | 7672 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 7673 | |
92e76c8c VS |
7674 | intel_crtc->cursor_x = clamp_t(int, x, SHRT_MIN, SHRT_MAX); |
7675 | intel_crtc->cursor_y = clamp_t(int, y, SHRT_MIN, SHRT_MAX); | |
652c393a | 7676 | |
f2f5f771 VS |
7677 | if (intel_crtc->active) |
7678 | intel_crtc_update_cursor(crtc, intel_crtc->cursor_bo != NULL); | |
79e53945 JB |
7679 | |
7680 | return 0; | |
b8c00ac5 DA |
7681 | } |
7682 | ||
79e53945 | 7683 | static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green, |
7203425a | 7684 | u16 *blue, uint32_t start, uint32_t size) |
79e53945 | 7685 | { |
7203425a | 7686 | int end = (start + size > 256) ? 256 : start + size, i; |
79e53945 | 7687 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 7688 | |
7203425a | 7689 | for (i = start; i < end; i++) { |
79e53945 JB |
7690 | intel_crtc->lut_r[i] = red[i] >> 8; |
7691 | intel_crtc->lut_g[i] = green[i] >> 8; | |
7692 | intel_crtc->lut_b[i] = blue[i] >> 8; | |
7693 | } | |
7694 | ||
7695 | intel_crtc_load_lut(crtc); | |
7696 | } | |
7697 | ||
79e53945 JB |
7698 | /* VESA 640x480x72Hz mode to set on the pipe */ |
7699 | static struct drm_display_mode load_detect_mode = { | |
7700 | DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664, | |
7701 | 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), | |
7702 | }; | |
7703 | ||
a8bb6818 DV |
7704 | struct drm_framebuffer * |
7705 | __intel_framebuffer_create(struct drm_device *dev, | |
7706 | struct drm_mode_fb_cmd2 *mode_cmd, | |
7707 | struct drm_i915_gem_object *obj) | |
d2dff872 CW |
7708 | { |
7709 | struct intel_framebuffer *intel_fb; | |
7710 | int ret; | |
7711 | ||
7712 | intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL); | |
7713 | if (!intel_fb) { | |
7714 | drm_gem_object_unreference_unlocked(&obj->base); | |
7715 | return ERR_PTR(-ENOMEM); | |
7716 | } | |
7717 | ||
7718 | ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj); | |
dd4916c5 DV |
7719 | if (ret) |
7720 | goto err; | |
d2dff872 CW |
7721 | |
7722 | return &intel_fb->base; | |
dd4916c5 DV |
7723 | err: |
7724 | drm_gem_object_unreference_unlocked(&obj->base); | |
7725 | kfree(intel_fb); | |
7726 | ||
7727 | return ERR_PTR(ret); | |
d2dff872 CW |
7728 | } |
7729 | ||
b5ea642a | 7730 | static struct drm_framebuffer * |
a8bb6818 DV |
7731 | intel_framebuffer_create(struct drm_device *dev, |
7732 | struct drm_mode_fb_cmd2 *mode_cmd, | |
7733 | struct drm_i915_gem_object *obj) | |
7734 | { | |
7735 | struct drm_framebuffer *fb; | |
7736 | int ret; | |
7737 | ||
7738 | ret = i915_mutex_lock_interruptible(dev); | |
7739 | if (ret) | |
7740 | return ERR_PTR(ret); | |
7741 | fb = __intel_framebuffer_create(dev, mode_cmd, obj); | |
7742 | mutex_unlock(&dev->struct_mutex); | |
7743 | ||
7744 | return fb; | |
7745 | } | |
7746 | ||
d2dff872 CW |
7747 | static u32 |
7748 | intel_framebuffer_pitch_for_width(int width, int bpp) | |
7749 | { | |
7750 | u32 pitch = DIV_ROUND_UP(width * bpp, 8); | |
7751 | return ALIGN(pitch, 64); | |
7752 | } | |
7753 | ||
7754 | static u32 | |
7755 | intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp) | |
7756 | { | |
7757 | u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp); | |
7758 | return ALIGN(pitch * mode->vdisplay, PAGE_SIZE); | |
7759 | } | |
7760 | ||
7761 | static struct drm_framebuffer * | |
7762 | intel_framebuffer_create_for_mode(struct drm_device *dev, | |
7763 | struct drm_display_mode *mode, | |
7764 | int depth, int bpp) | |
7765 | { | |
7766 | struct drm_i915_gem_object *obj; | |
0fed39bd | 7767 | struct drm_mode_fb_cmd2 mode_cmd = { 0 }; |
d2dff872 CW |
7768 | |
7769 | obj = i915_gem_alloc_object(dev, | |
7770 | intel_framebuffer_size_for_mode(mode, bpp)); | |
7771 | if (obj == NULL) | |
7772 | return ERR_PTR(-ENOMEM); | |
7773 | ||
7774 | mode_cmd.width = mode->hdisplay; | |
7775 | mode_cmd.height = mode->vdisplay; | |
308e5bcb JB |
7776 | mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width, |
7777 | bpp); | |
5ca0c34a | 7778 | mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth); |
d2dff872 CW |
7779 | |
7780 | return intel_framebuffer_create(dev, &mode_cmd, obj); | |
7781 | } | |
7782 | ||
7783 | static struct drm_framebuffer * | |
7784 | mode_fits_in_fbdev(struct drm_device *dev, | |
7785 | struct drm_display_mode *mode) | |
7786 | { | |
4520f53a | 7787 | #ifdef CONFIG_DRM_I915_FBDEV |
d2dff872 CW |
7788 | struct drm_i915_private *dev_priv = dev->dev_private; |
7789 | struct drm_i915_gem_object *obj; | |
7790 | struct drm_framebuffer *fb; | |
7791 | ||
4c0e5528 | 7792 | if (!dev_priv->fbdev) |
d2dff872 CW |
7793 | return NULL; |
7794 | ||
4c0e5528 | 7795 | if (!dev_priv->fbdev->fb) |
d2dff872 CW |
7796 | return NULL; |
7797 | ||
4c0e5528 DV |
7798 | obj = dev_priv->fbdev->fb->obj; |
7799 | BUG_ON(!obj); | |
7800 | ||
8bcd4553 | 7801 | fb = &dev_priv->fbdev->fb->base; |
01f2c773 VS |
7802 | if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay, |
7803 | fb->bits_per_pixel)) | |
d2dff872 CW |
7804 | return NULL; |
7805 | ||
01f2c773 | 7806 | if (obj->base.size < mode->vdisplay * fb->pitches[0]) |
d2dff872 CW |
7807 | return NULL; |
7808 | ||
7809 | return fb; | |
4520f53a DV |
7810 | #else |
7811 | return NULL; | |
7812 | #endif | |
d2dff872 CW |
7813 | } |
7814 | ||
d2434ab7 | 7815 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
7173188d | 7816 | struct drm_display_mode *mode, |
8261b191 | 7817 | struct intel_load_detect_pipe *old) |
79e53945 JB |
7818 | { |
7819 | struct intel_crtc *intel_crtc; | |
d2434ab7 DV |
7820 | struct intel_encoder *intel_encoder = |
7821 | intel_attached_encoder(connector); | |
79e53945 | 7822 | struct drm_crtc *possible_crtc; |
4ef69c7a | 7823 | struct drm_encoder *encoder = &intel_encoder->base; |
79e53945 JB |
7824 | struct drm_crtc *crtc = NULL; |
7825 | struct drm_device *dev = encoder->dev; | |
94352cf9 | 7826 | struct drm_framebuffer *fb; |
79e53945 JB |
7827 | int i = -1; |
7828 | ||
d2dff872 CW |
7829 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
7830 | connector->base.id, drm_get_connector_name(connector), | |
7831 | encoder->base.id, drm_get_encoder_name(encoder)); | |
7832 | ||
79e53945 JB |
7833 | /* |
7834 | * Algorithm gets a little messy: | |
7a5e4805 | 7835 | * |
79e53945 JB |
7836 | * - if the connector already has an assigned crtc, use it (but make |
7837 | * sure it's on first) | |
7a5e4805 | 7838 | * |
79e53945 JB |
7839 | * - try to find the first unused crtc that can drive this connector, |
7840 | * and use that if we find one | |
79e53945 JB |
7841 | */ |
7842 | ||
7843 | /* See if we already have a CRTC for this connector */ | |
7844 | if (encoder->crtc) { | |
7845 | crtc = encoder->crtc; | |
8261b191 | 7846 | |
7b24056b DV |
7847 | mutex_lock(&crtc->mutex); |
7848 | ||
24218aac | 7849 | old->dpms_mode = connector->dpms; |
8261b191 CW |
7850 | old->load_detect_temp = false; |
7851 | ||
7852 | /* Make sure the crtc and connector are running */ | |
24218aac DV |
7853 | if (connector->dpms != DRM_MODE_DPMS_ON) |
7854 | connector->funcs->dpms(connector, DRM_MODE_DPMS_ON); | |
8261b191 | 7855 | |
7173188d | 7856 | return true; |
79e53945 JB |
7857 | } |
7858 | ||
7859 | /* Find an unused one (if possible) */ | |
7860 | list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) { | |
7861 | i++; | |
7862 | if (!(encoder->possible_crtcs & (1 << i))) | |
7863 | continue; | |
7864 | if (!possible_crtc->enabled) { | |
7865 | crtc = possible_crtc; | |
7866 | break; | |
7867 | } | |
79e53945 JB |
7868 | } |
7869 | ||
7870 | /* | |
7871 | * If we didn't find an unused CRTC, don't use any. | |
7872 | */ | |
7873 | if (!crtc) { | |
7173188d CW |
7874 | DRM_DEBUG_KMS("no pipe available for load-detect\n"); |
7875 | return false; | |
79e53945 JB |
7876 | } |
7877 | ||
7b24056b | 7878 | mutex_lock(&crtc->mutex); |
fc303101 DV |
7879 | intel_encoder->new_crtc = to_intel_crtc(crtc); |
7880 | to_intel_connector(connector)->new_encoder = intel_encoder; | |
79e53945 JB |
7881 | |
7882 | intel_crtc = to_intel_crtc(crtc); | |
412b61d8 VS |
7883 | intel_crtc->new_enabled = true; |
7884 | intel_crtc->new_config = &intel_crtc->config; | |
24218aac | 7885 | old->dpms_mode = connector->dpms; |
8261b191 | 7886 | old->load_detect_temp = true; |
d2dff872 | 7887 | old->release_fb = NULL; |
79e53945 | 7888 | |
6492711d CW |
7889 | if (!mode) |
7890 | mode = &load_detect_mode; | |
79e53945 | 7891 | |
d2dff872 CW |
7892 | /* We need a framebuffer large enough to accommodate all accesses |
7893 | * that the plane may generate whilst we perform load detection. | |
7894 | * We can not rely on the fbcon either being present (we get called | |
7895 | * during its initialisation to detect all boot displays, or it may | |
7896 | * not even exist) or that it is large enough to satisfy the | |
7897 | * requested mode. | |
7898 | */ | |
94352cf9 DV |
7899 | fb = mode_fits_in_fbdev(dev, mode); |
7900 | if (fb == NULL) { | |
d2dff872 | 7901 | DRM_DEBUG_KMS("creating tmp fb for load-detection\n"); |
94352cf9 DV |
7902 | fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32); |
7903 | old->release_fb = fb; | |
d2dff872 CW |
7904 | } else |
7905 | DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n"); | |
94352cf9 | 7906 | if (IS_ERR(fb)) { |
d2dff872 | 7907 | DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n"); |
412b61d8 | 7908 | goto fail; |
79e53945 | 7909 | } |
79e53945 | 7910 | |
c0c36b94 | 7911 | if (intel_set_mode(crtc, mode, 0, 0, fb)) { |
6492711d | 7912 | DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n"); |
d2dff872 CW |
7913 | if (old->release_fb) |
7914 | old->release_fb->funcs->destroy(old->release_fb); | |
412b61d8 | 7915 | goto fail; |
79e53945 | 7916 | } |
7173188d | 7917 | |
79e53945 | 7918 | /* let the connector get through one full cycle before testing */ |
9d0498a2 | 7919 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
7173188d | 7920 | return true; |
412b61d8 VS |
7921 | |
7922 | fail: | |
7923 | intel_crtc->new_enabled = crtc->enabled; | |
7924 | if (intel_crtc->new_enabled) | |
7925 | intel_crtc->new_config = &intel_crtc->config; | |
7926 | else | |
7927 | intel_crtc->new_config = NULL; | |
7928 | mutex_unlock(&crtc->mutex); | |
7929 | return false; | |
79e53945 JB |
7930 | } |
7931 | ||
d2434ab7 | 7932 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
8261b191 | 7933 | struct intel_load_detect_pipe *old) |
79e53945 | 7934 | { |
d2434ab7 DV |
7935 | struct intel_encoder *intel_encoder = |
7936 | intel_attached_encoder(connector); | |
4ef69c7a | 7937 | struct drm_encoder *encoder = &intel_encoder->base; |
7b24056b | 7938 | struct drm_crtc *crtc = encoder->crtc; |
412b61d8 | 7939 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
79e53945 | 7940 | |
d2dff872 CW |
7941 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", |
7942 | connector->base.id, drm_get_connector_name(connector), | |
7943 | encoder->base.id, drm_get_encoder_name(encoder)); | |
7944 | ||
8261b191 | 7945 | if (old->load_detect_temp) { |
fc303101 DV |
7946 | to_intel_connector(connector)->new_encoder = NULL; |
7947 | intel_encoder->new_crtc = NULL; | |
412b61d8 VS |
7948 | intel_crtc->new_enabled = false; |
7949 | intel_crtc->new_config = NULL; | |
fc303101 | 7950 | intel_set_mode(crtc, NULL, 0, 0, NULL); |
d2dff872 | 7951 | |
36206361 DV |
7952 | if (old->release_fb) { |
7953 | drm_framebuffer_unregister_private(old->release_fb); | |
7954 | drm_framebuffer_unreference(old->release_fb); | |
7955 | } | |
d2dff872 | 7956 | |
67c96400 | 7957 | mutex_unlock(&crtc->mutex); |
0622a53c | 7958 | return; |
79e53945 JB |
7959 | } |
7960 | ||
c751ce4f | 7961 | /* Switch crtc and encoder back off if necessary */ |
24218aac DV |
7962 | if (old->dpms_mode != DRM_MODE_DPMS_ON) |
7963 | connector->funcs->dpms(connector, old->dpms_mode); | |
7b24056b DV |
7964 | |
7965 | mutex_unlock(&crtc->mutex); | |
79e53945 JB |
7966 | } |
7967 | ||
da4a1efa VS |
7968 | static int i9xx_pll_refclk(struct drm_device *dev, |
7969 | const struct intel_crtc_config *pipe_config) | |
7970 | { | |
7971 | struct drm_i915_private *dev_priv = dev->dev_private; | |
7972 | u32 dpll = pipe_config->dpll_hw_state.dpll; | |
7973 | ||
7974 | if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN) | |
e91e941b | 7975 | return dev_priv->vbt.lvds_ssc_freq; |
da4a1efa VS |
7976 | else if (HAS_PCH_SPLIT(dev)) |
7977 | return 120000; | |
7978 | else if (!IS_GEN2(dev)) | |
7979 | return 96000; | |
7980 | else | |
7981 | return 48000; | |
7982 | } | |
7983 | ||
79e53945 | 7984 | /* Returns the clock of the currently programmed mode of the given pipe. */ |
f1f644dc JB |
7985 | static void i9xx_crtc_clock_get(struct intel_crtc *crtc, |
7986 | struct intel_crtc_config *pipe_config) | |
79e53945 | 7987 | { |
f1f644dc | 7988 | struct drm_device *dev = crtc->base.dev; |
79e53945 | 7989 | struct drm_i915_private *dev_priv = dev->dev_private; |
f1f644dc | 7990 | int pipe = pipe_config->cpu_transcoder; |
293623f7 | 7991 | u32 dpll = pipe_config->dpll_hw_state.dpll; |
79e53945 JB |
7992 | u32 fp; |
7993 | intel_clock_t clock; | |
da4a1efa | 7994 | int refclk = i9xx_pll_refclk(dev, pipe_config); |
79e53945 JB |
7995 | |
7996 | if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0) | |
293623f7 | 7997 | fp = pipe_config->dpll_hw_state.fp0; |
79e53945 | 7998 | else |
293623f7 | 7999 | fp = pipe_config->dpll_hw_state.fp1; |
79e53945 JB |
8000 | |
8001 | clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT; | |
f2b115e6 AJ |
8002 | if (IS_PINEVIEW(dev)) { |
8003 | clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1; | |
8004 | clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
2177832f SL |
8005 | } else { |
8006 | clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT; | |
8007 | clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT; | |
8008 | } | |
8009 | ||
a6c45cf0 | 8010 | if (!IS_GEN2(dev)) { |
f2b115e6 AJ |
8011 | if (IS_PINEVIEW(dev)) |
8012 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >> | |
8013 | DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW); | |
2177832f SL |
8014 | else |
8015 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >> | |
79e53945 JB |
8016 | DPLL_FPA01_P1_POST_DIV_SHIFT); |
8017 | ||
8018 | switch (dpll & DPLL_MODE_MASK) { | |
8019 | case DPLLB_MODE_DAC_SERIAL: | |
8020 | clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ? | |
8021 | 5 : 10; | |
8022 | break; | |
8023 | case DPLLB_MODE_LVDS: | |
8024 | clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ? | |
8025 | 7 : 14; | |
8026 | break; | |
8027 | default: | |
28c97730 | 8028 | DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed " |
79e53945 | 8029 | "mode\n", (int)(dpll & DPLL_MODE_MASK)); |
f1f644dc | 8030 | return; |
79e53945 JB |
8031 | } |
8032 | ||
ac58c3f0 | 8033 | if (IS_PINEVIEW(dev)) |
da4a1efa | 8034 | pineview_clock(refclk, &clock); |
ac58c3f0 | 8035 | else |
da4a1efa | 8036 | i9xx_clock(refclk, &clock); |
79e53945 | 8037 | } else { |
0fb58223 | 8038 | u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS); |
b1c560d1 | 8039 | bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN); |
79e53945 JB |
8040 | |
8041 | if (is_lvds) { | |
8042 | clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >> | |
8043 | DPLL_FPA01_P1_POST_DIV_SHIFT); | |
b1c560d1 VS |
8044 | |
8045 | if (lvds & LVDS_CLKB_POWER_UP) | |
8046 | clock.p2 = 7; | |
8047 | else | |
8048 | clock.p2 = 14; | |
79e53945 JB |
8049 | } else { |
8050 | if (dpll & PLL_P1_DIVIDE_BY_TWO) | |
8051 | clock.p1 = 2; | |
8052 | else { | |
8053 | clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >> | |
8054 | DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; | |
8055 | } | |
8056 | if (dpll & PLL_P2_DIVIDE_BY_4) | |
8057 | clock.p2 = 4; | |
8058 | else | |
8059 | clock.p2 = 2; | |
79e53945 | 8060 | } |
da4a1efa VS |
8061 | |
8062 | i9xx_clock(refclk, &clock); | |
79e53945 JB |
8063 | } |
8064 | ||
18442d08 VS |
8065 | /* |
8066 | * This value includes pixel_multiplier. We will use | |
241bfc38 | 8067 | * port_clock to compute adjusted_mode.crtc_clock in the |
18442d08 VS |
8068 | * encoder's get_config() function. |
8069 | */ | |
8070 | pipe_config->port_clock = clock.dot; | |
f1f644dc JB |
8071 | } |
8072 | ||
6878da05 VS |
8073 | int intel_dotclock_calculate(int link_freq, |
8074 | const struct intel_link_m_n *m_n) | |
f1f644dc | 8075 | { |
f1f644dc JB |
8076 | /* |
8077 | * The calculation for the data clock is: | |
1041a02f | 8078 | * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp |
f1f644dc | 8079 | * But we want to avoid losing precison if possible, so: |
1041a02f | 8080 | * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp)) |
f1f644dc JB |
8081 | * |
8082 | * and the link clock is simpler: | |
1041a02f | 8083 | * link_clock = (m * link_clock) / n |
f1f644dc JB |
8084 | */ |
8085 | ||
6878da05 VS |
8086 | if (!m_n->link_n) |
8087 | return 0; | |
f1f644dc | 8088 | |
6878da05 VS |
8089 | return div_u64((u64)m_n->link_m * link_freq, m_n->link_n); |
8090 | } | |
f1f644dc | 8091 | |
18442d08 VS |
8092 | static void ironlake_pch_clock_get(struct intel_crtc *crtc, |
8093 | struct intel_crtc_config *pipe_config) | |
6878da05 VS |
8094 | { |
8095 | struct drm_device *dev = crtc->base.dev; | |
79e53945 | 8096 | |
18442d08 VS |
8097 | /* read out port_clock from the DPLL */ |
8098 | i9xx_crtc_clock_get(crtc, pipe_config); | |
f1f644dc | 8099 | |
f1f644dc | 8100 | /* |
18442d08 | 8101 | * This value does not include pixel_multiplier. |
241bfc38 | 8102 | * We will check that port_clock and adjusted_mode.crtc_clock |
18442d08 VS |
8103 | * agree once we know their relationship in the encoder's |
8104 | * get_config() function. | |
79e53945 | 8105 | */ |
241bfc38 | 8106 | pipe_config->adjusted_mode.crtc_clock = |
18442d08 VS |
8107 | intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000, |
8108 | &pipe_config->fdi_m_n); | |
79e53945 JB |
8109 | } |
8110 | ||
8111 | /** Returns the currently programmed mode of the given pipe. */ | |
8112 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, | |
8113 | struct drm_crtc *crtc) | |
8114 | { | |
548f245b | 8115 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 | 8116 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
3b117c8f | 8117 | enum transcoder cpu_transcoder = intel_crtc->config.cpu_transcoder; |
79e53945 | 8118 | struct drm_display_mode *mode; |
f1f644dc | 8119 | struct intel_crtc_config pipe_config; |
fe2b8f9d PZ |
8120 | int htot = I915_READ(HTOTAL(cpu_transcoder)); |
8121 | int hsync = I915_READ(HSYNC(cpu_transcoder)); | |
8122 | int vtot = I915_READ(VTOTAL(cpu_transcoder)); | |
8123 | int vsync = I915_READ(VSYNC(cpu_transcoder)); | |
293623f7 | 8124 | enum pipe pipe = intel_crtc->pipe; |
79e53945 JB |
8125 | |
8126 | mode = kzalloc(sizeof(*mode), GFP_KERNEL); | |
8127 | if (!mode) | |
8128 | return NULL; | |
8129 | ||
f1f644dc JB |
8130 | /* |
8131 | * Construct a pipe_config sufficient for getting the clock info | |
8132 | * back out of crtc_clock_get. | |
8133 | * | |
8134 | * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need | |
8135 | * to use a real value here instead. | |
8136 | */ | |
293623f7 | 8137 | pipe_config.cpu_transcoder = (enum transcoder) pipe; |
f1f644dc | 8138 | pipe_config.pixel_multiplier = 1; |
293623f7 VS |
8139 | pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe)); |
8140 | pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe)); | |
8141 | pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe)); | |
f1f644dc JB |
8142 | i9xx_crtc_clock_get(intel_crtc, &pipe_config); |
8143 | ||
773ae034 | 8144 | mode->clock = pipe_config.port_clock / pipe_config.pixel_multiplier; |
79e53945 JB |
8145 | mode->hdisplay = (htot & 0xffff) + 1; |
8146 | mode->htotal = ((htot & 0xffff0000) >> 16) + 1; | |
8147 | mode->hsync_start = (hsync & 0xffff) + 1; | |
8148 | mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; | |
8149 | mode->vdisplay = (vtot & 0xffff) + 1; | |
8150 | mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1; | |
8151 | mode->vsync_start = (vsync & 0xffff) + 1; | |
8152 | mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1; | |
8153 | ||
8154 | drm_mode_set_name(mode); | |
79e53945 JB |
8155 | |
8156 | return mode; | |
8157 | } | |
8158 | ||
3dec0095 | 8159 | static void intel_increase_pllclock(struct drm_crtc *crtc) |
652c393a JB |
8160 | { |
8161 | struct drm_device *dev = crtc->dev; | |
8162 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8163 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8164 | int pipe = intel_crtc->pipe; | |
dbdc6479 JB |
8165 | int dpll_reg = DPLL(pipe); |
8166 | int dpll; | |
652c393a | 8167 | |
bad720ff | 8168 | if (HAS_PCH_SPLIT(dev)) |
652c393a JB |
8169 | return; |
8170 | ||
8171 | if (!dev_priv->lvds_downclock_avail) | |
8172 | return; | |
8173 | ||
dbdc6479 | 8174 | dpll = I915_READ(dpll_reg); |
652c393a | 8175 | if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) { |
44d98a61 | 8176 | DRM_DEBUG_DRIVER("upclocking LVDS\n"); |
652c393a | 8177 | |
8ac5a6d5 | 8178 | assert_panel_unlocked(dev_priv, pipe); |
652c393a JB |
8179 | |
8180 | dpll &= ~DISPLAY_RATE_SELECT_FPA1; | |
8181 | I915_WRITE(dpll_reg, dpll); | |
9d0498a2 | 8182 | intel_wait_for_vblank(dev, pipe); |
dbdc6479 | 8183 | |
652c393a JB |
8184 | dpll = I915_READ(dpll_reg); |
8185 | if (dpll & DISPLAY_RATE_SELECT_FPA1) | |
44d98a61 | 8186 | DRM_DEBUG_DRIVER("failed to upclock LVDS!\n"); |
652c393a | 8187 | } |
652c393a JB |
8188 | } |
8189 | ||
8190 | static void intel_decrease_pllclock(struct drm_crtc *crtc) | |
8191 | { | |
8192 | struct drm_device *dev = crtc->dev; | |
8193 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8194 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
652c393a | 8195 | |
bad720ff | 8196 | if (HAS_PCH_SPLIT(dev)) |
652c393a JB |
8197 | return; |
8198 | ||
8199 | if (!dev_priv->lvds_downclock_avail) | |
8200 | return; | |
8201 | ||
8202 | /* | |
8203 | * Since this is called by a timer, we should never get here in | |
8204 | * the manual case. | |
8205 | */ | |
8206 | if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) { | |
dc257cf1 DV |
8207 | int pipe = intel_crtc->pipe; |
8208 | int dpll_reg = DPLL(pipe); | |
8209 | int dpll; | |
f6e5b160 | 8210 | |
44d98a61 | 8211 | DRM_DEBUG_DRIVER("downclocking LVDS\n"); |
652c393a | 8212 | |
8ac5a6d5 | 8213 | assert_panel_unlocked(dev_priv, pipe); |
652c393a | 8214 | |
dc257cf1 | 8215 | dpll = I915_READ(dpll_reg); |
652c393a JB |
8216 | dpll |= DISPLAY_RATE_SELECT_FPA1; |
8217 | I915_WRITE(dpll_reg, dpll); | |
9d0498a2 | 8218 | intel_wait_for_vblank(dev, pipe); |
652c393a JB |
8219 | dpll = I915_READ(dpll_reg); |
8220 | if (!(dpll & DISPLAY_RATE_SELECT_FPA1)) | |
44d98a61 | 8221 | DRM_DEBUG_DRIVER("failed to downclock LVDS!\n"); |
652c393a JB |
8222 | } |
8223 | ||
8224 | } | |
8225 | ||
f047e395 CW |
8226 | void intel_mark_busy(struct drm_device *dev) |
8227 | { | |
c67a470b PZ |
8228 | struct drm_i915_private *dev_priv = dev->dev_private; |
8229 | ||
f62a0076 CW |
8230 | if (dev_priv->mm.busy) |
8231 | return; | |
8232 | ||
86c4ec0d | 8233 | hsw_disable_package_c8(dev_priv); |
c67a470b | 8234 | i915_update_gfx_val(dev_priv); |
f62a0076 | 8235 | dev_priv->mm.busy = true; |
f047e395 CW |
8236 | } |
8237 | ||
8238 | void intel_mark_idle(struct drm_device *dev) | |
652c393a | 8239 | { |
c67a470b | 8240 | struct drm_i915_private *dev_priv = dev->dev_private; |
652c393a | 8241 | struct drm_crtc *crtc; |
652c393a | 8242 | |
f62a0076 CW |
8243 | if (!dev_priv->mm.busy) |
8244 | return; | |
8245 | ||
8246 | dev_priv->mm.busy = false; | |
8247 | ||
d330a953 | 8248 | if (!i915.powersave) |
bb4cdd53 | 8249 | goto out; |
652c393a | 8250 | |
652c393a | 8251 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
652c393a JB |
8252 | if (!crtc->fb) |
8253 | continue; | |
8254 | ||
725a5b54 | 8255 | intel_decrease_pllclock(crtc); |
652c393a | 8256 | } |
b29c19b6 | 8257 | |
3d13ef2e | 8258 | if (INTEL_INFO(dev)->gen >= 6) |
b29c19b6 | 8259 | gen6_rps_idle(dev->dev_private); |
bb4cdd53 PZ |
8260 | |
8261 | out: | |
86c4ec0d | 8262 | hsw_enable_package_c8(dev_priv); |
652c393a JB |
8263 | } |
8264 | ||
c65355bb CW |
8265 | void intel_mark_fb_busy(struct drm_i915_gem_object *obj, |
8266 | struct intel_ring_buffer *ring) | |
652c393a | 8267 | { |
f047e395 CW |
8268 | struct drm_device *dev = obj->base.dev; |
8269 | struct drm_crtc *crtc; | |
652c393a | 8270 | |
d330a953 | 8271 | if (!i915.powersave) |
acb87dfb CW |
8272 | return; |
8273 | ||
652c393a JB |
8274 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
8275 | if (!crtc->fb) | |
8276 | continue; | |
8277 | ||
c65355bb CW |
8278 | if (to_intel_framebuffer(crtc->fb)->obj != obj) |
8279 | continue; | |
8280 | ||
8281 | intel_increase_pllclock(crtc); | |
8282 | if (ring && intel_fbc_enabled(dev)) | |
8283 | ring->fbc_dirty = true; | |
652c393a JB |
8284 | } |
8285 | } | |
8286 | ||
79e53945 JB |
8287 | static void intel_crtc_destroy(struct drm_crtc *crtc) |
8288 | { | |
8289 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
67e77c5a DV |
8290 | struct drm_device *dev = crtc->dev; |
8291 | struct intel_unpin_work *work; | |
8292 | unsigned long flags; | |
8293 | ||
8294 | spin_lock_irqsave(&dev->event_lock, flags); | |
8295 | work = intel_crtc->unpin_work; | |
8296 | intel_crtc->unpin_work = NULL; | |
8297 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
8298 | ||
8299 | if (work) { | |
8300 | cancel_work_sync(&work->work); | |
8301 | kfree(work); | |
8302 | } | |
79e53945 | 8303 | |
40ccc72b MK |
8304 | intel_crtc_cursor_set(crtc, NULL, 0, 0, 0); |
8305 | ||
79e53945 | 8306 | drm_crtc_cleanup(crtc); |
67e77c5a | 8307 | |
79e53945 JB |
8308 | kfree(intel_crtc); |
8309 | } | |
8310 | ||
6b95a207 KH |
8311 | static void intel_unpin_work_fn(struct work_struct *__work) |
8312 | { | |
8313 | struct intel_unpin_work *work = | |
8314 | container_of(__work, struct intel_unpin_work, work); | |
b4a98e57 | 8315 | struct drm_device *dev = work->crtc->dev; |
6b95a207 | 8316 | |
b4a98e57 | 8317 | mutex_lock(&dev->struct_mutex); |
1690e1eb | 8318 | intel_unpin_fb_obj(work->old_fb_obj); |
05394f39 CW |
8319 | drm_gem_object_unreference(&work->pending_flip_obj->base); |
8320 | drm_gem_object_unreference(&work->old_fb_obj->base); | |
d9e86c0e | 8321 | |
b4a98e57 CW |
8322 | intel_update_fbc(dev); |
8323 | mutex_unlock(&dev->struct_mutex); | |
8324 | ||
8325 | BUG_ON(atomic_read(&to_intel_crtc(work->crtc)->unpin_work_count) == 0); | |
8326 | atomic_dec(&to_intel_crtc(work->crtc)->unpin_work_count); | |
8327 | ||
6b95a207 KH |
8328 | kfree(work); |
8329 | } | |
8330 | ||
1afe3e9d | 8331 | static void do_intel_finish_page_flip(struct drm_device *dev, |
49b14a5c | 8332 | struct drm_crtc *crtc) |
6b95a207 KH |
8333 | { |
8334 | drm_i915_private_t *dev_priv = dev->dev_private; | |
6b95a207 KH |
8335 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8336 | struct intel_unpin_work *work; | |
6b95a207 KH |
8337 | unsigned long flags; |
8338 | ||
8339 | /* Ignore early vblank irqs */ | |
8340 | if (intel_crtc == NULL) | |
8341 | return; | |
8342 | ||
8343 | spin_lock_irqsave(&dev->event_lock, flags); | |
8344 | work = intel_crtc->unpin_work; | |
e7d841ca CW |
8345 | |
8346 | /* Ensure we don't miss a work->pending update ... */ | |
8347 | smp_rmb(); | |
8348 | ||
8349 | if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) { | |
6b95a207 KH |
8350 | spin_unlock_irqrestore(&dev->event_lock, flags); |
8351 | return; | |
8352 | } | |
8353 | ||
e7d841ca CW |
8354 | /* and that the unpin work is consistent wrt ->pending. */ |
8355 | smp_rmb(); | |
8356 | ||
6b95a207 | 8357 | intel_crtc->unpin_work = NULL; |
6b95a207 | 8358 | |
45a066eb RC |
8359 | if (work->event) |
8360 | drm_send_vblank_event(dev, intel_crtc->pipe, work->event); | |
6b95a207 | 8361 | |
0af7e4df MK |
8362 | drm_vblank_put(dev, intel_crtc->pipe); |
8363 | ||
6b95a207 KH |
8364 | spin_unlock_irqrestore(&dev->event_lock, flags); |
8365 | ||
2c10d571 | 8366 | wake_up_all(&dev_priv->pending_flip_queue); |
b4a98e57 CW |
8367 | |
8368 | queue_work(dev_priv->wq, &work->work); | |
e5510fac JB |
8369 | |
8370 | trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj); | |
6b95a207 KH |
8371 | } |
8372 | ||
1afe3e9d JB |
8373 | void intel_finish_page_flip(struct drm_device *dev, int pipe) |
8374 | { | |
8375 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8376 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
8377 | ||
49b14a5c | 8378 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
8379 | } |
8380 | ||
8381 | void intel_finish_page_flip_plane(struct drm_device *dev, int plane) | |
8382 | { | |
8383 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8384 | struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane]; | |
8385 | ||
49b14a5c | 8386 | do_intel_finish_page_flip(dev, crtc); |
1afe3e9d JB |
8387 | } |
8388 | ||
6b95a207 KH |
8389 | void intel_prepare_page_flip(struct drm_device *dev, int plane) |
8390 | { | |
8391 | drm_i915_private_t *dev_priv = dev->dev_private; | |
8392 | struct intel_crtc *intel_crtc = | |
8393 | to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]); | |
8394 | unsigned long flags; | |
8395 | ||
e7d841ca CW |
8396 | /* NB: An MMIO update of the plane base pointer will also |
8397 | * generate a page-flip completion irq, i.e. every modeset | |
8398 | * is also accompanied by a spurious intel_prepare_page_flip(). | |
8399 | */ | |
6b95a207 | 8400 | spin_lock_irqsave(&dev->event_lock, flags); |
e7d841ca CW |
8401 | if (intel_crtc->unpin_work) |
8402 | atomic_inc_not_zero(&intel_crtc->unpin_work->pending); | |
6b95a207 KH |
8403 | spin_unlock_irqrestore(&dev->event_lock, flags); |
8404 | } | |
8405 | ||
e7d841ca CW |
8406 | inline static void intel_mark_page_flip_active(struct intel_crtc *intel_crtc) |
8407 | { | |
8408 | /* Ensure that the work item is consistent when activating it ... */ | |
8409 | smp_wmb(); | |
8410 | atomic_set(&intel_crtc->unpin_work->pending, INTEL_FLIP_PENDING); | |
8411 | /* and that it is marked active as soon as the irq could fire. */ | |
8412 | smp_wmb(); | |
8413 | } | |
8414 | ||
8c9f3aaf JB |
8415 | static int intel_gen2_queue_flip(struct drm_device *dev, |
8416 | struct drm_crtc *crtc, | |
8417 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8418 | struct drm_i915_gem_object *obj, |
8419 | uint32_t flags) | |
8c9f3aaf JB |
8420 | { |
8421 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8422 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8c9f3aaf | 8423 | u32 flip_mask; |
6d90c952 | 8424 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
8425 | int ret; |
8426 | ||
6d90c952 | 8427 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 8428 | if (ret) |
83d4092b | 8429 | goto err; |
8c9f3aaf | 8430 | |
6d90c952 | 8431 | ret = intel_ring_begin(ring, 6); |
8c9f3aaf | 8432 | if (ret) |
83d4092b | 8433 | goto err_unpin; |
8c9f3aaf JB |
8434 | |
8435 | /* Can't queue multiple flips, so wait for the previous | |
8436 | * one to finish before executing the next. | |
8437 | */ | |
8438 | if (intel_crtc->plane) | |
8439 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
8440 | else | |
8441 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
8442 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
8443 | intel_ring_emit(ring, MI_NOOP); | |
8444 | intel_ring_emit(ring, MI_DISPLAY_FLIP | | |
8445 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
8446 | intel_ring_emit(ring, fb->pitches[0]); | |
f343c5f6 | 8447 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); |
6d90c952 | 8448 | intel_ring_emit(ring, 0); /* aux display base address, unused */ |
e7d841ca CW |
8449 | |
8450 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 8451 | __intel_ring_advance(ring); |
83d4092b CW |
8452 | return 0; |
8453 | ||
8454 | err_unpin: | |
8455 | intel_unpin_fb_obj(obj); | |
8456 | err: | |
8c9f3aaf JB |
8457 | return ret; |
8458 | } | |
8459 | ||
8460 | static int intel_gen3_queue_flip(struct drm_device *dev, | |
8461 | struct drm_crtc *crtc, | |
8462 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8463 | struct drm_i915_gem_object *obj, |
8464 | uint32_t flags) | |
8c9f3aaf JB |
8465 | { |
8466 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8467 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8c9f3aaf | 8468 | u32 flip_mask; |
6d90c952 | 8469 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
8470 | int ret; |
8471 | ||
6d90c952 | 8472 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 8473 | if (ret) |
83d4092b | 8474 | goto err; |
8c9f3aaf | 8475 | |
6d90c952 | 8476 | ret = intel_ring_begin(ring, 6); |
8c9f3aaf | 8477 | if (ret) |
83d4092b | 8478 | goto err_unpin; |
8c9f3aaf JB |
8479 | |
8480 | if (intel_crtc->plane) | |
8481 | flip_mask = MI_WAIT_FOR_PLANE_B_FLIP; | |
8482 | else | |
8483 | flip_mask = MI_WAIT_FOR_PLANE_A_FLIP; | |
6d90c952 DV |
8484 | intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask); |
8485 | intel_ring_emit(ring, MI_NOOP); | |
8486 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | | |
8487 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
8488 | intel_ring_emit(ring, fb->pitches[0]); | |
f343c5f6 | 8489 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); |
6d90c952 DV |
8490 | intel_ring_emit(ring, MI_NOOP); |
8491 | ||
e7d841ca | 8492 | intel_mark_page_flip_active(intel_crtc); |
09246732 | 8493 | __intel_ring_advance(ring); |
83d4092b CW |
8494 | return 0; |
8495 | ||
8496 | err_unpin: | |
8497 | intel_unpin_fb_obj(obj); | |
8498 | err: | |
8c9f3aaf JB |
8499 | return ret; |
8500 | } | |
8501 | ||
8502 | static int intel_gen4_queue_flip(struct drm_device *dev, | |
8503 | struct drm_crtc *crtc, | |
8504 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8505 | struct drm_i915_gem_object *obj, |
8506 | uint32_t flags) | |
8c9f3aaf JB |
8507 | { |
8508 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8509 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8510 | uint32_t pf, pipesrc; | |
6d90c952 | 8511 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
8512 | int ret; |
8513 | ||
6d90c952 | 8514 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 8515 | if (ret) |
83d4092b | 8516 | goto err; |
8c9f3aaf | 8517 | |
6d90c952 | 8518 | ret = intel_ring_begin(ring, 4); |
8c9f3aaf | 8519 | if (ret) |
83d4092b | 8520 | goto err_unpin; |
8c9f3aaf JB |
8521 | |
8522 | /* i965+ uses the linear or tiled offsets from the | |
8523 | * Display Registers (which do not change across a page-flip) | |
8524 | * so we need only reprogram the base address. | |
8525 | */ | |
6d90c952 DV |
8526 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
8527 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
8528 | intel_ring_emit(ring, fb->pitches[0]); | |
c2c75131 | 8529 | intel_ring_emit(ring, |
f343c5f6 | 8530 | (i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset) | |
c2c75131 | 8531 | obj->tiling_mode); |
8c9f3aaf JB |
8532 | |
8533 | /* XXX Enabling the panel-fitter across page-flip is so far | |
8534 | * untested on non-native modes, so ignore it for now. | |
8535 | * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE; | |
8536 | */ | |
8537 | pf = 0; | |
8538 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; | |
6d90c952 | 8539 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca CW |
8540 | |
8541 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 8542 | __intel_ring_advance(ring); |
83d4092b CW |
8543 | return 0; |
8544 | ||
8545 | err_unpin: | |
8546 | intel_unpin_fb_obj(obj); | |
8547 | err: | |
8c9f3aaf JB |
8548 | return ret; |
8549 | } | |
8550 | ||
8551 | static int intel_gen6_queue_flip(struct drm_device *dev, | |
8552 | struct drm_crtc *crtc, | |
8553 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8554 | struct drm_i915_gem_object *obj, |
8555 | uint32_t flags) | |
8c9f3aaf JB |
8556 | { |
8557 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8558 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
6d90c952 | 8559 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
8c9f3aaf JB |
8560 | uint32_t pf, pipesrc; |
8561 | int ret; | |
8562 | ||
6d90c952 | 8563 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); |
8c9f3aaf | 8564 | if (ret) |
83d4092b | 8565 | goto err; |
8c9f3aaf | 8566 | |
6d90c952 | 8567 | ret = intel_ring_begin(ring, 4); |
8c9f3aaf | 8568 | if (ret) |
83d4092b | 8569 | goto err_unpin; |
8c9f3aaf | 8570 | |
6d90c952 DV |
8571 | intel_ring_emit(ring, MI_DISPLAY_FLIP | |
8572 | MI_DISPLAY_FLIP_PLANE(intel_crtc->plane)); | |
8573 | intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode); | |
f343c5f6 | 8574 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); |
8c9f3aaf | 8575 | |
dc257cf1 DV |
8576 | /* Contrary to the suggestions in the documentation, |
8577 | * "Enable Panel Fitter" does not seem to be required when page | |
8578 | * flipping with a non-native mode, and worse causes a normal | |
8579 | * modeset to fail. | |
8580 | * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE; | |
8581 | */ | |
8582 | pf = 0; | |
8c9f3aaf | 8583 | pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; |
6d90c952 | 8584 | intel_ring_emit(ring, pf | pipesrc); |
e7d841ca CW |
8585 | |
8586 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 8587 | __intel_ring_advance(ring); |
83d4092b CW |
8588 | return 0; |
8589 | ||
8590 | err_unpin: | |
8591 | intel_unpin_fb_obj(obj); | |
8592 | err: | |
8c9f3aaf JB |
8593 | return ret; |
8594 | } | |
8595 | ||
7c9017e5 JB |
8596 | static int intel_gen7_queue_flip(struct drm_device *dev, |
8597 | struct drm_crtc *crtc, | |
8598 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8599 | struct drm_i915_gem_object *obj, |
8600 | uint32_t flags) | |
7c9017e5 JB |
8601 | { |
8602 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8603 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
ffe74d75 | 8604 | struct intel_ring_buffer *ring; |
cb05d8de | 8605 | uint32_t plane_bit = 0; |
ffe74d75 CW |
8606 | int len, ret; |
8607 | ||
8608 | ring = obj->ring; | |
1c5fd085 | 8609 | if (IS_VALLEYVIEW(dev) || ring == NULL || ring->id != RCS) |
ffe74d75 | 8610 | ring = &dev_priv->ring[BCS]; |
7c9017e5 JB |
8611 | |
8612 | ret = intel_pin_and_fence_fb_obj(dev, obj, ring); | |
8613 | if (ret) | |
83d4092b | 8614 | goto err; |
7c9017e5 | 8615 | |
cb05d8de DV |
8616 | switch(intel_crtc->plane) { |
8617 | case PLANE_A: | |
8618 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A; | |
8619 | break; | |
8620 | case PLANE_B: | |
8621 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B; | |
8622 | break; | |
8623 | case PLANE_C: | |
8624 | plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C; | |
8625 | break; | |
8626 | default: | |
8627 | WARN_ONCE(1, "unknown plane in flip command\n"); | |
8628 | ret = -ENODEV; | |
ab3951eb | 8629 | goto err_unpin; |
cb05d8de DV |
8630 | } |
8631 | ||
ffe74d75 CW |
8632 | len = 4; |
8633 | if (ring->id == RCS) | |
8634 | len += 6; | |
8635 | ||
f66fab8e VS |
8636 | /* |
8637 | * BSpec MI_DISPLAY_FLIP for IVB: | |
8638 | * "The full packet must be contained within the same cache line." | |
8639 | * | |
8640 | * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same | |
8641 | * cacheline, if we ever start emitting more commands before | |
8642 | * the MI_DISPLAY_FLIP we may need to first emit everything else, | |
8643 | * then do the cacheline alignment, and finally emit the | |
8644 | * MI_DISPLAY_FLIP. | |
8645 | */ | |
8646 | ret = intel_ring_cacheline_align(ring); | |
8647 | if (ret) | |
8648 | goto err_unpin; | |
8649 | ||
ffe74d75 | 8650 | ret = intel_ring_begin(ring, len); |
7c9017e5 | 8651 | if (ret) |
83d4092b | 8652 | goto err_unpin; |
7c9017e5 | 8653 | |
ffe74d75 CW |
8654 | /* Unmask the flip-done completion message. Note that the bspec says that |
8655 | * we should do this for both the BCS and RCS, and that we must not unmask | |
8656 | * more than one flip event at any time (or ensure that one flip message | |
8657 | * can be sent by waiting for flip-done prior to queueing new flips). | |
8658 | * Experimentation says that BCS works despite DERRMR masking all | |
8659 | * flip-done completion events and that unmasking all planes at once | |
8660 | * for the RCS also doesn't appear to drop events. Setting the DERRMR | |
8661 | * to zero does lead to lockups within MI_DISPLAY_FLIP. | |
8662 | */ | |
8663 | if (ring->id == RCS) { | |
8664 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1)); | |
8665 | intel_ring_emit(ring, DERRMR); | |
8666 | intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE | | |
8667 | DERRMR_PIPEB_PRI_FLIP_DONE | | |
8668 | DERRMR_PIPEC_PRI_FLIP_DONE)); | |
22613c96 VS |
8669 | intel_ring_emit(ring, MI_STORE_REGISTER_MEM(1) | |
8670 | MI_SRM_LRM_GLOBAL_GTT); | |
ffe74d75 CW |
8671 | intel_ring_emit(ring, DERRMR); |
8672 | intel_ring_emit(ring, ring->scratch.gtt_offset + 256); | |
8673 | } | |
8674 | ||
cb05d8de | 8675 | intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit); |
01f2c773 | 8676 | intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode)); |
f343c5f6 | 8677 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset); |
7c9017e5 | 8678 | intel_ring_emit(ring, (MI_NOOP)); |
e7d841ca CW |
8679 | |
8680 | intel_mark_page_flip_active(intel_crtc); | |
09246732 | 8681 | __intel_ring_advance(ring); |
83d4092b CW |
8682 | return 0; |
8683 | ||
8684 | err_unpin: | |
8685 | intel_unpin_fb_obj(obj); | |
8686 | err: | |
7c9017e5 JB |
8687 | return ret; |
8688 | } | |
8689 | ||
8c9f3aaf JB |
8690 | static int intel_default_queue_flip(struct drm_device *dev, |
8691 | struct drm_crtc *crtc, | |
8692 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8693 | struct drm_i915_gem_object *obj, |
8694 | uint32_t flags) | |
8c9f3aaf JB |
8695 | { |
8696 | return -ENODEV; | |
8697 | } | |
8698 | ||
6b95a207 KH |
8699 | static int intel_crtc_page_flip(struct drm_crtc *crtc, |
8700 | struct drm_framebuffer *fb, | |
ed8d1975 KP |
8701 | struct drm_pending_vblank_event *event, |
8702 | uint32_t page_flip_flags) | |
6b95a207 KH |
8703 | { |
8704 | struct drm_device *dev = crtc->dev; | |
8705 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4a35f83b VS |
8706 | struct drm_framebuffer *old_fb = crtc->fb; |
8707 | struct drm_i915_gem_object *obj = to_intel_framebuffer(fb)->obj; | |
6b95a207 KH |
8708 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
8709 | struct intel_unpin_work *work; | |
8c9f3aaf | 8710 | unsigned long flags; |
52e68630 | 8711 | int ret; |
6b95a207 | 8712 | |
e6a595d2 VS |
8713 | /* Can't change pixel format via MI display flips. */ |
8714 | if (fb->pixel_format != crtc->fb->pixel_format) | |
8715 | return -EINVAL; | |
8716 | ||
8717 | /* | |
8718 | * TILEOFF/LINOFF registers can't be changed via MI display flips. | |
8719 | * Note that pitch changes could also affect these register. | |
8720 | */ | |
8721 | if (INTEL_INFO(dev)->gen > 3 && | |
8722 | (fb->offsets[0] != crtc->fb->offsets[0] || | |
8723 | fb->pitches[0] != crtc->fb->pitches[0])) | |
8724 | return -EINVAL; | |
8725 | ||
f900db47 CW |
8726 | if (i915_terminally_wedged(&dev_priv->gpu_error)) |
8727 | goto out_hang; | |
8728 | ||
b14c5679 | 8729 | work = kzalloc(sizeof(*work), GFP_KERNEL); |
6b95a207 KH |
8730 | if (work == NULL) |
8731 | return -ENOMEM; | |
8732 | ||
6b95a207 | 8733 | work->event = event; |
b4a98e57 | 8734 | work->crtc = crtc; |
4a35f83b | 8735 | work->old_fb_obj = to_intel_framebuffer(old_fb)->obj; |
6b95a207 KH |
8736 | INIT_WORK(&work->work, intel_unpin_work_fn); |
8737 | ||
7317c75e JB |
8738 | ret = drm_vblank_get(dev, intel_crtc->pipe); |
8739 | if (ret) | |
8740 | goto free_work; | |
8741 | ||
6b95a207 KH |
8742 | /* We borrow the event spin lock for protecting unpin_work */ |
8743 | spin_lock_irqsave(&dev->event_lock, flags); | |
8744 | if (intel_crtc->unpin_work) { | |
8745 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
8746 | kfree(work); | |
7317c75e | 8747 | drm_vblank_put(dev, intel_crtc->pipe); |
468f0b44 CW |
8748 | |
8749 | DRM_DEBUG_DRIVER("flip queue: crtc already busy\n"); | |
6b95a207 KH |
8750 | return -EBUSY; |
8751 | } | |
8752 | intel_crtc->unpin_work = work; | |
8753 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
8754 | ||
b4a98e57 CW |
8755 | if (atomic_read(&intel_crtc->unpin_work_count) >= 2) |
8756 | flush_workqueue(dev_priv->wq); | |
8757 | ||
79158103 CW |
8758 | ret = i915_mutex_lock_interruptible(dev); |
8759 | if (ret) | |
8760 | goto cleanup; | |
6b95a207 | 8761 | |
75dfca80 | 8762 | /* Reference the objects for the scheduled work. */ |
05394f39 CW |
8763 | drm_gem_object_reference(&work->old_fb_obj->base); |
8764 | drm_gem_object_reference(&obj->base); | |
6b95a207 KH |
8765 | |
8766 | crtc->fb = fb; | |
96b099fd | 8767 | |
e1f99ce6 | 8768 | work->pending_flip_obj = obj; |
e1f99ce6 | 8769 | |
4e5359cd SF |
8770 | work->enable_stall_check = true; |
8771 | ||
b4a98e57 | 8772 | atomic_inc(&intel_crtc->unpin_work_count); |
10d83730 | 8773 | intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter); |
e1f99ce6 | 8774 | |
ed8d1975 | 8775 | ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, page_flip_flags); |
8c9f3aaf JB |
8776 | if (ret) |
8777 | goto cleanup_pending; | |
6b95a207 | 8778 | |
7782de3b | 8779 | intel_disable_fbc(dev); |
c65355bb | 8780 | intel_mark_fb_busy(obj, NULL); |
6b95a207 KH |
8781 | mutex_unlock(&dev->struct_mutex); |
8782 | ||
e5510fac JB |
8783 | trace_i915_flip_request(intel_crtc->plane, obj); |
8784 | ||
6b95a207 | 8785 | return 0; |
96b099fd | 8786 | |
8c9f3aaf | 8787 | cleanup_pending: |
b4a98e57 | 8788 | atomic_dec(&intel_crtc->unpin_work_count); |
4a35f83b | 8789 | crtc->fb = old_fb; |
05394f39 CW |
8790 | drm_gem_object_unreference(&work->old_fb_obj->base); |
8791 | drm_gem_object_unreference(&obj->base); | |
96b099fd CW |
8792 | mutex_unlock(&dev->struct_mutex); |
8793 | ||
79158103 | 8794 | cleanup: |
96b099fd CW |
8795 | spin_lock_irqsave(&dev->event_lock, flags); |
8796 | intel_crtc->unpin_work = NULL; | |
8797 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
8798 | ||
7317c75e JB |
8799 | drm_vblank_put(dev, intel_crtc->pipe); |
8800 | free_work: | |
96b099fd CW |
8801 | kfree(work); |
8802 | ||
f900db47 CW |
8803 | if (ret == -EIO) { |
8804 | out_hang: | |
8805 | intel_crtc_wait_for_pending_flips(crtc); | |
8806 | ret = intel_pipe_set_base(crtc, crtc->x, crtc->y, fb); | |
8807 | if (ret == 0 && event) | |
8808 | drm_send_vblank_event(dev, intel_crtc->pipe, event); | |
8809 | } | |
96b099fd | 8810 | return ret; |
6b95a207 KH |
8811 | } |
8812 | ||
f6e5b160 | 8813 | static struct drm_crtc_helper_funcs intel_helper_funcs = { |
f6e5b160 CW |
8814 | .mode_set_base_atomic = intel_pipe_set_base_atomic, |
8815 | .load_lut = intel_crtc_load_lut, | |
f6e5b160 CW |
8816 | }; |
8817 | ||
9a935856 DV |
8818 | /** |
8819 | * intel_modeset_update_staged_output_state | |
8820 | * | |
8821 | * Updates the staged output configuration state, e.g. after we've read out the | |
8822 | * current hw state. | |
8823 | */ | |
8824 | static void intel_modeset_update_staged_output_state(struct drm_device *dev) | |
f6e5b160 | 8825 | { |
7668851f | 8826 | struct intel_crtc *crtc; |
9a935856 DV |
8827 | struct intel_encoder *encoder; |
8828 | struct intel_connector *connector; | |
f6e5b160 | 8829 | |
9a935856 DV |
8830 | list_for_each_entry(connector, &dev->mode_config.connector_list, |
8831 | base.head) { | |
8832 | connector->new_encoder = | |
8833 | to_intel_encoder(connector->base.encoder); | |
8834 | } | |
f6e5b160 | 8835 | |
9a935856 DV |
8836 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
8837 | base.head) { | |
8838 | encoder->new_crtc = | |
8839 | to_intel_crtc(encoder->base.crtc); | |
8840 | } | |
7668851f VS |
8841 | |
8842 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
8843 | base.head) { | |
8844 | crtc->new_enabled = crtc->base.enabled; | |
7bd0a8e7 VS |
8845 | |
8846 | if (crtc->new_enabled) | |
8847 | crtc->new_config = &crtc->config; | |
8848 | else | |
8849 | crtc->new_config = NULL; | |
7668851f | 8850 | } |
f6e5b160 CW |
8851 | } |
8852 | ||
9a935856 DV |
8853 | /** |
8854 | * intel_modeset_commit_output_state | |
8855 | * | |
8856 | * This function copies the stage display pipe configuration to the real one. | |
8857 | */ | |
8858 | static void intel_modeset_commit_output_state(struct drm_device *dev) | |
8859 | { | |
7668851f | 8860 | struct intel_crtc *crtc; |
9a935856 DV |
8861 | struct intel_encoder *encoder; |
8862 | struct intel_connector *connector; | |
f6e5b160 | 8863 | |
9a935856 DV |
8864 | list_for_each_entry(connector, &dev->mode_config.connector_list, |
8865 | base.head) { | |
8866 | connector->base.encoder = &connector->new_encoder->base; | |
8867 | } | |
f6e5b160 | 8868 | |
9a935856 DV |
8869 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
8870 | base.head) { | |
8871 | encoder->base.crtc = &encoder->new_crtc->base; | |
8872 | } | |
7668851f VS |
8873 | |
8874 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
8875 | base.head) { | |
8876 | crtc->base.enabled = crtc->new_enabled; | |
8877 | } | |
9a935856 DV |
8878 | } |
8879 | ||
050f7aeb DV |
8880 | static void |
8881 | connected_sink_compute_bpp(struct intel_connector * connector, | |
8882 | struct intel_crtc_config *pipe_config) | |
8883 | { | |
8884 | int bpp = pipe_config->pipe_bpp; | |
8885 | ||
8886 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n", | |
8887 | connector->base.base.id, | |
8888 | drm_get_connector_name(&connector->base)); | |
8889 | ||
8890 | /* Don't use an invalid EDID bpc value */ | |
8891 | if (connector->base.display_info.bpc && | |
8892 | connector->base.display_info.bpc * 3 < bpp) { | |
8893 | DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n", | |
8894 | bpp, connector->base.display_info.bpc*3); | |
8895 | pipe_config->pipe_bpp = connector->base.display_info.bpc*3; | |
8896 | } | |
8897 | ||
8898 | /* Clamp bpp to 8 on screens without EDID 1.4 */ | |
8899 | if (connector->base.display_info.bpc == 0 && bpp > 24) { | |
8900 | DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n", | |
8901 | bpp); | |
8902 | pipe_config->pipe_bpp = 24; | |
8903 | } | |
8904 | } | |
8905 | ||
4e53c2e0 | 8906 | static int |
050f7aeb DV |
8907 | compute_baseline_pipe_bpp(struct intel_crtc *crtc, |
8908 | struct drm_framebuffer *fb, | |
8909 | struct intel_crtc_config *pipe_config) | |
4e53c2e0 | 8910 | { |
050f7aeb DV |
8911 | struct drm_device *dev = crtc->base.dev; |
8912 | struct intel_connector *connector; | |
4e53c2e0 DV |
8913 | int bpp; |
8914 | ||
d42264b1 DV |
8915 | switch (fb->pixel_format) { |
8916 | case DRM_FORMAT_C8: | |
4e53c2e0 DV |
8917 | bpp = 8*3; /* since we go through a colormap */ |
8918 | break; | |
d42264b1 DV |
8919 | case DRM_FORMAT_XRGB1555: |
8920 | case DRM_FORMAT_ARGB1555: | |
8921 | /* checked in intel_framebuffer_init already */ | |
8922 | if (WARN_ON(INTEL_INFO(dev)->gen > 3)) | |
8923 | return -EINVAL; | |
8924 | case DRM_FORMAT_RGB565: | |
4e53c2e0 DV |
8925 | bpp = 6*3; /* min is 18bpp */ |
8926 | break; | |
d42264b1 DV |
8927 | case DRM_FORMAT_XBGR8888: |
8928 | case DRM_FORMAT_ABGR8888: | |
8929 | /* checked in intel_framebuffer_init already */ | |
8930 | if (WARN_ON(INTEL_INFO(dev)->gen < 4)) | |
8931 | return -EINVAL; | |
8932 | case DRM_FORMAT_XRGB8888: | |
8933 | case DRM_FORMAT_ARGB8888: | |
4e53c2e0 DV |
8934 | bpp = 8*3; |
8935 | break; | |
d42264b1 DV |
8936 | case DRM_FORMAT_XRGB2101010: |
8937 | case DRM_FORMAT_ARGB2101010: | |
8938 | case DRM_FORMAT_XBGR2101010: | |
8939 | case DRM_FORMAT_ABGR2101010: | |
8940 | /* checked in intel_framebuffer_init already */ | |
8941 | if (WARN_ON(INTEL_INFO(dev)->gen < 4)) | |
baba133a | 8942 | return -EINVAL; |
4e53c2e0 DV |
8943 | bpp = 10*3; |
8944 | break; | |
baba133a | 8945 | /* TODO: gen4+ supports 16 bpc floating point, too. */ |
4e53c2e0 DV |
8946 | default: |
8947 | DRM_DEBUG_KMS("unsupported depth\n"); | |
8948 | return -EINVAL; | |
8949 | } | |
8950 | ||
4e53c2e0 DV |
8951 | pipe_config->pipe_bpp = bpp; |
8952 | ||
8953 | /* Clamp display bpp to EDID value */ | |
8954 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
050f7aeb | 8955 | base.head) { |
1b829e05 DV |
8956 | if (!connector->new_encoder || |
8957 | connector->new_encoder->new_crtc != crtc) | |
4e53c2e0 DV |
8958 | continue; |
8959 | ||
050f7aeb | 8960 | connected_sink_compute_bpp(connector, pipe_config); |
4e53c2e0 DV |
8961 | } |
8962 | ||
8963 | return bpp; | |
8964 | } | |
8965 | ||
644db711 DV |
8966 | static void intel_dump_crtc_timings(const struct drm_display_mode *mode) |
8967 | { | |
8968 | DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, " | |
8969 | "type: 0x%x flags: 0x%x\n", | |
1342830c | 8970 | mode->crtc_clock, |
644db711 DV |
8971 | mode->crtc_hdisplay, mode->crtc_hsync_start, |
8972 | mode->crtc_hsync_end, mode->crtc_htotal, | |
8973 | mode->crtc_vdisplay, mode->crtc_vsync_start, | |
8974 | mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags); | |
8975 | } | |
8976 | ||
c0b03411 DV |
8977 | static void intel_dump_pipe_config(struct intel_crtc *crtc, |
8978 | struct intel_crtc_config *pipe_config, | |
8979 | const char *context) | |
8980 | { | |
8981 | DRM_DEBUG_KMS("[CRTC:%d]%s config for pipe %c\n", crtc->base.base.id, | |
8982 | context, pipe_name(crtc->pipe)); | |
8983 | ||
8984 | DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder)); | |
8985 | DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n", | |
8986 | pipe_config->pipe_bpp, pipe_config->dither); | |
8987 | DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", | |
8988 | pipe_config->has_pch_encoder, | |
8989 | pipe_config->fdi_lanes, | |
8990 | pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n, | |
8991 | pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n, | |
8992 | pipe_config->fdi_m_n.tu); | |
eb14cb74 VS |
8993 | DRM_DEBUG_KMS("dp: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n", |
8994 | pipe_config->has_dp_encoder, | |
8995 | pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n, | |
8996 | pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n, | |
8997 | pipe_config->dp_m_n.tu); | |
c0b03411 DV |
8998 | DRM_DEBUG_KMS("requested mode:\n"); |
8999 | drm_mode_debug_printmodeline(&pipe_config->requested_mode); | |
9000 | DRM_DEBUG_KMS("adjusted mode:\n"); | |
9001 | drm_mode_debug_printmodeline(&pipe_config->adjusted_mode); | |
644db711 | 9002 | intel_dump_crtc_timings(&pipe_config->adjusted_mode); |
d71b8d4a | 9003 | DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock); |
37327abd VS |
9004 | DRM_DEBUG_KMS("pipe src size: %dx%d\n", |
9005 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
c0b03411 DV |
9006 | DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n", |
9007 | pipe_config->gmch_pfit.control, | |
9008 | pipe_config->gmch_pfit.pgm_ratios, | |
9009 | pipe_config->gmch_pfit.lvds_border_bits); | |
fd4daa9c | 9010 | DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n", |
c0b03411 | 9011 | pipe_config->pch_pfit.pos, |
fd4daa9c CW |
9012 | pipe_config->pch_pfit.size, |
9013 | pipe_config->pch_pfit.enabled ? "enabled" : "disabled"); | |
42db64ef | 9014 | DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled); |
cf532bb2 | 9015 | DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide); |
c0b03411 DV |
9016 | } |
9017 | ||
accfc0c5 DV |
9018 | static bool check_encoder_cloning(struct drm_crtc *crtc) |
9019 | { | |
9020 | int num_encoders = 0; | |
9021 | bool uncloneable_encoders = false; | |
9022 | struct intel_encoder *encoder; | |
9023 | ||
9024 | list_for_each_entry(encoder, &crtc->dev->mode_config.encoder_list, | |
9025 | base.head) { | |
9026 | if (&encoder->new_crtc->base != crtc) | |
9027 | continue; | |
9028 | ||
9029 | num_encoders++; | |
9030 | if (!encoder->cloneable) | |
9031 | uncloneable_encoders = true; | |
9032 | } | |
9033 | ||
9034 | return !(num_encoders > 1 && uncloneable_encoders); | |
9035 | } | |
9036 | ||
b8cecdf5 DV |
9037 | static struct intel_crtc_config * |
9038 | intel_modeset_pipe_config(struct drm_crtc *crtc, | |
4e53c2e0 | 9039 | struct drm_framebuffer *fb, |
b8cecdf5 | 9040 | struct drm_display_mode *mode) |
ee7b9f93 | 9041 | { |
7758a113 | 9042 | struct drm_device *dev = crtc->dev; |
7758a113 | 9043 | struct intel_encoder *encoder; |
b8cecdf5 | 9044 | struct intel_crtc_config *pipe_config; |
e29c22c0 DV |
9045 | int plane_bpp, ret = -EINVAL; |
9046 | bool retry = true; | |
ee7b9f93 | 9047 | |
accfc0c5 DV |
9048 | if (!check_encoder_cloning(crtc)) { |
9049 | DRM_DEBUG_KMS("rejecting invalid cloning configuration\n"); | |
9050 | return ERR_PTR(-EINVAL); | |
9051 | } | |
9052 | ||
b8cecdf5 DV |
9053 | pipe_config = kzalloc(sizeof(*pipe_config), GFP_KERNEL); |
9054 | if (!pipe_config) | |
7758a113 DV |
9055 | return ERR_PTR(-ENOMEM); |
9056 | ||
b8cecdf5 DV |
9057 | drm_mode_copy(&pipe_config->adjusted_mode, mode); |
9058 | drm_mode_copy(&pipe_config->requested_mode, mode); | |
37327abd | 9059 | |
e143a21c DV |
9060 | pipe_config->cpu_transcoder = |
9061 | (enum transcoder) to_intel_crtc(crtc)->pipe; | |
c0d43d62 | 9062 | pipe_config->shared_dpll = DPLL_ID_PRIVATE; |
b8cecdf5 | 9063 | |
2960bc9c ID |
9064 | /* |
9065 | * Sanitize sync polarity flags based on requested ones. If neither | |
9066 | * positive or negative polarity is requested, treat this as meaning | |
9067 | * negative polarity. | |
9068 | */ | |
9069 | if (!(pipe_config->adjusted_mode.flags & | |
9070 | (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC))) | |
9071 | pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC; | |
9072 | ||
9073 | if (!(pipe_config->adjusted_mode.flags & | |
9074 | (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC))) | |
9075 | pipe_config->adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC; | |
9076 | ||
050f7aeb DV |
9077 | /* Compute a starting value for pipe_config->pipe_bpp taking the source |
9078 | * plane pixel format and any sink constraints into account. Returns the | |
9079 | * source plane bpp so that dithering can be selected on mismatches | |
9080 | * after encoders and crtc also have had their say. */ | |
9081 | plane_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc), | |
9082 | fb, pipe_config); | |
4e53c2e0 DV |
9083 | if (plane_bpp < 0) |
9084 | goto fail; | |
9085 | ||
e41a56be VS |
9086 | /* |
9087 | * Determine the real pipe dimensions. Note that stereo modes can | |
9088 | * increase the actual pipe size due to the frame doubling and | |
9089 | * insertion of additional space for blanks between the frame. This | |
9090 | * is stored in the crtc timings. We use the requested mode to do this | |
9091 | * computation to clearly distinguish it from the adjusted mode, which | |
9092 | * can be changed by the connectors in the below retry loop. | |
9093 | */ | |
9094 | drm_mode_set_crtcinfo(&pipe_config->requested_mode, CRTC_STEREO_DOUBLE); | |
9095 | pipe_config->pipe_src_w = pipe_config->requested_mode.crtc_hdisplay; | |
9096 | pipe_config->pipe_src_h = pipe_config->requested_mode.crtc_vdisplay; | |
9097 | ||
e29c22c0 | 9098 | encoder_retry: |
ef1b460d | 9099 | /* Ensure the port clock defaults are reset when retrying. */ |
ff9a6750 | 9100 | pipe_config->port_clock = 0; |
ef1b460d | 9101 | pipe_config->pixel_multiplier = 1; |
ff9a6750 | 9102 | |
135c81b8 | 9103 | /* Fill in default crtc timings, allow encoders to overwrite them. */ |
6ce70f5e | 9104 | drm_mode_set_crtcinfo(&pipe_config->adjusted_mode, CRTC_STEREO_DOUBLE); |
135c81b8 | 9105 | |
7758a113 DV |
9106 | /* Pass our mode to the connectors and the CRTC to give them a chance to |
9107 | * adjust it according to limitations or connector properties, and also | |
9108 | * a chance to reject the mode entirely. | |
47f1c6c9 | 9109 | */ |
7758a113 DV |
9110 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
9111 | base.head) { | |
47f1c6c9 | 9112 | |
7758a113 DV |
9113 | if (&encoder->new_crtc->base != crtc) |
9114 | continue; | |
7ae89233 | 9115 | |
efea6e8e DV |
9116 | if (!(encoder->compute_config(encoder, pipe_config))) { |
9117 | DRM_DEBUG_KMS("Encoder config failure\n"); | |
7758a113 DV |
9118 | goto fail; |
9119 | } | |
ee7b9f93 | 9120 | } |
47f1c6c9 | 9121 | |
ff9a6750 DV |
9122 | /* Set default port clock if not overwritten by the encoder. Needs to be |
9123 | * done afterwards in case the encoder adjusts the mode. */ | |
9124 | if (!pipe_config->port_clock) | |
241bfc38 DL |
9125 | pipe_config->port_clock = pipe_config->adjusted_mode.crtc_clock |
9126 | * pipe_config->pixel_multiplier; | |
ff9a6750 | 9127 | |
a43f6e0f | 9128 | ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config); |
e29c22c0 | 9129 | if (ret < 0) { |
7758a113 DV |
9130 | DRM_DEBUG_KMS("CRTC fixup failed\n"); |
9131 | goto fail; | |
ee7b9f93 | 9132 | } |
e29c22c0 DV |
9133 | |
9134 | if (ret == RETRY) { | |
9135 | if (WARN(!retry, "loop in pipe configuration computation\n")) { | |
9136 | ret = -EINVAL; | |
9137 | goto fail; | |
9138 | } | |
9139 | ||
9140 | DRM_DEBUG_KMS("CRTC bw constrained, retrying\n"); | |
9141 | retry = false; | |
9142 | goto encoder_retry; | |
9143 | } | |
9144 | ||
4e53c2e0 DV |
9145 | pipe_config->dither = pipe_config->pipe_bpp != plane_bpp; |
9146 | DRM_DEBUG_KMS("plane bpp: %i, pipe bpp: %i, dithering: %i\n", | |
9147 | plane_bpp, pipe_config->pipe_bpp, pipe_config->dither); | |
9148 | ||
b8cecdf5 | 9149 | return pipe_config; |
7758a113 | 9150 | fail: |
b8cecdf5 | 9151 | kfree(pipe_config); |
e29c22c0 | 9152 | return ERR_PTR(ret); |
ee7b9f93 | 9153 | } |
47f1c6c9 | 9154 | |
e2e1ed41 DV |
9155 | /* Computes which crtcs are affected and sets the relevant bits in the mask. For |
9156 | * simplicity we use the crtc's pipe number (because it's easier to obtain). */ | |
9157 | static void | |
9158 | intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes, | |
9159 | unsigned *prepare_pipes, unsigned *disable_pipes) | |
79e53945 JB |
9160 | { |
9161 | struct intel_crtc *intel_crtc; | |
e2e1ed41 DV |
9162 | struct drm_device *dev = crtc->dev; |
9163 | struct intel_encoder *encoder; | |
9164 | struct intel_connector *connector; | |
9165 | struct drm_crtc *tmp_crtc; | |
79e53945 | 9166 | |
e2e1ed41 | 9167 | *disable_pipes = *modeset_pipes = *prepare_pipes = 0; |
79e53945 | 9168 | |
e2e1ed41 DV |
9169 | /* Check which crtcs have changed outputs connected to them, these need |
9170 | * to be part of the prepare_pipes mask. We don't (yet) support global | |
9171 | * modeset across multiple crtcs, so modeset_pipes will only have one | |
9172 | * bit set at most. */ | |
9173 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
9174 | base.head) { | |
9175 | if (connector->base.encoder == &connector->new_encoder->base) | |
9176 | continue; | |
79e53945 | 9177 | |
e2e1ed41 DV |
9178 | if (connector->base.encoder) { |
9179 | tmp_crtc = connector->base.encoder->crtc; | |
9180 | ||
9181 | *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe; | |
9182 | } | |
9183 | ||
9184 | if (connector->new_encoder) | |
9185 | *prepare_pipes |= | |
9186 | 1 << connector->new_encoder->new_crtc->pipe; | |
79e53945 JB |
9187 | } |
9188 | ||
e2e1ed41 DV |
9189 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
9190 | base.head) { | |
9191 | if (encoder->base.crtc == &encoder->new_crtc->base) | |
9192 | continue; | |
9193 | ||
9194 | if (encoder->base.crtc) { | |
9195 | tmp_crtc = encoder->base.crtc; | |
9196 | ||
9197 | *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe; | |
9198 | } | |
9199 | ||
9200 | if (encoder->new_crtc) | |
9201 | *prepare_pipes |= 1 << encoder->new_crtc->pipe; | |
80824003 JB |
9202 | } |
9203 | ||
7668851f | 9204 | /* Check for pipes that will be enabled/disabled ... */ |
e2e1ed41 DV |
9205 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, |
9206 | base.head) { | |
7668851f | 9207 | if (intel_crtc->base.enabled == intel_crtc->new_enabled) |
e2e1ed41 | 9208 | continue; |
7e7d76c3 | 9209 | |
7668851f | 9210 | if (!intel_crtc->new_enabled) |
e2e1ed41 | 9211 | *disable_pipes |= 1 << intel_crtc->pipe; |
7668851f VS |
9212 | else |
9213 | *prepare_pipes |= 1 << intel_crtc->pipe; | |
7e7d76c3 JB |
9214 | } |
9215 | ||
e2e1ed41 DV |
9216 | |
9217 | /* set_mode is also used to update properties on life display pipes. */ | |
9218 | intel_crtc = to_intel_crtc(crtc); | |
7668851f | 9219 | if (intel_crtc->new_enabled) |
e2e1ed41 DV |
9220 | *prepare_pipes |= 1 << intel_crtc->pipe; |
9221 | ||
b6c5164d DV |
9222 | /* |
9223 | * For simplicity do a full modeset on any pipe where the output routing | |
9224 | * changed. We could be more clever, but that would require us to be | |
9225 | * more careful with calling the relevant encoder->mode_set functions. | |
9226 | */ | |
e2e1ed41 DV |
9227 | if (*prepare_pipes) |
9228 | *modeset_pipes = *prepare_pipes; | |
9229 | ||
9230 | /* ... and mask these out. */ | |
9231 | *modeset_pipes &= ~(*disable_pipes); | |
9232 | *prepare_pipes &= ~(*disable_pipes); | |
b6c5164d DV |
9233 | |
9234 | /* | |
9235 | * HACK: We don't (yet) fully support global modesets. intel_set_config | |
9236 | * obies this rule, but the modeset restore mode of | |
9237 | * intel_modeset_setup_hw_state does not. | |
9238 | */ | |
9239 | *modeset_pipes &= 1 << intel_crtc->pipe; | |
9240 | *prepare_pipes &= 1 << intel_crtc->pipe; | |
e3641d3f DV |
9241 | |
9242 | DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n", | |
9243 | *modeset_pipes, *prepare_pipes, *disable_pipes); | |
47f1c6c9 | 9244 | } |
79e53945 | 9245 | |
ea9d758d | 9246 | static bool intel_crtc_in_use(struct drm_crtc *crtc) |
f6e5b160 | 9247 | { |
ea9d758d | 9248 | struct drm_encoder *encoder; |
f6e5b160 | 9249 | struct drm_device *dev = crtc->dev; |
f6e5b160 | 9250 | |
ea9d758d DV |
9251 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) |
9252 | if (encoder->crtc == crtc) | |
9253 | return true; | |
9254 | ||
9255 | return false; | |
9256 | } | |
9257 | ||
9258 | static void | |
9259 | intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes) | |
9260 | { | |
9261 | struct intel_encoder *intel_encoder; | |
9262 | struct intel_crtc *intel_crtc; | |
9263 | struct drm_connector *connector; | |
9264 | ||
9265 | list_for_each_entry(intel_encoder, &dev->mode_config.encoder_list, | |
9266 | base.head) { | |
9267 | if (!intel_encoder->base.crtc) | |
9268 | continue; | |
9269 | ||
9270 | intel_crtc = to_intel_crtc(intel_encoder->base.crtc); | |
9271 | ||
9272 | if (prepare_pipes & (1 << intel_crtc->pipe)) | |
9273 | intel_encoder->connectors_active = false; | |
9274 | } | |
9275 | ||
9276 | intel_modeset_commit_output_state(dev); | |
9277 | ||
7668851f | 9278 | /* Double check state. */ |
ea9d758d DV |
9279 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, |
9280 | base.head) { | |
7668851f | 9281 | WARN_ON(intel_crtc->base.enabled != intel_crtc_in_use(&intel_crtc->base)); |
7bd0a8e7 VS |
9282 | WARN_ON(intel_crtc->new_config && |
9283 | intel_crtc->new_config != &intel_crtc->config); | |
9284 | WARN_ON(intel_crtc->base.enabled != !!intel_crtc->new_config); | |
ea9d758d DV |
9285 | } |
9286 | ||
9287 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
9288 | if (!connector->encoder || !connector->encoder->crtc) | |
9289 | continue; | |
9290 | ||
9291 | intel_crtc = to_intel_crtc(connector->encoder->crtc); | |
9292 | ||
9293 | if (prepare_pipes & (1 << intel_crtc->pipe)) { | |
68d34720 DV |
9294 | struct drm_property *dpms_property = |
9295 | dev->mode_config.dpms_property; | |
9296 | ||
ea9d758d | 9297 | connector->dpms = DRM_MODE_DPMS_ON; |
662595df | 9298 | drm_object_property_set_value(&connector->base, |
68d34720 DV |
9299 | dpms_property, |
9300 | DRM_MODE_DPMS_ON); | |
ea9d758d DV |
9301 | |
9302 | intel_encoder = to_intel_encoder(connector->encoder); | |
9303 | intel_encoder->connectors_active = true; | |
9304 | } | |
9305 | } | |
9306 | ||
9307 | } | |
9308 | ||
3bd26263 | 9309 | static bool intel_fuzzy_clock_check(int clock1, int clock2) |
f1f644dc | 9310 | { |
3bd26263 | 9311 | int diff; |
f1f644dc JB |
9312 | |
9313 | if (clock1 == clock2) | |
9314 | return true; | |
9315 | ||
9316 | if (!clock1 || !clock2) | |
9317 | return false; | |
9318 | ||
9319 | diff = abs(clock1 - clock2); | |
9320 | ||
9321 | if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105) | |
9322 | return true; | |
9323 | ||
9324 | return false; | |
9325 | } | |
9326 | ||
25c5b266 DV |
9327 | #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \ |
9328 | list_for_each_entry((intel_crtc), \ | |
9329 | &(dev)->mode_config.crtc_list, \ | |
9330 | base.head) \ | |
0973f18f | 9331 | if (mask & (1 <<(intel_crtc)->pipe)) |
25c5b266 | 9332 | |
0e8ffe1b | 9333 | static bool |
2fa2fe9a DV |
9334 | intel_pipe_config_compare(struct drm_device *dev, |
9335 | struct intel_crtc_config *current_config, | |
0e8ffe1b DV |
9336 | struct intel_crtc_config *pipe_config) |
9337 | { | |
66e985c0 DV |
9338 | #define PIPE_CONF_CHECK_X(name) \ |
9339 | if (current_config->name != pipe_config->name) { \ | |
9340 | DRM_ERROR("mismatch in " #name " " \ | |
9341 | "(expected 0x%08x, found 0x%08x)\n", \ | |
9342 | current_config->name, \ | |
9343 | pipe_config->name); \ | |
9344 | return false; \ | |
9345 | } | |
9346 | ||
08a24034 DV |
9347 | #define PIPE_CONF_CHECK_I(name) \ |
9348 | if (current_config->name != pipe_config->name) { \ | |
9349 | DRM_ERROR("mismatch in " #name " " \ | |
9350 | "(expected %i, found %i)\n", \ | |
9351 | current_config->name, \ | |
9352 | pipe_config->name); \ | |
9353 | return false; \ | |
88adfff1 DV |
9354 | } |
9355 | ||
1bd1bd80 DV |
9356 | #define PIPE_CONF_CHECK_FLAGS(name, mask) \ |
9357 | if ((current_config->name ^ pipe_config->name) & (mask)) { \ | |
6f02488e | 9358 | DRM_ERROR("mismatch in " #name "(" #mask ") " \ |
1bd1bd80 DV |
9359 | "(expected %i, found %i)\n", \ |
9360 | current_config->name & (mask), \ | |
9361 | pipe_config->name & (mask)); \ | |
9362 | return false; \ | |
9363 | } | |
9364 | ||
5e550656 VS |
9365 | #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \ |
9366 | if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \ | |
9367 | DRM_ERROR("mismatch in " #name " " \ | |
9368 | "(expected %i, found %i)\n", \ | |
9369 | current_config->name, \ | |
9370 | pipe_config->name); \ | |
9371 | return false; \ | |
9372 | } | |
9373 | ||
bb760063 DV |
9374 | #define PIPE_CONF_QUIRK(quirk) \ |
9375 | ((current_config->quirks | pipe_config->quirks) & (quirk)) | |
9376 | ||
eccb140b DV |
9377 | PIPE_CONF_CHECK_I(cpu_transcoder); |
9378 | ||
08a24034 DV |
9379 | PIPE_CONF_CHECK_I(has_pch_encoder); |
9380 | PIPE_CONF_CHECK_I(fdi_lanes); | |
72419203 DV |
9381 | PIPE_CONF_CHECK_I(fdi_m_n.gmch_m); |
9382 | PIPE_CONF_CHECK_I(fdi_m_n.gmch_n); | |
9383 | PIPE_CONF_CHECK_I(fdi_m_n.link_m); | |
9384 | PIPE_CONF_CHECK_I(fdi_m_n.link_n); | |
9385 | PIPE_CONF_CHECK_I(fdi_m_n.tu); | |
08a24034 | 9386 | |
eb14cb74 VS |
9387 | PIPE_CONF_CHECK_I(has_dp_encoder); |
9388 | PIPE_CONF_CHECK_I(dp_m_n.gmch_m); | |
9389 | PIPE_CONF_CHECK_I(dp_m_n.gmch_n); | |
9390 | PIPE_CONF_CHECK_I(dp_m_n.link_m); | |
9391 | PIPE_CONF_CHECK_I(dp_m_n.link_n); | |
9392 | PIPE_CONF_CHECK_I(dp_m_n.tu); | |
9393 | ||
1bd1bd80 DV |
9394 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hdisplay); |
9395 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_htotal); | |
9396 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_start); | |
9397 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hblank_end); | |
9398 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_start); | |
9399 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_hsync_end); | |
9400 | ||
9401 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vdisplay); | |
9402 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vtotal); | |
9403 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_start); | |
9404 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vblank_end); | |
9405 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_start); | |
9406 | PIPE_CONF_CHECK_I(adjusted_mode.crtc_vsync_end); | |
9407 | ||
c93f54cf | 9408 | PIPE_CONF_CHECK_I(pixel_multiplier); |
6c49f241 | 9409 | |
1bd1bd80 DV |
9410 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, |
9411 | DRM_MODE_FLAG_INTERLACE); | |
9412 | ||
bb760063 DV |
9413 | if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) { |
9414 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, | |
9415 | DRM_MODE_FLAG_PHSYNC); | |
9416 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, | |
9417 | DRM_MODE_FLAG_NHSYNC); | |
9418 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, | |
9419 | DRM_MODE_FLAG_PVSYNC); | |
9420 | PIPE_CONF_CHECK_FLAGS(adjusted_mode.flags, | |
9421 | DRM_MODE_FLAG_NVSYNC); | |
9422 | } | |
045ac3b5 | 9423 | |
37327abd VS |
9424 | PIPE_CONF_CHECK_I(pipe_src_w); |
9425 | PIPE_CONF_CHECK_I(pipe_src_h); | |
1bd1bd80 | 9426 | |
2fa2fe9a DV |
9427 | PIPE_CONF_CHECK_I(gmch_pfit.control); |
9428 | /* pfit ratios are autocomputed by the hw on gen4+ */ | |
9429 | if (INTEL_INFO(dev)->gen < 4) | |
9430 | PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios); | |
9431 | PIPE_CONF_CHECK_I(gmch_pfit.lvds_border_bits); | |
fd4daa9c CW |
9432 | PIPE_CONF_CHECK_I(pch_pfit.enabled); |
9433 | if (current_config->pch_pfit.enabled) { | |
9434 | PIPE_CONF_CHECK_I(pch_pfit.pos); | |
9435 | PIPE_CONF_CHECK_I(pch_pfit.size); | |
9436 | } | |
2fa2fe9a | 9437 | |
e59150dc JB |
9438 | /* BDW+ don't expose a synchronous way to read the state */ |
9439 | if (IS_HASWELL(dev)) | |
9440 | PIPE_CONF_CHECK_I(ips_enabled); | |
42db64ef | 9441 | |
282740f7 VS |
9442 | PIPE_CONF_CHECK_I(double_wide); |
9443 | ||
c0d43d62 | 9444 | PIPE_CONF_CHECK_I(shared_dpll); |
66e985c0 | 9445 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll); |
8bcc2795 | 9446 | PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md); |
66e985c0 DV |
9447 | PIPE_CONF_CHECK_X(dpll_hw_state.fp0); |
9448 | PIPE_CONF_CHECK_X(dpll_hw_state.fp1); | |
c0d43d62 | 9449 | |
42571aef VS |
9450 | if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) |
9451 | PIPE_CONF_CHECK_I(pipe_bpp); | |
9452 | ||
a9a7e98a JB |
9453 | PIPE_CONF_CHECK_CLOCK_FUZZY(adjusted_mode.crtc_clock); |
9454 | PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock); | |
5e550656 | 9455 | |
66e985c0 | 9456 | #undef PIPE_CONF_CHECK_X |
08a24034 | 9457 | #undef PIPE_CONF_CHECK_I |
1bd1bd80 | 9458 | #undef PIPE_CONF_CHECK_FLAGS |
5e550656 | 9459 | #undef PIPE_CONF_CHECK_CLOCK_FUZZY |
bb760063 | 9460 | #undef PIPE_CONF_QUIRK |
88adfff1 | 9461 | |
0e8ffe1b DV |
9462 | return true; |
9463 | } | |
9464 | ||
91d1b4bd DV |
9465 | static void |
9466 | check_connector_state(struct drm_device *dev) | |
8af6cf88 | 9467 | { |
8af6cf88 DV |
9468 | struct intel_connector *connector; |
9469 | ||
9470 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
9471 | base.head) { | |
9472 | /* This also checks the encoder/connector hw state with the | |
9473 | * ->get_hw_state callbacks. */ | |
9474 | intel_connector_check_state(connector); | |
9475 | ||
9476 | WARN(&connector->new_encoder->base != connector->base.encoder, | |
9477 | "connector's staged encoder doesn't match current encoder\n"); | |
9478 | } | |
91d1b4bd DV |
9479 | } |
9480 | ||
9481 | static void | |
9482 | check_encoder_state(struct drm_device *dev) | |
9483 | { | |
9484 | struct intel_encoder *encoder; | |
9485 | struct intel_connector *connector; | |
8af6cf88 DV |
9486 | |
9487 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, | |
9488 | base.head) { | |
9489 | bool enabled = false; | |
9490 | bool active = false; | |
9491 | enum pipe pipe, tracked_pipe; | |
9492 | ||
9493 | DRM_DEBUG_KMS("[ENCODER:%d:%s]\n", | |
9494 | encoder->base.base.id, | |
9495 | drm_get_encoder_name(&encoder->base)); | |
9496 | ||
9497 | WARN(&encoder->new_crtc->base != encoder->base.crtc, | |
9498 | "encoder's stage crtc doesn't match current crtc\n"); | |
9499 | WARN(encoder->connectors_active && !encoder->base.crtc, | |
9500 | "encoder's active_connectors set, but no crtc\n"); | |
9501 | ||
9502 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
9503 | base.head) { | |
9504 | if (connector->base.encoder != &encoder->base) | |
9505 | continue; | |
9506 | enabled = true; | |
9507 | if (connector->base.dpms != DRM_MODE_DPMS_OFF) | |
9508 | active = true; | |
9509 | } | |
9510 | WARN(!!encoder->base.crtc != enabled, | |
9511 | "encoder's enabled state mismatch " | |
9512 | "(expected %i, found %i)\n", | |
9513 | !!encoder->base.crtc, enabled); | |
9514 | WARN(active && !encoder->base.crtc, | |
9515 | "active encoder with no crtc\n"); | |
9516 | ||
9517 | WARN(encoder->connectors_active != active, | |
9518 | "encoder's computed active state doesn't match tracked active state " | |
9519 | "(expected %i, found %i)\n", active, encoder->connectors_active); | |
9520 | ||
9521 | active = encoder->get_hw_state(encoder, &pipe); | |
9522 | WARN(active != encoder->connectors_active, | |
9523 | "encoder's hw state doesn't match sw tracking " | |
9524 | "(expected %i, found %i)\n", | |
9525 | encoder->connectors_active, active); | |
9526 | ||
9527 | if (!encoder->base.crtc) | |
9528 | continue; | |
9529 | ||
9530 | tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe; | |
9531 | WARN(active && pipe != tracked_pipe, | |
9532 | "active encoder's pipe doesn't match" | |
9533 | "(expected %i, found %i)\n", | |
9534 | tracked_pipe, pipe); | |
9535 | ||
9536 | } | |
91d1b4bd DV |
9537 | } |
9538 | ||
9539 | static void | |
9540 | check_crtc_state(struct drm_device *dev) | |
9541 | { | |
9542 | drm_i915_private_t *dev_priv = dev->dev_private; | |
9543 | struct intel_crtc *crtc; | |
9544 | struct intel_encoder *encoder; | |
9545 | struct intel_crtc_config pipe_config; | |
8af6cf88 DV |
9546 | |
9547 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
9548 | base.head) { | |
9549 | bool enabled = false; | |
9550 | bool active = false; | |
9551 | ||
045ac3b5 JB |
9552 | memset(&pipe_config, 0, sizeof(pipe_config)); |
9553 | ||
8af6cf88 DV |
9554 | DRM_DEBUG_KMS("[CRTC:%d]\n", |
9555 | crtc->base.base.id); | |
9556 | ||
9557 | WARN(crtc->active && !crtc->base.enabled, | |
9558 | "active crtc, but not enabled in sw tracking\n"); | |
9559 | ||
9560 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, | |
9561 | base.head) { | |
9562 | if (encoder->base.crtc != &crtc->base) | |
9563 | continue; | |
9564 | enabled = true; | |
9565 | if (encoder->connectors_active) | |
9566 | active = true; | |
9567 | } | |
6c49f241 | 9568 | |
8af6cf88 DV |
9569 | WARN(active != crtc->active, |
9570 | "crtc's computed active state doesn't match tracked active state " | |
9571 | "(expected %i, found %i)\n", active, crtc->active); | |
9572 | WARN(enabled != crtc->base.enabled, | |
9573 | "crtc's computed enabled state doesn't match tracked enabled state " | |
9574 | "(expected %i, found %i)\n", enabled, crtc->base.enabled); | |
9575 | ||
0e8ffe1b DV |
9576 | active = dev_priv->display.get_pipe_config(crtc, |
9577 | &pipe_config); | |
d62cf62a DV |
9578 | |
9579 | /* hw state is inconsistent with the pipe A quirk */ | |
9580 | if (crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) | |
9581 | active = crtc->active; | |
9582 | ||
6c49f241 DV |
9583 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
9584 | base.head) { | |
3eaba51c | 9585 | enum pipe pipe; |
6c49f241 DV |
9586 | if (encoder->base.crtc != &crtc->base) |
9587 | continue; | |
1d37b689 | 9588 | if (encoder->get_hw_state(encoder, &pipe)) |
6c49f241 DV |
9589 | encoder->get_config(encoder, &pipe_config); |
9590 | } | |
9591 | ||
0e8ffe1b DV |
9592 | WARN(crtc->active != active, |
9593 | "crtc active state doesn't match with hw state " | |
9594 | "(expected %i, found %i)\n", crtc->active, active); | |
9595 | ||
c0b03411 DV |
9596 | if (active && |
9597 | !intel_pipe_config_compare(dev, &crtc->config, &pipe_config)) { | |
9598 | WARN(1, "pipe state doesn't match!\n"); | |
9599 | intel_dump_pipe_config(crtc, &pipe_config, | |
9600 | "[hw state]"); | |
9601 | intel_dump_pipe_config(crtc, &crtc->config, | |
9602 | "[sw state]"); | |
9603 | } | |
8af6cf88 DV |
9604 | } |
9605 | } | |
9606 | ||
91d1b4bd DV |
9607 | static void |
9608 | check_shared_dpll_state(struct drm_device *dev) | |
9609 | { | |
9610 | drm_i915_private_t *dev_priv = dev->dev_private; | |
9611 | struct intel_crtc *crtc; | |
9612 | struct intel_dpll_hw_state dpll_hw_state; | |
9613 | int i; | |
5358901f DV |
9614 | |
9615 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
9616 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
9617 | int enabled_crtcs = 0, active_crtcs = 0; | |
9618 | bool active; | |
9619 | ||
9620 | memset(&dpll_hw_state, 0, sizeof(dpll_hw_state)); | |
9621 | ||
9622 | DRM_DEBUG_KMS("%s\n", pll->name); | |
9623 | ||
9624 | active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state); | |
9625 | ||
9626 | WARN(pll->active > pll->refcount, | |
9627 | "more active pll users than references: %i vs %i\n", | |
9628 | pll->active, pll->refcount); | |
9629 | WARN(pll->active && !pll->on, | |
9630 | "pll in active use but not on in sw tracking\n"); | |
35c95375 DV |
9631 | WARN(pll->on && !pll->active, |
9632 | "pll in on but not on in use in sw tracking\n"); | |
5358901f DV |
9633 | WARN(pll->on != active, |
9634 | "pll on state mismatch (expected %i, found %i)\n", | |
9635 | pll->on, active); | |
9636 | ||
9637 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
9638 | base.head) { | |
9639 | if (crtc->base.enabled && intel_crtc_to_shared_dpll(crtc) == pll) | |
9640 | enabled_crtcs++; | |
9641 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) | |
9642 | active_crtcs++; | |
9643 | } | |
9644 | WARN(pll->active != active_crtcs, | |
9645 | "pll active crtcs mismatch (expected %i, found %i)\n", | |
9646 | pll->active, active_crtcs); | |
9647 | WARN(pll->refcount != enabled_crtcs, | |
9648 | "pll enabled crtcs mismatch (expected %i, found %i)\n", | |
9649 | pll->refcount, enabled_crtcs); | |
66e985c0 DV |
9650 | |
9651 | WARN(pll->on && memcmp(&pll->hw_state, &dpll_hw_state, | |
9652 | sizeof(dpll_hw_state)), | |
9653 | "pll hw state mismatch\n"); | |
5358901f | 9654 | } |
8af6cf88 DV |
9655 | } |
9656 | ||
91d1b4bd DV |
9657 | void |
9658 | intel_modeset_check_state(struct drm_device *dev) | |
9659 | { | |
9660 | check_connector_state(dev); | |
9661 | check_encoder_state(dev); | |
9662 | check_crtc_state(dev); | |
9663 | check_shared_dpll_state(dev); | |
9664 | } | |
9665 | ||
18442d08 VS |
9666 | void ironlake_check_encoder_dotclock(const struct intel_crtc_config *pipe_config, |
9667 | int dotclock) | |
9668 | { | |
9669 | /* | |
9670 | * FDI already provided one idea for the dotclock. | |
9671 | * Yell if the encoder disagrees. | |
9672 | */ | |
241bfc38 | 9673 | WARN(!intel_fuzzy_clock_check(pipe_config->adjusted_mode.crtc_clock, dotclock), |
18442d08 | 9674 | "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n", |
241bfc38 | 9675 | pipe_config->adjusted_mode.crtc_clock, dotclock); |
18442d08 VS |
9676 | } |
9677 | ||
f30da187 DV |
9678 | static int __intel_set_mode(struct drm_crtc *crtc, |
9679 | struct drm_display_mode *mode, | |
9680 | int x, int y, struct drm_framebuffer *fb) | |
a6778b3c DV |
9681 | { |
9682 | struct drm_device *dev = crtc->dev; | |
dbf2b54e | 9683 | drm_i915_private_t *dev_priv = dev->dev_private; |
4b4b9238 | 9684 | struct drm_display_mode *saved_mode; |
b8cecdf5 | 9685 | struct intel_crtc_config *pipe_config = NULL; |
25c5b266 DV |
9686 | struct intel_crtc *intel_crtc; |
9687 | unsigned disable_pipes, prepare_pipes, modeset_pipes; | |
c0c36b94 | 9688 | int ret = 0; |
a6778b3c | 9689 | |
4b4b9238 | 9690 | saved_mode = kmalloc(sizeof(*saved_mode), GFP_KERNEL); |
c0c36b94 CW |
9691 | if (!saved_mode) |
9692 | return -ENOMEM; | |
a6778b3c | 9693 | |
e2e1ed41 | 9694 | intel_modeset_affected_pipes(crtc, &modeset_pipes, |
25c5b266 DV |
9695 | &prepare_pipes, &disable_pipes); |
9696 | ||
3ac18232 | 9697 | *saved_mode = crtc->mode; |
a6778b3c | 9698 | |
25c5b266 DV |
9699 | /* Hack: Because we don't (yet) support global modeset on multiple |
9700 | * crtcs, we don't keep track of the new mode for more than one crtc. | |
9701 | * Hence simply check whether any bit is set in modeset_pipes in all the | |
9702 | * pieces of code that are not yet converted to deal with mutliple crtcs | |
9703 | * changing their mode at the same time. */ | |
25c5b266 | 9704 | if (modeset_pipes) { |
4e53c2e0 | 9705 | pipe_config = intel_modeset_pipe_config(crtc, fb, mode); |
b8cecdf5 DV |
9706 | if (IS_ERR(pipe_config)) { |
9707 | ret = PTR_ERR(pipe_config); | |
9708 | pipe_config = NULL; | |
9709 | ||
3ac18232 | 9710 | goto out; |
25c5b266 | 9711 | } |
c0b03411 DV |
9712 | intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config, |
9713 | "[modeset]"); | |
50741abc | 9714 | to_intel_crtc(crtc)->new_config = pipe_config; |
25c5b266 | 9715 | } |
a6778b3c | 9716 | |
30a970c6 JB |
9717 | /* |
9718 | * See if the config requires any additional preparation, e.g. | |
9719 | * to adjust global state with pipes off. We need to do this | |
9720 | * here so we can get the modeset_pipe updated config for the new | |
9721 | * mode set on this crtc. For other crtcs we need to use the | |
9722 | * adjusted_mode bits in the crtc directly. | |
9723 | */ | |
c164f833 | 9724 | if (IS_VALLEYVIEW(dev)) { |
2f2d7aa1 | 9725 | valleyview_modeset_global_pipes(dev, &prepare_pipes); |
30a970c6 | 9726 | |
c164f833 VS |
9727 | /* may have added more to prepare_pipes than we should */ |
9728 | prepare_pipes &= ~disable_pipes; | |
9729 | } | |
9730 | ||
460da916 DV |
9731 | for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc) |
9732 | intel_crtc_disable(&intel_crtc->base); | |
9733 | ||
ea9d758d DV |
9734 | for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) { |
9735 | if (intel_crtc->base.enabled) | |
9736 | dev_priv->display.crtc_disable(&intel_crtc->base); | |
9737 | } | |
a6778b3c | 9738 | |
6c4c86f5 DV |
9739 | /* crtc->mode is already used by the ->mode_set callbacks, hence we need |
9740 | * to set it here already despite that we pass it down the callchain. | |
f6e5b160 | 9741 | */ |
b8cecdf5 | 9742 | if (modeset_pipes) { |
25c5b266 | 9743 | crtc->mode = *mode; |
b8cecdf5 DV |
9744 | /* mode_set/enable/disable functions rely on a correct pipe |
9745 | * config. */ | |
9746 | to_intel_crtc(crtc)->config = *pipe_config; | |
50741abc | 9747 | to_intel_crtc(crtc)->new_config = &to_intel_crtc(crtc)->config; |
c326c0a9 VS |
9748 | |
9749 | /* | |
9750 | * Calculate and store various constants which | |
9751 | * are later needed by vblank and swap-completion | |
9752 | * timestamping. They are derived from true hwmode. | |
9753 | */ | |
9754 | drm_calc_timestamping_constants(crtc, | |
9755 | &pipe_config->adjusted_mode); | |
b8cecdf5 | 9756 | } |
7758a113 | 9757 | |
ea9d758d DV |
9758 | /* Only after disabling all output pipelines that will be changed can we |
9759 | * update the the output configuration. */ | |
9760 | intel_modeset_update_state(dev, prepare_pipes); | |
f6e5b160 | 9761 | |
47fab737 DV |
9762 | if (dev_priv->display.modeset_global_resources) |
9763 | dev_priv->display.modeset_global_resources(dev); | |
9764 | ||
a6778b3c DV |
9765 | /* Set up the DPLL and any encoders state that needs to adjust or depend |
9766 | * on the DPLL. | |
f6e5b160 | 9767 | */ |
25c5b266 | 9768 | for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) { |
c0c36b94 | 9769 | ret = intel_crtc_mode_set(&intel_crtc->base, |
c0c36b94 CW |
9770 | x, y, fb); |
9771 | if (ret) | |
9772 | goto done; | |
a6778b3c DV |
9773 | } |
9774 | ||
9775 | /* Now enable the clocks, plane, pipe, and connectors that we set up. */ | |
25c5b266 DV |
9776 | for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) |
9777 | dev_priv->display.crtc_enable(&intel_crtc->base); | |
a6778b3c | 9778 | |
a6778b3c DV |
9779 | /* FIXME: add subpixel order */ |
9780 | done: | |
4b4b9238 | 9781 | if (ret && crtc->enabled) |
3ac18232 | 9782 | crtc->mode = *saved_mode; |
a6778b3c | 9783 | |
3ac18232 | 9784 | out: |
b8cecdf5 | 9785 | kfree(pipe_config); |
3ac18232 | 9786 | kfree(saved_mode); |
a6778b3c | 9787 | return ret; |
f6e5b160 CW |
9788 | } |
9789 | ||
e7457a9a DL |
9790 | static int intel_set_mode(struct drm_crtc *crtc, |
9791 | struct drm_display_mode *mode, | |
9792 | int x, int y, struct drm_framebuffer *fb) | |
f30da187 DV |
9793 | { |
9794 | int ret; | |
9795 | ||
9796 | ret = __intel_set_mode(crtc, mode, x, y, fb); | |
9797 | ||
9798 | if (ret == 0) | |
9799 | intel_modeset_check_state(crtc->dev); | |
9800 | ||
9801 | return ret; | |
9802 | } | |
9803 | ||
c0c36b94 CW |
9804 | void intel_crtc_restore_mode(struct drm_crtc *crtc) |
9805 | { | |
9806 | intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, crtc->fb); | |
9807 | } | |
9808 | ||
25c5b266 DV |
9809 | #undef for_each_intel_crtc_masked |
9810 | ||
d9e55608 DV |
9811 | static void intel_set_config_free(struct intel_set_config *config) |
9812 | { | |
9813 | if (!config) | |
9814 | return; | |
9815 | ||
1aa4b628 DV |
9816 | kfree(config->save_connector_encoders); |
9817 | kfree(config->save_encoder_crtcs); | |
7668851f | 9818 | kfree(config->save_crtc_enabled); |
d9e55608 DV |
9819 | kfree(config); |
9820 | } | |
9821 | ||
85f9eb71 DV |
9822 | static int intel_set_config_save_state(struct drm_device *dev, |
9823 | struct intel_set_config *config) | |
9824 | { | |
7668851f | 9825 | struct drm_crtc *crtc; |
85f9eb71 DV |
9826 | struct drm_encoder *encoder; |
9827 | struct drm_connector *connector; | |
9828 | int count; | |
9829 | ||
7668851f VS |
9830 | config->save_crtc_enabled = |
9831 | kcalloc(dev->mode_config.num_crtc, | |
9832 | sizeof(bool), GFP_KERNEL); | |
9833 | if (!config->save_crtc_enabled) | |
9834 | return -ENOMEM; | |
9835 | ||
1aa4b628 DV |
9836 | config->save_encoder_crtcs = |
9837 | kcalloc(dev->mode_config.num_encoder, | |
9838 | sizeof(struct drm_crtc *), GFP_KERNEL); | |
9839 | if (!config->save_encoder_crtcs) | |
85f9eb71 DV |
9840 | return -ENOMEM; |
9841 | ||
1aa4b628 DV |
9842 | config->save_connector_encoders = |
9843 | kcalloc(dev->mode_config.num_connector, | |
9844 | sizeof(struct drm_encoder *), GFP_KERNEL); | |
9845 | if (!config->save_connector_encoders) | |
85f9eb71 DV |
9846 | return -ENOMEM; |
9847 | ||
9848 | /* Copy data. Note that driver private data is not affected. | |
9849 | * Should anything bad happen only the expected state is | |
9850 | * restored, not the drivers personal bookkeeping. | |
9851 | */ | |
7668851f VS |
9852 | count = 0; |
9853 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
9854 | config->save_crtc_enabled[count++] = crtc->enabled; | |
9855 | } | |
9856 | ||
85f9eb71 DV |
9857 | count = 0; |
9858 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { | |
1aa4b628 | 9859 | config->save_encoder_crtcs[count++] = encoder->crtc; |
85f9eb71 DV |
9860 | } |
9861 | ||
9862 | count = 0; | |
9863 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
1aa4b628 | 9864 | config->save_connector_encoders[count++] = connector->encoder; |
85f9eb71 DV |
9865 | } |
9866 | ||
9867 | return 0; | |
9868 | } | |
9869 | ||
9870 | static void intel_set_config_restore_state(struct drm_device *dev, | |
9871 | struct intel_set_config *config) | |
9872 | { | |
7668851f | 9873 | struct intel_crtc *crtc; |
9a935856 DV |
9874 | struct intel_encoder *encoder; |
9875 | struct intel_connector *connector; | |
85f9eb71 DV |
9876 | int count; |
9877 | ||
7668851f VS |
9878 | count = 0; |
9879 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
9880 | crtc->new_enabled = config->save_crtc_enabled[count++]; | |
7bd0a8e7 VS |
9881 | |
9882 | if (crtc->new_enabled) | |
9883 | crtc->new_config = &crtc->config; | |
9884 | else | |
9885 | crtc->new_config = NULL; | |
7668851f VS |
9886 | } |
9887 | ||
85f9eb71 | 9888 | count = 0; |
9a935856 DV |
9889 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) { |
9890 | encoder->new_crtc = | |
9891 | to_intel_crtc(config->save_encoder_crtcs[count++]); | |
85f9eb71 DV |
9892 | } |
9893 | ||
9894 | count = 0; | |
9a935856 DV |
9895 | list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) { |
9896 | connector->new_encoder = | |
9897 | to_intel_encoder(config->save_connector_encoders[count++]); | |
85f9eb71 DV |
9898 | } |
9899 | } | |
9900 | ||
e3de42b6 | 9901 | static bool |
2e57f47d | 9902 | is_crtc_connector_off(struct drm_mode_set *set) |
e3de42b6 ID |
9903 | { |
9904 | int i; | |
9905 | ||
2e57f47d CW |
9906 | if (set->num_connectors == 0) |
9907 | return false; | |
9908 | ||
9909 | if (WARN_ON(set->connectors == NULL)) | |
9910 | return false; | |
9911 | ||
9912 | for (i = 0; i < set->num_connectors; i++) | |
9913 | if (set->connectors[i]->encoder && | |
9914 | set->connectors[i]->encoder->crtc == set->crtc && | |
9915 | set->connectors[i]->dpms != DRM_MODE_DPMS_ON) | |
e3de42b6 ID |
9916 | return true; |
9917 | ||
9918 | return false; | |
9919 | } | |
9920 | ||
5e2b584e DV |
9921 | static void |
9922 | intel_set_config_compute_mode_changes(struct drm_mode_set *set, | |
9923 | struct intel_set_config *config) | |
9924 | { | |
9925 | ||
9926 | /* We should be able to check here if the fb has the same properties | |
9927 | * and then just flip_or_move it */ | |
2e57f47d CW |
9928 | if (is_crtc_connector_off(set)) { |
9929 | config->mode_changed = true; | |
e3de42b6 | 9930 | } else if (set->crtc->fb != set->fb) { |
5e2b584e DV |
9931 | /* If we have no fb then treat it as a full mode set */ |
9932 | if (set->crtc->fb == NULL) { | |
319d9827 JB |
9933 | struct intel_crtc *intel_crtc = |
9934 | to_intel_crtc(set->crtc); | |
9935 | ||
d330a953 | 9936 | if (intel_crtc->active && i915.fastboot) { |
319d9827 JB |
9937 | DRM_DEBUG_KMS("crtc has no fb, will flip\n"); |
9938 | config->fb_changed = true; | |
9939 | } else { | |
9940 | DRM_DEBUG_KMS("inactive crtc, full mode set\n"); | |
9941 | config->mode_changed = true; | |
9942 | } | |
5e2b584e DV |
9943 | } else if (set->fb == NULL) { |
9944 | config->mode_changed = true; | |
72f4901e DV |
9945 | } else if (set->fb->pixel_format != |
9946 | set->crtc->fb->pixel_format) { | |
5e2b584e | 9947 | config->mode_changed = true; |
e3de42b6 | 9948 | } else { |
5e2b584e | 9949 | config->fb_changed = true; |
e3de42b6 | 9950 | } |
5e2b584e DV |
9951 | } |
9952 | ||
835c5873 | 9953 | if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y)) |
5e2b584e DV |
9954 | config->fb_changed = true; |
9955 | ||
9956 | if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) { | |
9957 | DRM_DEBUG_KMS("modes are different, full mode set\n"); | |
9958 | drm_mode_debug_printmodeline(&set->crtc->mode); | |
9959 | drm_mode_debug_printmodeline(set->mode); | |
9960 | config->mode_changed = true; | |
9961 | } | |
a1d95703 CW |
9962 | |
9963 | DRM_DEBUG_KMS("computed changes for [CRTC:%d], mode_changed=%d, fb_changed=%d\n", | |
9964 | set->crtc->base.id, config->mode_changed, config->fb_changed); | |
5e2b584e DV |
9965 | } |
9966 | ||
2e431051 | 9967 | static int |
9a935856 DV |
9968 | intel_modeset_stage_output_state(struct drm_device *dev, |
9969 | struct drm_mode_set *set, | |
9970 | struct intel_set_config *config) | |
50f56119 | 9971 | { |
9a935856 DV |
9972 | struct intel_connector *connector; |
9973 | struct intel_encoder *encoder; | |
7668851f | 9974 | struct intel_crtc *crtc; |
f3f08572 | 9975 | int ro; |
50f56119 | 9976 | |
9abdda74 | 9977 | /* The upper layers ensure that we either disable a crtc or have a list |
9a935856 DV |
9978 | * of connectors. For paranoia, double-check this. */ |
9979 | WARN_ON(!set->fb && (set->num_connectors != 0)); | |
9980 | WARN_ON(set->fb && (set->num_connectors == 0)); | |
9981 | ||
9a935856 DV |
9982 | list_for_each_entry(connector, &dev->mode_config.connector_list, |
9983 | base.head) { | |
9984 | /* Otherwise traverse passed in connector list and get encoders | |
9985 | * for them. */ | |
50f56119 | 9986 | for (ro = 0; ro < set->num_connectors; ro++) { |
9a935856 DV |
9987 | if (set->connectors[ro] == &connector->base) { |
9988 | connector->new_encoder = connector->encoder; | |
50f56119 DV |
9989 | break; |
9990 | } | |
9991 | } | |
9992 | ||
9a935856 DV |
9993 | /* If we disable the crtc, disable all its connectors. Also, if |
9994 | * the connector is on the changing crtc but not on the new | |
9995 | * connector list, disable it. */ | |
9996 | if ((!set->fb || ro == set->num_connectors) && | |
9997 | connector->base.encoder && | |
9998 | connector->base.encoder->crtc == set->crtc) { | |
9999 | connector->new_encoder = NULL; | |
10000 | ||
10001 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n", | |
10002 | connector->base.base.id, | |
10003 | drm_get_connector_name(&connector->base)); | |
10004 | } | |
10005 | ||
10006 | ||
10007 | if (&connector->new_encoder->base != connector->base.encoder) { | |
50f56119 | 10008 | DRM_DEBUG_KMS("encoder changed, full mode switch\n"); |
5e2b584e | 10009 | config->mode_changed = true; |
50f56119 DV |
10010 | } |
10011 | } | |
9a935856 | 10012 | /* connector->new_encoder is now updated for all connectors. */ |
50f56119 | 10013 | |
9a935856 | 10014 | /* Update crtc of enabled connectors. */ |
9a935856 DV |
10015 | list_for_each_entry(connector, &dev->mode_config.connector_list, |
10016 | base.head) { | |
7668851f VS |
10017 | struct drm_crtc *new_crtc; |
10018 | ||
9a935856 | 10019 | if (!connector->new_encoder) |
50f56119 DV |
10020 | continue; |
10021 | ||
9a935856 | 10022 | new_crtc = connector->new_encoder->base.crtc; |
50f56119 DV |
10023 | |
10024 | for (ro = 0; ro < set->num_connectors; ro++) { | |
9a935856 | 10025 | if (set->connectors[ro] == &connector->base) |
50f56119 DV |
10026 | new_crtc = set->crtc; |
10027 | } | |
10028 | ||
10029 | /* Make sure the new CRTC will work with the encoder */ | |
14509916 TR |
10030 | if (!drm_encoder_crtc_ok(&connector->new_encoder->base, |
10031 | new_crtc)) { | |
5e2b584e | 10032 | return -EINVAL; |
50f56119 | 10033 | } |
9a935856 DV |
10034 | connector->encoder->new_crtc = to_intel_crtc(new_crtc); |
10035 | ||
10036 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n", | |
10037 | connector->base.base.id, | |
10038 | drm_get_connector_name(&connector->base), | |
10039 | new_crtc->base.id); | |
10040 | } | |
10041 | ||
10042 | /* Check for any encoders that needs to be disabled. */ | |
10043 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, | |
10044 | base.head) { | |
5a65f358 | 10045 | int num_connectors = 0; |
9a935856 DV |
10046 | list_for_each_entry(connector, |
10047 | &dev->mode_config.connector_list, | |
10048 | base.head) { | |
10049 | if (connector->new_encoder == encoder) { | |
10050 | WARN_ON(!connector->new_encoder->new_crtc); | |
5a65f358 | 10051 | num_connectors++; |
9a935856 DV |
10052 | } |
10053 | } | |
5a65f358 PZ |
10054 | |
10055 | if (num_connectors == 0) | |
10056 | encoder->new_crtc = NULL; | |
10057 | else if (num_connectors > 1) | |
10058 | return -EINVAL; | |
10059 | ||
9a935856 DV |
10060 | /* Only now check for crtc changes so we don't miss encoders |
10061 | * that will be disabled. */ | |
10062 | if (&encoder->new_crtc->base != encoder->base.crtc) { | |
50f56119 | 10063 | DRM_DEBUG_KMS("crtc changed, full mode switch\n"); |
5e2b584e | 10064 | config->mode_changed = true; |
50f56119 DV |
10065 | } |
10066 | } | |
9a935856 | 10067 | /* Now we've also updated encoder->new_crtc for all encoders. */ |
50f56119 | 10068 | |
7668851f VS |
10069 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, |
10070 | base.head) { | |
10071 | crtc->new_enabled = false; | |
10072 | ||
10073 | list_for_each_entry(encoder, | |
10074 | &dev->mode_config.encoder_list, | |
10075 | base.head) { | |
10076 | if (encoder->new_crtc == crtc) { | |
10077 | crtc->new_enabled = true; | |
10078 | break; | |
10079 | } | |
10080 | } | |
10081 | ||
10082 | if (crtc->new_enabled != crtc->base.enabled) { | |
10083 | DRM_DEBUG_KMS("crtc %sabled, full mode switch\n", | |
10084 | crtc->new_enabled ? "en" : "dis"); | |
10085 | config->mode_changed = true; | |
10086 | } | |
7bd0a8e7 VS |
10087 | |
10088 | if (crtc->new_enabled) | |
10089 | crtc->new_config = &crtc->config; | |
10090 | else | |
10091 | crtc->new_config = NULL; | |
7668851f VS |
10092 | } |
10093 | ||
2e431051 DV |
10094 | return 0; |
10095 | } | |
10096 | ||
7d00a1f5 VS |
10097 | static void disable_crtc_nofb(struct intel_crtc *crtc) |
10098 | { | |
10099 | struct drm_device *dev = crtc->base.dev; | |
10100 | struct intel_encoder *encoder; | |
10101 | struct intel_connector *connector; | |
10102 | ||
10103 | DRM_DEBUG_KMS("Trying to restore without FB -> disabling pipe %c\n", | |
10104 | pipe_name(crtc->pipe)); | |
10105 | ||
10106 | list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) { | |
10107 | if (connector->new_encoder && | |
10108 | connector->new_encoder->new_crtc == crtc) | |
10109 | connector->new_encoder = NULL; | |
10110 | } | |
10111 | ||
10112 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) { | |
10113 | if (encoder->new_crtc == crtc) | |
10114 | encoder->new_crtc = NULL; | |
10115 | } | |
10116 | ||
10117 | crtc->new_enabled = false; | |
7bd0a8e7 | 10118 | crtc->new_config = NULL; |
7d00a1f5 VS |
10119 | } |
10120 | ||
2e431051 DV |
10121 | static int intel_crtc_set_config(struct drm_mode_set *set) |
10122 | { | |
10123 | struct drm_device *dev; | |
2e431051 DV |
10124 | struct drm_mode_set save_set; |
10125 | struct intel_set_config *config; | |
10126 | int ret; | |
2e431051 | 10127 | |
8d3e375e DV |
10128 | BUG_ON(!set); |
10129 | BUG_ON(!set->crtc); | |
10130 | BUG_ON(!set->crtc->helper_private); | |
2e431051 | 10131 | |
7e53f3a4 DV |
10132 | /* Enforce sane interface api - has been abused by the fb helper. */ |
10133 | BUG_ON(!set->mode && set->fb); | |
10134 | BUG_ON(set->fb && set->num_connectors == 0); | |
431e50f7 | 10135 | |
2e431051 DV |
10136 | if (set->fb) { |
10137 | DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n", | |
10138 | set->crtc->base.id, set->fb->base.id, | |
10139 | (int)set->num_connectors, set->x, set->y); | |
10140 | } else { | |
10141 | DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id); | |
2e431051 DV |
10142 | } |
10143 | ||
10144 | dev = set->crtc->dev; | |
10145 | ||
10146 | ret = -ENOMEM; | |
10147 | config = kzalloc(sizeof(*config), GFP_KERNEL); | |
10148 | if (!config) | |
10149 | goto out_config; | |
10150 | ||
10151 | ret = intel_set_config_save_state(dev, config); | |
10152 | if (ret) | |
10153 | goto out_config; | |
10154 | ||
10155 | save_set.crtc = set->crtc; | |
10156 | save_set.mode = &set->crtc->mode; | |
10157 | save_set.x = set->crtc->x; | |
10158 | save_set.y = set->crtc->y; | |
10159 | save_set.fb = set->crtc->fb; | |
10160 | ||
10161 | /* Compute whether we need a full modeset, only an fb base update or no | |
10162 | * change at all. In the future we might also check whether only the | |
10163 | * mode changed, e.g. for LVDS where we only change the panel fitter in | |
10164 | * such cases. */ | |
10165 | intel_set_config_compute_mode_changes(set, config); | |
10166 | ||
9a935856 | 10167 | ret = intel_modeset_stage_output_state(dev, set, config); |
2e431051 DV |
10168 | if (ret) |
10169 | goto fail; | |
10170 | ||
5e2b584e | 10171 | if (config->mode_changed) { |
c0c36b94 CW |
10172 | ret = intel_set_mode(set->crtc, set->mode, |
10173 | set->x, set->y, set->fb); | |
5e2b584e | 10174 | } else if (config->fb_changed) { |
4878cae2 VS |
10175 | intel_crtc_wait_for_pending_flips(set->crtc); |
10176 | ||
4f660f49 | 10177 | ret = intel_pipe_set_base(set->crtc, |
94352cf9 | 10178 | set->x, set->y, set->fb); |
7ca51a3a JB |
10179 | /* |
10180 | * In the fastboot case this may be our only check of the | |
10181 | * state after boot. It would be better to only do it on | |
10182 | * the first update, but we don't have a nice way of doing that | |
10183 | * (and really, set_config isn't used much for high freq page | |
10184 | * flipping, so increasing its cost here shouldn't be a big | |
10185 | * deal). | |
10186 | */ | |
d330a953 | 10187 | if (i915.fastboot && ret == 0) |
7ca51a3a | 10188 | intel_modeset_check_state(set->crtc->dev); |
50f56119 DV |
10189 | } |
10190 | ||
2d05eae1 | 10191 | if (ret) { |
bf67dfeb DV |
10192 | DRM_DEBUG_KMS("failed to set mode on [CRTC:%d], err = %d\n", |
10193 | set->crtc->base.id, ret); | |
50f56119 | 10194 | fail: |
2d05eae1 | 10195 | intel_set_config_restore_state(dev, config); |
50f56119 | 10196 | |
7d00a1f5 VS |
10197 | /* |
10198 | * HACK: if the pipe was on, but we didn't have a framebuffer, | |
10199 | * force the pipe off to avoid oopsing in the modeset code | |
10200 | * due to fb==NULL. This should only happen during boot since | |
10201 | * we don't yet reconstruct the FB from the hardware state. | |
10202 | */ | |
10203 | if (to_intel_crtc(save_set.crtc)->new_enabled && !save_set.fb) | |
10204 | disable_crtc_nofb(to_intel_crtc(save_set.crtc)); | |
10205 | ||
2d05eae1 CW |
10206 | /* Try to restore the config */ |
10207 | if (config->mode_changed && | |
10208 | intel_set_mode(save_set.crtc, save_set.mode, | |
10209 | save_set.x, save_set.y, save_set.fb)) | |
10210 | DRM_ERROR("failed to restore config after modeset failure\n"); | |
10211 | } | |
50f56119 | 10212 | |
d9e55608 DV |
10213 | out_config: |
10214 | intel_set_config_free(config); | |
50f56119 DV |
10215 | return ret; |
10216 | } | |
f6e5b160 CW |
10217 | |
10218 | static const struct drm_crtc_funcs intel_crtc_funcs = { | |
f6e5b160 CW |
10219 | .cursor_set = intel_crtc_cursor_set, |
10220 | .cursor_move = intel_crtc_cursor_move, | |
10221 | .gamma_set = intel_crtc_gamma_set, | |
50f56119 | 10222 | .set_config = intel_crtc_set_config, |
f6e5b160 CW |
10223 | .destroy = intel_crtc_destroy, |
10224 | .page_flip = intel_crtc_page_flip, | |
10225 | }; | |
10226 | ||
79f689aa PZ |
10227 | static void intel_cpu_pll_init(struct drm_device *dev) |
10228 | { | |
affa9354 | 10229 | if (HAS_DDI(dev)) |
79f689aa PZ |
10230 | intel_ddi_pll_init(dev); |
10231 | } | |
10232 | ||
5358901f DV |
10233 | static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv, |
10234 | struct intel_shared_dpll *pll, | |
10235 | struct intel_dpll_hw_state *hw_state) | |
ee7b9f93 | 10236 | { |
5358901f | 10237 | uint32_t val; |
ee7b9f93 | 10238 | |
5358901f | 10239 | val = I915_READ(PCH_DPLL(pll->id)); |
66e985c0 DV |
10240 | hw_state->dpll = val; |
10241 | hw_state->fp0 = I915_READ(PCH_FP0(pll->id)); | |
10242 | hw_state->fp1 = I915_READ(PCH_FP1(pll->id)); | |
5358901f DV |
10243 | |
10244 | return val & DPLL_VCO_ENABLE; | |
10245 | } | |
10246 | ||
15bdd4cf DV |
10247 | static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv, |
10248 | struct intel_shared_dpll *pll) | |
10249 | { | |
10250 | I915_WRITE(PCH_FP0(pll->id), pll->hw_state.fp0); | |
10251 | I915_WRITE(PCH_FP1(pll->id), pll->hw_state.fp1); | |
10252 | } | |
10253 | ||
e7b903d2 DV |
10254 | static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv, |
10255 | struct intel_shared_dpll *pll) | |
10256 | { | |
e7b903d2 | 10257 | /* PCH refclock must be enabled first */ |
89eff4be | 10258 | ibx_assert_pch_refclk_enabled(dev_priv); |
e7b903d2 | 10259 | |
15bdd4cf DV |
10260 | I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll); |
10261 | ||
10262 | /* Wait for the clocks to stabilize. */ | |
10263 | POSTING_READ(PCH_DPLL(pll->id)); | |
10264 | udelay(150); | |
10265 | ||
10266 | /* The pixel multiplier can only be updated once the | |
10267 | * DPLL is enabled and the clocks are stable. | |
10268 | * | |
10269 | * So write it again. | |
10270 | */ | |
10271 | I915_WRITE(PCH_DPLL(pll->id), pll->hw_state.dpll); | |
10272 | POSTING_READ(PCH_DPLL(pll->id)); | |
e7b903d2 DV |
10273 | udelay(200); |
10274 | } | |
10275 | ||
10276 | static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv, | |
10277 | struct intel_shared_dpll *pll) | |
10278 | { | |
10279 | struct drm_device *dev = dev_priv->dev; | |
10280 | struct intel_crtc *crtc; | |
e7b903d2 DV |
10281 | |
10282 | /* Make sure no transcoder isn't still depending on us. */ | |
10283 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) { | |
10284 | if (intel_crtc_to_shared_dpll(crtc) == pll) | |
10285 | assert_pch_transcoder_disabled(dev_priv, crtc->pipe); | |
ee7b9f93 JB |
10286 | } |
10287 | ||
15bdd4cf DV |
10288 | I915_WRITE(PCH_DPLL(pll->id), 0); |
10289 | POSTING_READ(PCH_DPLL(pll->id)); | |
e7b903d2 DV |
10290 | udelay(200); |
10291 | } | |
10292 | ||
46edb027 DV |
10293 | static char *ibx_pch_dpll_names[] = { |
10294 | "PCH DPLL A", | |
10295 | "PCH DPLL B", | |
10296 | }; | |
10297 | ||
7c74ade1 | 10298 | static void ibx_pch_dpll_init(struct drm_device *dev) |
ee7b9f93 | 10299 | { |
e7b903d2 | 10300 | struct drm_i915_private *dev_priv = dev->dev_private; |
ee7b9f93 JB |
10301 | int i; |
10302 | ||
7c74ade1 | 10303 | dev_priv->num_shared_dpll = 2; |
ee7b9f93 | 10304 | |
e72f9fbf | 10305 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
46edb027 DV |
10306 | dev_priv->shared_dplls[i].id = i; |
10307 | dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i]; | |
15bdd4cf | 10308 | dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set; |
e7b903d2 DV |
10309 | dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable; |
10310 | dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable; | |
5358901f DV |
10311 | dev_priv->shared_dplls[i].get_hw_state = |
10312 | ibx_pch_dpll_get_hw_state; | |
ee7b9f93 JB |
10313 | } |
10314 | } | |
10315 | ||
7c74ade1 DV |
10316 | static void intel_shared_dpll_init(struct drm_device *dev) |
10317 | { | |
e7b903d2 | 10318 | struct drm_i915_private *dev_priv = dev->dev_private; |
7c74ade1 DV |
10319 | |
10320 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) | |
10321 | ibx_pch_dpll_init(dev); | |
10322 | else | |
10323 | dev_priv->num_shared_dpll = 0; | |
10324 | ||
10325 | BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS); | |
7c74ade1 DV |
10326 | } |
10327 | ||
b358d0a6 | 10328 | static void intel_crtc_init(struct drm_device *dev, int pipe) |
79e53945 | 10329 | { |
22fd0fab | 10330 | drm_i915_private_t *dev_priv = dev->dev_private; |
79e53945 JB |
10331 | struct intel_crtc *intel_crtc; |
10332 | int i; | |
10333 | ||
955382f3 | 10334 | intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL); |
79e53945 JB |
10335 | if (intel_crtc == NULL) |
10336 | return; | |
10337 | ||
10338 | drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs); | |
10339 | ||
10340 | drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256); | |
79e53945 JB |
10341 | for (i = 0; i < 256; i++) { |
10342 | intel_crtc->lut_r[i] = i; | |
10343 | intel_crtc->lut_g[i] = i; | |
10344 | intel_crtc->lut_b[i] = i; | |
10345 | } | |
10346 | ||
1f1c2e24 VS |
10347 | /* |
10348 | * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port | |
10349 | * is hooked to plane B. Hence we want plane A feeding pipe B. | |
10350 | */ | |
80824003 JB |
10351 | intel_crtc->pipe = pipe; |
10352 | intel_crtc->plane = pipe; | |
3a77c4c4 | 10353 | if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) { |
28c97730 | 10354 | DRM_DEBUG_KMS("swapping pipes & planes for FBC\n"); |
e2e767ab | 10355 | intel_crtc->plane = !pipe; |
80824003 JB |
10356 | } |
10357 | ||
22fd0fab JB |
10358 | BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) || |
10359 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL); | |
10360 | dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base; | |
10361 | dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base; | |
10362 | ||
79e53945 | 10363 | drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs); |
79e53945 JB |
10364 | } |
10365 | ||
752aa88a JB |
10366 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector) |
10367 | { | |
10368 | struct drm_encoder *encoder = connector->base.encoder; | |
10369 | ||
10370 | WARN_ON(!mutex_is_locked(&connector->base.dev->mode_config.mutex)); | |
10371 | ||
10372 | if (!encoder) | |
10373 | return INVALID_PIPE; | |
10374 | ||
10375 | return to_intel_crtc(encoder->crtc)->pipe; | |
10376 | } | |
10377 | ||
08d7b3d1 | 10378 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
05394f39 | 10379 | struct drm_file *file) |
08d7b3d1 | 10380 | { |
08d7b3d1 | 10381 | struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data; |
c05422d5 DV |
10382 | struct drm_mode_object *drmmode_obj; |
10383 | struct intel_crtc *crtc; | |
08d7b3d1 | 10384 | |
1cff8f6b DV |
10385 | if (!drm_core_check_feature(dev, DRIVER_MODESET)) |
10386 | return -ENODEV; | |
08d7b3d1 | 10387 | |
c05422d5 DV |
10388 | drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id, |
10389 | DRM_MODE_OBJECT_CRTC); | |
08d7b3d1 | 10390 | |
c05422d5 | 10391 | if (!drmmode_obj) { |
08d7b3d1 | 10392 | DRM_ERROR("no such CRTC id\n"); |
3f2c2057 | 10393 | return -ENOENT; |
08d7b3d1 CW |
10394 | } |
10395 | ||
c05422d5 DV |
10396 | crtc = to_intel_crtc(obj_to_crtc(drmmode_obj)); |
10397 | pipe_from_crtc_id->pipe = crtc->pipe; | |
08d7b3d1 | 10398 | |
c05422d5 | 10399 | return 0; |
08d7b3d1 CW |
10400 | } |
10401 | ||
66a9278e | 10402 | static int intel_encoder_clones(struct intel_encoder *encoder) |
79e53945 | 10403 | { |
66a9278e DV |
10404 | struct drm_device *dev = encoder->base.dev; |
10405 | struct intel_encoder *source_encoder; | |
79e53945 | 10406 | int index_mask = 0; |
79e53945 JB |
10407 | int entry = 0; |
10408 | ||
66a9278e DV |
10409 | list_for_each_entry(source_encoder, |
10410 | &dev->mode_config.encoder_list, base.head) { | |
10411 | ||
10412 | if (encoder == source_encoder) | |
79e53945 | 10413 | index_mask |= (1 << entry); |
66a9278e DV |
10414 | |
10415 | /* Intel hw has only one MUX where enocoders could be cloned. */ | |
10416 | if (encoder->cloneable && source_encoder->cloneable) | |
10417 | index_mask |= (1 << entry); | |
10418 | ||
79e53945 JB |
10419 | entry++; |
10420 | } | |
4ef69c7a | 10421 | |
79e53945 JB |
10422 | return index_mask; |
10423 | } | |
10424 | ||
4d302442 CW |
10425 | static bool has_edp_a(struct drm_device *dev) |
10426 | { | |
10427 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10428 | ||
10429 | if (!IS_MOBILE(dev)) | |
10430 | return false; | |
10431 | ||
10432 | if ((I915_READ(DP_A) & DP_DETECTED) == 0) | |
10433 | return false; | |
10434 | ||
e3589908 | 10435 | if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE)) |
4d302442 CW |
10436 | return false; |
10437 | ||
10438 | return true; | |
10439 | } | |
10440 | ||
ba0fbca4 DL |
10441 | const char *intel_output_name(int output) |
10442 | { | |
10443 | static const char *names[] = { | |
10444 | [INTEL_OUTPUT_UNUSED] = "Unused", | |
10445 | [INTEL_OUTPUT_ANALOG] = "Analog", | |
10446 | [INTEL_OUTPUT_DVO] = "DVO", | |
10447 | [INTEL_OUTPUT_SDVO] = "SDVO", | |
10448 | [INTEL_OUTPUT_LVDS] = "LVDS", | |
10449 | [INTEL_OUTPUT_TVOUT] = "TV", | |
10450 | [INTEL_OUTPUT_HDMI] = "HDMI", | |
10451 | [INTEL_OUTPUT_DISPLAYPORT] = "DisplayPort", | |
10452 | [INTEL_OUTPUT_EDP] = "eDP", | |
10453 | [INTEL_OUTPUT_DSI] = "DSI", | |
10454 | [INTEL_OUTPUT_UNKNOWN] = "Unknown", | |
10455 | }; | |
10456 | ||
10457 | if (output < 0 || output >= ARRAY_SIZE(names) || !names[output]) | |
10458 | return "Invalid"; | |
10459 | ||
10460 | return names[output]; | |
10461 | } | |
10462 | ||
79e53945 JB |
10463 | static void intel_setup_outputs(struct drm_device *dev) |
10464 | { | |
725e30ad | 10465 | struct drm_i915_private *dev_priv = dev->dev_private; |
4ef69c7a | 10466 | struct intel_encoder *encoder; |
cb0953d7 | 10467 | bool dpd_is_edp = false; |
79e53945 | 10468 | |
c9093354 | 10469 | intel_lvds_init(dev); |
79e53945 | 10470 | |
c40c0f5b | 10471 | if (!IS_ULT(dev)) |
79935fca | 10472 | intel_crt_init(dev); |
cb0953d7 | 10473 | |
affa9354 | 10474 | if (HAS_DDI(dev)) { |
0e72a5b5 ED |
10475 | int found; |
10476 | ||
10477 | /* Haswell uses DDI functions to detect digital outputs */ | |
10478 | found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED; | |
10479 | /* DDI A only supports eDP */ | |
10480 | if (found) | |
10481 | intel_ddi_init(dev, PORT_A); | |
10482 | ||
10483 | /* DDI B, C and D detection is indicated by the SFUSE_STRAP | |
10484 | * register */ | |
10485 | found = I915_READ(SFUSE_STRAP); | |
10486 | ||
10487 | if (found & SFUSE_STRAP_DDIB_DETECTED) | |
10488 | intel_ddi_init(dev, PORT_B); | |
10489 | if (found & SFUSE_STRAP_DDIC_DETECTED) | |
10490 | intel_ddi_init(dev, PORT_C); | |
10491 | if (found & SFUSE_STRAP_DDID_DETECTED) | |
10492 | intel_ddi_init(dev, PORT_D); | |
10493 | } else if (HAS_PCH_SPLIT(dev)) { | |
cb0953d7 | 10494 | int found; |
5d8a7752 | 10495 | dpd_is_edp = intel_dp_is_edp(dev, PORT_D); |
270b3042 DV |
10496 | |
10497 | if (has_edp_a(dev)) | |
10498 | intel_dp_init(dev, DP_A, PORT_A); | |
cb0953d7 | 10499 | |
dc0fa718 | 10500 | if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) { |
461ed3ca | 10501 | /* PCH SDVOB multiplex with HDMIB */ |
eef4eacb | 10502 | found = intel_sdvo_init(dev, PCH_SDVOB, true); |
30ad48b7 | 10503 | if (!found) |
e2debe91 | 10504 | intel_hdmi_init(dev, PCH_HDMIB, PORT_B); |
5eb08b69 | 10505 | if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED)) |
ab9d7c30 | 10506 | intel_dp_init(dev, PCH_DP_B, PORT_B); |
30ad48b7 ZW |
10507 | } |
10508 | ||
dc0fa718 | 10509 | if (I915_READ(PCH_HDMIC) & SDVO_DETECTED) |
e2debe91 | 10510 | intel_hdmi_init(dev, PCH_HDMIC, PORT_C); |
30ad48b7 | 10511 | |
dc0fa718 | 10512 | if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED) |
e2debe91 | 10513 | intel_hdmi_init(dev, PCH_HDMID, PORT_D); |
30ad48b7 | 10514 | |
5eb08b69 | 10515 | if (I915_READ(PCH_DP_C) & DP_DETECTED) |
ab9d7c30 | 10516 | intel_dp_init(dev, PCH_DP_C, PORT_C); |
5eb08b69 | 10517 | |
270b3042 | 10518 | if (I915_READ(PCH_DP_D) & DP_DETECTED) |
ab9d7c30 | 10519 | intel_dp_init(dev, PCH_DP_D, PORT_D); |
4a87d65d | 10520 | } else if (IS_VALLEYVIEW(dev)) { |
585a94b8 AB |
10521 | if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIB) & SDVO_DETECTED) { |
10522 | intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIB, | |
10523 | PORT_B); | |
10524 | if (I915_READ(VLV_DISPLAY_BASE + DP_B) & DP_DETECTED) | |
10525 | intel_dp_init(dev, VLV_DISPLAY_BASE + DP_B, PORT_B); | |
10526 | } | |
10527 | ||
6f6005a5 JB |
10528 | if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIC) & SDVO_DETECTED) { |
10529 | intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIC, | |
10530 | PORT_C); | |
10531 | if (I915_READ(VLV_DISPLAY_BASE + DP_C) & DP_DETECTED) | |
5d8a7752 | 10532 | intel_dp_init(dev, VLV_DISPLAY_BASE + DP_C, PORT_C); |
6f6005a5 | 10533 | } |
19c03924 | 10534 | |
3cfca973 | 10535 | intel_dsi_init(dev); |
103a196f | 10536 | } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) { |
27185ae1 | 10537 | bool found = false; |
7d57382e | 10538 | |
e2debe91 | 10539 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 10540 | DRM_DEBUG_KMS("probing SDVOB\n"); |
e2debe91 | 10541 | found = intel_sdvo_init(dev, GEN3_SDVOB, true); |
b01f2c3a JB |
10542 | if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) { |
10543 | DRM_DEBUG_KMS("probing HDMI on SDVOB\n"); | |
e2debe91 | 10544 | intel_hdmi_init(dev, GEN4_HDMIB, PORT_B); |
b01f2c3a | 10545 | } |
27185ae1 | 10546 | |
e7281eab | 10547 | if (!found && SUPPORTS_INTEGRATED_DP(dev)) |
ab9d7c30 | 10548 | intel_dp_init(dev, DP_B, PORT_B); |
725e30ad | 10549 | } |
13520b05 KH |
10550 | |
10551 | /* Before G4X SDVOC doesn't have its own detect register */ | |
13520b05 | 10552 | |
e2debe91 | 10553 | if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) { |
b01f2c3a | 10554 | DRM_DEBUG_KMS("probing SDVOC\n"); |
e2debe91 | 10555 | found = intel_sdvo_init(dev, GEN3_SDVOC, false); |
b01f2c3a | 10556 | } |
27185ae1 | 10557 | |
e2debe91 | 10558 | if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) { |
27185ae1 | 10559 | |
b01f2c3a JB |
10560 | if (SUPPORTS_INTEGRATED_HDMI(dev)) { |
10561 | DRM_DEBUG_KMS("probing HDMI on SDVOC\n"); | |
e2debe91 | 10562 | intel_hdmi_init(dev, GEN4_HDMIC, PORT_C); |
b01f2c3a | 10563 | } |
e7281eab | 10564 | if (SUPPORTS_INTEGRATED_DP(dev)) |
ab9d7c30 | 10565 | intel_dp_init(dev, DP_C, PORT_C); |
725e30ad | 10566 | } |
27185ae1 | 10567 | |
b01f2c3a | 10568 | if (SUPPORTS_INTEGRATED_DP(dev) && |
e7281eab | 10569 | (I915_READ(DP_D) & DP_DETECTED)) |
ab9d7c30 | 10570 | intel_dp_init(dev, DP_D, PORT_D); |
bad720ff | 10571 | } else if (IS_GEN2(dev)) |
79e53945 JB |
10572 | intel_dvo_init(dev); |
10573 | ||
103a196f | 10574 | if (SUPPORTS_TV(dev)) |
79e53945 JB |
10575 | intel_tv_init(dev); |
10576 | ||
4ef69c7a CW |
10577 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) { |
10578 | encoder->base.possible_crtcs = encoder->crtc_mask; | |
10579 | encoder->base.possible_clones = | |
66a9278e | 10580 | intel_encoder_clones(encoder); |
79e53945 | 10581 | } |
47356eb6 | 10582 | |
dde86e2d | 10583 | intel_init_pch_refclk(dev); |
270b3042 DV |
10584 | |
10585 | drm_helper_move_panel_connectors_to_head(dev); | |
79e53945 JB |
10586 | } |
10587 | ||
10588 | static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb) | |
10589 | { | |
10590 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
79e53945 | 10591 | |
ef2d633e DV |
10592 | drm_framebuffer_cleanup(fb); |
10593 | WARN_ON(!intel_fb->obj->framebuffer_references--); | |
10594 | drm_gem_object_unreference_unlocked(&intel_fb->obj->base); | |
79e53945 JB |
10595 | kfree(intel_fb); |
10596 | } | |
10597 | ||
10598 | static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb, | |
05394f39 | 10599 | struct drm_file *file, |
79e53945 JB |
10600 | unsigned int *handle) |
10601 | { | |
10602 | struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb); | |
05394f39 | 10603 | struct drm_i915_gem_object *obj = intel_fb->obj; |
79e53945 | 10604 | |
05394f39 | 10605 | return drm_gem_handle_create(file, &obj->base, handle); |
79e53945 JB |
10606 | } |
10607 | ||
10608 | static const struct drm_framebuffer_funcs intel_fb_funcs = { | |
10609 | .destroy = intel_user_framebuffer_destroy, | |
10610 | .create_handle = intel_user_framebuffer_create_handle, | |
10611 | }; | |
10612 | ||
b5ea642a DV |
10613 | static int intel_framebuffer_init(struct drm_device *dev, |
10614 | struct intel_framebuffer *intel_fb, | |
10615 | struct drm_mode_fb_cmd2 *mode_cmd, | |
10616 | struct drm_i915_gem_object *obj) | |
79e53945 | 10617 | { |
a57ce0b2 | 10618 | int aligned_height; |
a35cdaa0 | 10619 | int pitch_limit; |
79e53945 JB |
10620 | int ret; |
10621 | ||
dd4916c5 DV |
10622 | WARN_ON(!mutex_is_locked(&dev->struct_mutex)); |
10623 | ||
c16ed4be CW |
10624 | if (obj->tiling_mode == I915_TILING_Y) { |
10625 | DRM_DEBUG("hardware does not support tiling Y\n"); | |
57cd6508 | 10626 | return -EINVAL; |
c16ed4be | 10627 | } |
57cd6508 | 10628 | |
c16ed4be CW |
10629 | if (mode_cmd->pitches[0] & 63) { |
10630 | DRM_DEBUG("pitch (%d) must be at least 64 byte aligned\n", | |
10631 | mode_cmd->pitches[0]); | |
57cd6508 | 10632 | return -EINVAL; |
c16ed4be | 10633 | } |
57cd6508 | 10634 | |
a35cdaa0 CW |
10635 | if (INTEL_INFO(dev)->gen >= 5 && !IS_VALLEYVIEW(dev)) { |
10636 | pitch_limit = 32*1024; | |
10637 | } else if (INTEL_INFO(dev)->gen >= 4) { | |
10638 | if (obj->tiling_mode) | |
10639 | pitch_limit = 16*1024; | |
10640 | else | |
10641 | pitch_limit = 32*1024; | |
10642 | } else if (INTEL_INFO(dev)->gen >= 3) { | |
10643 | if (obj->tiling_mode) | |
10644 | pitch_limit = 8*1024; | |
10645 | else | |
10646 | pitch_limit = 16*1024; | |
10647 | } else | |
10648 | /* XXX DSPC is limited to 4k tiled */ | |
10649 | pitch_limit = 8*1024; | |
10650 | ||
10651 | if (mode_cmd->pitches[0] > pitch_limit) { | |
10652 | DRM_DEBUG("%s pitch (%d) must be at less than %d\n", | |
10653 | obj->tiling_mode ? "tiled" : "linear", | |
10654 | mode_cmd->pitches[0], pitch_limit); | |
5d7bd705 | 10655 | return -EINVAL; |
c16ed4be | 10656 | } |
5d7bd705 VS |
10657 | |
10658 | if (obj->tiling_mode != I915_TILING_NONE && | |
c16ed4be CW |
10659 | mode_cmd->pitches[0] != obj->stride) { |
10660 | DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n", | |
10661 | mode_cmd->pitches[0], obj->stride); | |
5d7bd705 | 10662 | return -EINVAL; |
c16ed4be | 10663 | } |
5d7bd705 | 10664 | |
57779d06 | 10665 | /* Reject formats not supported by any plane early. */ |
308e5bcb | 10666 | switch (mode_cmd->pixel_format) { |
57779d06 | 10667 | case DRM_FORMAT_C8: |
04b3924d VS |
10668 | case DRM_FORMAT_RGB565: |
10669 | case DRM_FORMAT_XRGB8888: | |
10670 | case DRM_FORMAT_ARGB8888: | |
57779d06 VS |
10671 | break; |
10672 | case DRM_FORMAT_XRGB1555: | |
10673 | case DRM_FORMAT_ARGB1555: | |
c16ed4be | 10674 | if (INTEL_INFO(dev)->gen > 3) { |
4ee62c76 VS |
10675 | DRM_DEBUG("unsupported pixel format: %s\n", |
10676 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 10677 | return -EINVAL; |
c16ed4be | 10678 | } |
57779d06 VS |
10679 | break; |
10680 | case DRM_FORMAT_XBGR8888: | |
10681 | case DRM_FORMAT_ABGR8888: | |
04b3924d VS |
10682 | case DRM_FORMAT_XRGB2101010: |
10683 | case DRM_FORMAT_ARGB2101010: | |
57779d06 VS |
10684 | case DRM_FORMAT_XBGR2101010: |
10685 | case DRM_FORMAT_ABGR2101010: | |
c16ed4be | 10686 | if (INTEL_INFO(dev)->gen < 4) { |
4ee62c76 VS |
10687 | DRM_DEBUG("unsupported pixel format: %s\n", |
10688 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 10689 | return -EINVAL; |
c16ed4be | 10690 | } |
b5626747 | 10691 | break; |
04b3924d VS |
10692 | case DRM_FORMAT_YUYV: |
10693 | case DRM_FORMAT_UYVY: | |
10694 | case DRM_FORMAT_YVYU: | |
10695 | case DRM_FORMAT_VYUY: | |
c16ed4be | 10696 | if (INTEL_INFO(dev)->gen < 5) { |
4ee62c76 VS |
10697 | DRM_DEBUG("unsupported pixel format: %s\n", |
10698 | drm_get_format_name(mode_cmd->pixel_format)); | |
57779d06 | 10699 | return -EINVAL; |
c16ed4be | 10700 | } |
57cd6508 CW |
10701 | break; |
10702 | default: | |
4ee62c76 VS |
10703 | DRM_DEBUG("unsupported pixel format: %s\n", |
10704 | drm_get_format_name(mode_cmd->pixel_format)); | |
57cd6508 CW |
10705 | return -EINVAL; |
10706 | } | |
10707 | ||
90f9a336 VS |
10708 | /* FIXME need to adjust LINOFF/TILEOFF accordingly. */ |
10709 | if (mode_cmd->offsets[0] != 0) | |
10710 | return -EINVAL; | |
10711 | ||
a57ce0b2 JB |
10712 | aligned_height = intel_align_height(dev, mode_cmd->height, |
10713 | obj->tiling_mode); | |
53155c0a DV |
10714 | /* FIXME drm helper for size checks (especially planar formats)? */ |
10715 | if (obj->base.size < aligned_height * mode_cmd->pitches[0]) | |
10716 | return -EINVAL; | |
10717 | ||
c7d73f6a DV |
10718 | drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd); |
10719 | intel_fb->obj = obj; | |
80075d49 | 10720 | intel_fb->obj->framebuffer_references++; |
c7d73f6a | 10721 | |
79e53945 JB |
10722 | ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs); |
10723 | if (ret) { | |
10724 | DRM_ERROR("framebuffer init failed %d\n", ret); | |
10725 | return ret; | |
10726 | } | |
10727 | ||
79e53945 JB |
10728 | return 0; |
10729 | } | |
10730 | ||
79e53945 JB |
10731 | static struct drm_framebuffer * |
10732 | intel_user_framebuffer_create(struct drm_device *dev, | |
10733 | struct drm_file *filp, | |
308e5bcb | 10734 | struct drm_mode_fb_cmd2 *mode_cmd) |
79e53945 | 10735 | { |
05394f39 | 10736 | struct drm_i915_gem_object *obj; |
79e53945 | 10737 | |
308e5bcb JB |
10738 | obj = to_intel_bo(drm_gem_object_lookup(dev, filp, |
10739 | mode_cmd->handles[0])); | |
c8725226 | 10740 | if (&obj->base == NULL) |
cce13ff7 | 10741 | return ERR_PTR(-ENOENT); |
79e53945 | 10742 | |
d2dff872 | 10743 | return intel_framebuffer_create(dev, mode_cmd, obj); |
79e53945 JB |
10744 | } |
10745 | ||
4520f53a | 10746 | #ifndef CONFIG_DRM_I915_FBDEV |
0632fef6 | 10747 | static inline void intel_fbdev_output_poll_changed(struct drm_device *dev) |
4520f53a DV |
10748 | { |
10749 | } | |
10750 | #endif | |
10751 | ||
79e53945 | 10752 | static const struct drm_mode_config_funcs intel_mode_funcs = { |
79e53945 | 10753 | .fb_create = intel_user_framebuffer_create, |
0632fef6 | 10754 | .output_poll_changed = intel_fbdev_output_poll_changed, |
79e53945 JB |
10755 | }; |
10756 | ||
e70236a8 JB |
10757 | /* Set up chip specific display functions */ |
10758 | static void intel_init_display(struct drm_device *dev) | |
10759 | { | |
10760 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10761 | ||
ee9300bb DV |
10762 | if (HAS_PCH_SPLIT(dev) || IS_G4X(dev)) |
10763 | dev_priv->display.find_dpll = g4x_find_best_dpll; | |
10764 | else if (IS_VALLEYVIEW(dev)) | |
10765 | dev_priv->display.find_dpll = vlv_find_best_dpll; | |
10766 | else if (IS_PINEVIEW(dev)) | |
10767 | dev_priv->display.find_dpll = pnv_find_best_dpll; | |
10768 | else | |
10769 | dev_priv->display.find_dpll = i9xx_find_best_dpll; | |
10770 | ||
affa9354 | 10771 | if (HAS_DDI(dev)) { |
0e8ffe1b | 10772 | dev_priv->display.get_pipe_config = haswell_get_pipe_config; |
09b4ddf9 | 10773 | dev_priv->display.crtc_mode_set = haswell_crtc_mode_set; |
4f771f10 PZ |
10774 | dev_priv->display.crtc_enable = haswell_crtc_enable; |
10775 | dev_priv->display.crtc_disable = haswell_crtc_disable; | |
6441ab5f | 10776 | dev_priv->display.off = haswell_crtc_off; |
09b4ddf9 PZ |
10777 | dev_priv->display.update_plane = ironlake_update_plane; |
10778 | } else if (HAS_PCH_SPLIT(dev)) { | |
0e8ffe1b | 10779 | dev_priv->display.get_pipe_config = ironlake_get_pipe_config; |
f564048e | 10780 | dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set; |
76e5a89c DV |
10781 | dev_priv->display.crtc_enable = ironlake_crtc_enable; |
10782 | dev_priv->display.crtc_disable = ironlake_crtc_disable; | |
ee7b9f93 | 10783 | dev_priv->display.off = ironlake_crtc_off; |
17638cd6 | 10784 | dev_priv->display.update_plane = ironlake_update_plane; |
89b667f8 JB |
10785 | } else if (IS_VALLEYVIEW(dev)) { |
10786 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; | |
10787 | dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set; | |
10788 | dev_priv->display.crtc_enable = valleyview_crtc_enable; | |
10789 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
10790 | dev_priv->display.off = i9xx_crtc_off; | |
10791 | dev_priv->display.update_plane = i9xx_update_plane; | |
f564048e | 10792 | } else { |
0e8ffe1b | 10793 | dev_priv->display.get_pipe_config = i9xx_get_pipe_config; |
f564048e | 10794 | dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set; |
76e5a89c DV |
10795 | dev_priv->display.crtc_enable = i9xx_crtc_enable; |
10796 | dev_priv->display.crtc_disable = i9xx_crtc_disable; | |
ee7b9f93 | 10797 | dev_priv->display.off = i9xx_crtc_off; |
17638cd6 | 10798 | dev_priv->display.update_plane = i9xx_update_plane; |
f564048e | 10799 | } |
e70236a8 | 10800 | |
e70236a8 | 10801 | /* Returns the core display clock speed */ |
25eb05fc JB |
10802 | if (IS_VALLEYVIEW(dev)) |
10803 | dev_priv->display.get_display_clock_speed = | |
10804 | valleyview_get_display_clock_speed; | |
10805 | else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev))) | |
e70236a8 JB |
10806 | dev_priv->display.get_display_clock_speed = |
10807 | i945_get_display_clock_speed; | |
10808 | else if (IS_I915G(dev)) | |
10809 | dev_priv->display.get_display_clock_speed = | |
10810 | i915_get_display_clock_speed; | |
257a7ffc | 10811 | else if (IS_I945GM(dev) || IS_845G(dev)) |
e70236a8 JB |
10812 | dev_priv->display.get_display_clock_speed = |
10813 | i9xx_misc_get_display_clock_speed; | |
257a7ffc DV |
10814 | else if (IS_PINEVIEW(dev)) |
10815 | dev_priv->display.get_display_clock_speed = | |
10816 | pnv_get_display_clock_speed; | |
e70236a8 JB |
10817 | else if (IS_I915GM(dev)) |
10818 | dev_priv->display.get_display_clock_speed = | |
10819 | i915gm_get_display_clock_speed; | |
10820 | else if (IS_I865G(dev)) | |
10821 | dev_priv->display.get_display_clock_speed = | |
10822 | i865_get_display_clock_speed; | |
f0f8a9ce | 10823 | else if (IS_I85X(dev)) |
e70236a8 JB |
10824 | dev_priv->display.get_display_clock_speed = |
10825 | i855_get_display_clock_speed; | |
10826 | else /* 852, 830 */ | |
10827 | dev_priv->display.get_display_clock_speed = | |
10828 | i830_get_display_clock_speed; | |
10829 | ||
7f8a8569 | 10830 | if (HAS_PCH_SPLIT(dev)) { |
f00a3ddf | 10831 | if (IS_GEN5(dev)) { |
674cf967 | 10832 | dev_priv->display.fdi_link_train = ironlake_fdi_link_train; |
e0dac65e | 10833 | dev_priv->display.write_eld = ironlake_write_eld; |
1398261a | 10834 | } else if (IS_GEN6(dev)) { |
674cf967 | 10835 | dev_priv->display.fdi_link_train = gen6_fdi_link_train; |
e0dac65e | 10836 | dev_priv->display.write_eld = ironlake_write_eld; |
357555c0 JB |
10837 | } else if (IS_IVYBRIDGE(dev)) { |
10838 | /* FIXME: detect B0+ stepping and use auto training */ | |
10839 | dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train; | |
e0dac65e | 10840 | dev_priv->display.write_eld = ironlake_write_eld; |
01a415fd DV |
10841 | dev_priv->display.modeset_global_resources = |
10842 | ivb_modeset_global_resources; | |
4e0bbc31 | 10843 | } else if (IS_HASWELL(dev) || IS_GEN8(dev)) { |
c82e4d26 | 10844 | dev_priv->display.fdi_link_train = hsw_fdi_link_train; |
83358c85 | 10845 | dev_priv->display.write_eld = haswell_write_eld; |
d6dd9eb1 DV |
10846 | dev_priv->display.modeset_global_resources = |
10847 | haswell_modeset_global_resources; | |
a0e63c22 | 10848 | } |
6067aaea | 10849 | } else if (IS_G4X(dev)) { |
e0dac65e | 10850 | dev_priv->display.write_eld = g4x_write_eld; |
30a970c6 JB |
10851 | } else if (IS_VALLEYVIEW(dev)) { |
10852 | dev_priv->display.modeset_global_resources = | |
10853 | valleyview_modeset_global_resources; | |
9ca2fe73 | 10854 | dev_priv->display.write_eld = ironlake_write_eld; |
e70236a8 | 10855 | } |
8c9f3aaf JB |
10856 | |
10857 | /* Default just returns -ENODEV to indicate unsupported */ | |
10858 | dev_priv->display.queue_flip = intel_default_queue_flip; | |
10859 | ||
10860 | switch (INTEL_INFO(dev)->gen) { | |
10861 | case 2: | |
10862 | dev_priv->display.queue_flip = intel_gen2_queue_flip; | |
10863 | break; | |
10864 | ||
10865 | case 3: | |
10866 | dev_priv->display.queue_flip = intel_gen3_queue_flip; | |
10867 | break; | |
10868 | ||
10869 | case 4: | |
10870 | case 5: | |
10871 | dev_priv->display.queue_flip = intel_gen4_queue_flip; | |
10872 | break; | |
10873 | ||
10874 | case 6: | |
10875 | dev_priv->display.queue_flip = intel_gen6_queue_flip; | |
10876 | break; | |
7c9017e5 | 10877 | case 7: |
4e0bbc31 | 10878 | case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */ |
7c9017e5 JB |
10879 | dev_priv->display.queue_flip = intel_gen7_queue_flip; |
10880 | break; | |
8c9f3aaf | 10881 | } |
7bd688cd JN |
10882 | |
10883 | intel_panel_init_backlight_funcs(dev); | |
e70236a8 JB |
10884 | } |
10885 | ||
b690e96c JB |
10886 | /* |
10887 | * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend, | |
10888 | * resume, or other times. This quirk makes sure that's the case for | |
10889 | * affected systems. | |
10890 | */ | |
0206e353 | 10891 | static void quirk_pipea_force(struct drm_device *dev) |
b690e96c JB |
10892 | { |
10893 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10894 | ||
10895 | dev_priv->quirks |= QUIRK_PIPEA_FORCE; | |
bc0daf48 | 10896 | DRM_INFO("applying pipe a force quirk\n"); |
b690e96c JB |
10897 | } |
10898 | ||
435793df KP |
10899 | /* |
10900 | * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason | |
10901 | */ | |
10902 | static void quirk_ssc_force_disable(struct drm_device *dev) | |
10903 | { | |
10904 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10905 | dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE; | |
bc0daf48 | 10906 | DRM_INFO("applying lvds SSC disable quirk\n"); |
435793df KP |
10907 | } |
10908 | ||
4dca20ef | 10909 | /* |
5a15ab5b CE |
10910 | * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight |
10911 | * brightness value | |
4dca20ef CE |
10912 | */ |
10913 | static void quirk_invert_brightness(struct drm_device *dev) | |
10914 | { | |
10915 | struct drm_i915_private *dev_priv = dev->dev_private; | |
10916 | dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS; | |
bc0daf48 | 10917 | DRM_INFO("applying inverted panel brightness quirk\n"); |
435793df KP |
10918 | } |
10919 | ||
b690e96c JB |
10920 | struct intel_quirk { |
10921 | int device; | |
10922 | int subsystem_vendor; | |
10923 | int subsystem_device; | |
10924 | void (*hook)(struct drm_device *dev); | |
10925 | }; | |
10926 | ||
5f85f176 EE |
10927 | /* For systems that don't have a meaningful PCI subdevice/subvendor ID */ |
10928 | struct intel_dmi_quirk { | |
10929 | void (*hook)(struct drm_device *dev); | |
10930 | const struct dmi_system_id (*dmi_id_list)[]; | |
10931 | }; | |
10932 | ||
10933 | static int intel_dmi_reverse_brightness(const struct dmi_system_id *id) | |
10934 | { | |
10935 | DRM_INFO("Backlight polarity reversed on %s\n", id->ident); | |
10936 | return 1; | |
10937 | } | |
10938 | ||
10939 | static const struct intel_dmi_quirk intel_dmi_quirks[] = { | |
10940 | { | |
10941 | .dmi_id_list = &(const struct dmi_system_id[]) { | |
10942 | { | |
10943 | .callback = intel_dmi_reverse_brightness, | |
10944 | .ident = "NCR Corporation", | |
10945 | .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"), | |
10946 | DMI_MATCH(DMI_PRODUCT_NAME, ""), | |
10947 | }, | |
10948 | }, | |
10949 | { } /* terminating entry */ | |
10950 | }, | |
10951 | .hook = quirk_invert_brightness, | |
10952 | }, | |
10953 | }; | |
10954 | ||
c43b5634 | 10955 | static struct intel_quirk intel_quirks[] = { |
b690e96c | 10956 | /* HP Mini needs pipe A force quirk (LP: #322104) */ |
0206e353 | 10957 | { 0x27ae, 0x103c, 0x361a, quirk_pipea_force }, |
b690e96c | 10958 | |
b690e96c JB |
10959 | /* Toshiba Protege R-205, S-209 needs pipe A force quirk */ |
10960 | { 0x2592, 0x1179, 0x0001, quirk_pipea_force }, | |
10961 | ||
b690e96c JB |
10962 | /* ThinkPad T60 needs pipe A force quirk (bug #16494) */ |
10963 | { 0x2782, 0x17aa, 0x201a, quirk_pipea_force }, | |
10964 | ||
a4945f95 | 10965 | /* 830 needs to leave pipe A & dpll A up */ |
dcdaed6e | 10966 | { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force }, |
435793df KP |
10967 | |
10968 | /* Lenovo U160 cannot use SSC on LVDS */ | |
10969 | { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable }, | |
070d329a MAS |
10970 | |
10971 | /* Sony Vaio Y cannot use SSC on LVDS */ | |
10972 | { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable }, | |
5a15ab5b | 10973 | |
be505f64 AH |
10974 | /* Acer Aspire 5734Z must invert backlight brightness */ |
10975 | { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness }, | |
10976 | ||
10977 | /* Acer/eMachines G725 */ | |
10978 | { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness }, | |
10979 | ||
10980 | /* Acer/eMachines e725 */ | |
10981 | { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness }, | |
10982 | ||
10983 | /* Acer/Packard Bell NCL20 */ | |
10984 | { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness }, | |
10985 | ||
10986 | /* Acer Aspire 4736Z */ | |
10987 | { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness }, | |
0f540c3a JN |
10988 | |
10989 | /* Acer Aspire 5336 */ | |
10990 | { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness }, | |
b690e96c JB |
10991 | }; |
10992 | ||
10993 | static void intel_init_quirks(struct drm_device *dev) | |
10994 | { | |
10995 | struct pci_dev *d = dev->pdev; | |
10996 | int i; | |
10997 | ||
10998 | for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) { | |
10999 | struct intel_quirk *q = &intel_quirks[i]; | |
11000 | ||
11001 | if (d->device == q->device && | |
11002 | (d->subsystem_vendor == q->subsystem_vendor || | |
11003 | q->subsystem_vendor == PCI_ANY_ID) && | |
11004 | (d->subsystem_device == q->subsystem_device || | |
11005 | q->subsystem_device == PCI_ANY_ID)) | |
11006 | q->hook(dev); | |
11007 | } | |
5f85f176 EE |
11008 | for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) { |
11009 | if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0) | |
11010 | intel_dmi_quirks[i].hook(dev); | |
11011 | } | |
b690e96c JB |
11012 | } |
11013 | ||
9cce37f4 JB |
11014 | /* Disable the VGA plane that we never use */ |
11015 | static void i915_disable_vga(struct drm_device *dev) | |
11016 | { | |
11017 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11018 | u8 sr1; | |
766aa1c4 | 11019 | u32 vga_reg = i915_vgacntrl_reg(dev); |
9cce37f4 | 11020 | |
2b37c616 | 11021 | /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */ |
9cce37f4 | 11022 | vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO); |
3fdcf431 | 11023 | outb(SR01, VGA_SR_INDEX); |
9cce37f4 JB |
11024 | sr1 = inb(VGA_SR_DATA); |
11025 | outb(sr1 | 1<<5, VGA_SR_DATA); | |
11026 | vga_put(dev->pdev, VGA_RSRC_LEGACY_IO); | |
11027 | udelay(300); | |
11028 | ||
11029 | I915_WRITE(vga_reg, VGA_DISP_DISABLE); | |
11030 | POSTING_READ(vga_reg); | |
11031 | } | |
11032 | ||
f817586c DV |
11033 | void intel_modeset_init_hw(struct drm_device *dev) |
11034 | { | |
a8f78b58 ED |
11035 | intel_prepare_ddi(dev); |
11036 | ||
f817586c DV |
11037 | intel_init_clock_gating(dev); |
11038 | ||
5382f5f3 | 11039 | intel_reset_dpio(dev); |
40e9cf64 | 11040 | |
79f5b2c7 | 11041 | mutex_lock(&dev->struct_mutex); |
8090c6b9 | 11042 | intel_enable_gt_powersave(dev); |
79f5b2c7 | 11043 | mutex_unlock(&dev->struct_mutex); |
f817586c DV |
11044 | } |
11045 | ||
7d708ee4 ID |
11046 | void intel_modeset_suspend_hw(struct drm_device *dev) |
11047 | { | |
11048 | intel_suspend_hw(dev); | |
11049 | } | |
11050 | ||
79e53945 JB |
11051 | void intel_modeset_init(struct drm_device *dev) |
11052 | { | |
652c393a | 11053 | struct drm_i915_private *dev_priv = dev->dev_private; |
1fe47785 | 11054 | int sprite, ret; |
8cc87b75 | 11055 | enum pipe pipe; |
79e53945 JB |
11056 | |
11057 | drm_mode_config_init(dev); | |
11058 | ||
11059 | dev->mode_config.min_width = 0; | |
11060 | dev->mode_config.min_height = 0; | |
11061 | ||
019d96cb DA |
11062 | dev->mode_config.preferred_depth = 24; |
11063 | dev->mode_config.prefer_shadow = 1; | |
11064 | ||
e6ecefaa | 11065 | dev->mode_config.funcs = &intel_mode_funcs; |
79e53945 | 11066 | |
b690e96c JB |
11067 | intel_init_quirks(dev); |
11068 | ||
1fa61106 ED |
11069 | intel_init_pm(dev); |
11070 | ||
e3c74757 BW |
11071 | if (INTEL_INFO(dev)->num_pipes == 0) |
11072 | return; | |
11073 | ||
e70236a8 JB |
11074 | intel_init_display(dev); |
11075 | ||
a6c45cf0 CW |
11076 | if (IS_GEN2(dev)) { |
11077 | dev->mode_config.max_width = 2048; | |
11078 | dev->mode_config.max_height = 2048; | |
11079 | } else if (IS_GEN3(dev)) { | |
5e4d6fa7 KP |
11080 | dev->mode_config.max_width = 4096; |
11081 | dev->mode_config.max_height = 4096; | |
79e53945 | 11082 | } else { |
a6c45cf0 CW |
11083 | dev->mode_config.max_width = 8192; |
11084 | dev->mode_config.max_height = 8192; | |
79e53945 | 11085 | } |
5d4545ae | 11086 | dev->mode_config.fb_base = dev_priv->gtt.mappable_base; |
79e53945 | 11087 | |
28c97730 | 11088 | DRM_DEBUG_KMS("%d display pipe%s available.\n", |
7eb552ae BW |
11089 | INTEL_INFO(dev)->num_pipes, |
11090 | INTEL_INFO(dev)->num_pipes > 1 ? "s" : ""); | |
79e53945 | 11091 | |
8cc87b75 DL |
11092 | for_each_pipe(pipe) { |
11093 | intel_crtc_init(dev, pipe); | |
1fe47785 DL |
11094 | for_each_sprite(pipe, sprite) { |
11095 | ret = intel_plane_init(dev, pipe, sprite); | |
7f1f3851 | 11096 | if (ret) |
06da8da2 | 11097 | DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n", |
1fe47785 | 11098 | pipe_name(pipe), sprite_name(pipe, sprite), ret); |
7f1f3851 | 11099 | } |
79e53945 JB |
11100 | } |
11101 | ||
f42bb70d | 11102 | intel_init_dpio(dev); |
5382f5f3 | 11103 | intel_reset_dpio(dev); |
f42bb70d | 11104 | |
79f689aa | 11105 | intel_cpu_pll_init(dev); |
e72f9fbf | 11106 | intel_shared_dpll_init(dev); |
ee7b9f93 | 11107 | |
9cce37f4 JB |
11108 | /* Just disable it once at startup */ |
11109 | i915_disable_vga(dev); | |
79e53945 | 11110 | intel_setup_outputs(dev); |
11be49eb CW |
11111 | |
11112 | /* Just in case the BIOS is doing something questionable. */ | |
11113 | intel_disable_fbc(dev); | |
fa9fa083 | 11114 | |
8b687df4 | 11115 | mutex_lock(&dev->mode_config.mutex); |
fa9fa083 | 11116 | intel_modeset_setup_hw_state(dev, false); |
8b687df4 | 11117 | mutex_unlock(&dev->mode_config.mutex); |
2c7111db CW |
11118 | } |
11119 | ||
24929352 DV |
11120 | static void |
11121 | intel_connector_break_all_links(struct intel_connector *connector) | |
11122 | { | |
11123 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
11124 | connector->base.encoder = NULL; | |
11125 | connector->encoder->connectors_active = false; | |
11126 | connector->encoder->base.crtc = NULL; | |
11127 | } | |
11128 | ||
7fad798e DV |
11129 | static void intel_enable_pipe_a(struct drm_device *dev) |
11130 | { | |
11131 | struct intel_connector *connector; | |
11132 | struct drm_connector *crt = NULL; | |
11133 | struct intel_load_detect_pipe load_detect_temp; | |
11134 | ||
11135 | /* We can't just switch on the pipe A, we need to set things up with a | |
11136 | * proper mode and output configuration. As a gross hack, enable pipe A | |
11137 | * by enabling the load detect pipe once. */ | |
11138 | list_for_each_entry(connector, | |
11139 | &dev->mode_config.connector_list, | |
11140 | base.head) { | |
11141 | if (connector->encoder->type == INTEL_OUTPUT_ANALOG) { | |
11142 | crt = &connector->base; | |
11143 | break; | |
11144 | } | |
11145 | } | |
11146 | ||
11147 | if (!crt) | |
11148 | return; | |
11149 | ||
11150 | if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp)) | |
11151 | intel_release_load_detect_pipe(crt, &load_detect_temp); | |
11152 | ||
652c393a | 11153 | |
7fad798e DV |
11154 | } |
11155 | ||
fa555837 DV |
11156 | static bool |
11157 | intel_check_plane_mapping(struct intel_crtc *crtc) | |
11158 | { | |
7eb552ae BW |
11159 | struct drm_device *dev = crtc->base.dev; |
11160 | struct drm_i915_private *dev_priv = dev->dev_private; | |
fa555837 DV |
11161 | u32 reg, val; |
11162 | ||
7eb552ae | 11163 | if (INTEL_INFO(dev)->num_pipes == 1) |
fa555837 DV |
11164 | return true; |
11165 | ||
11166 | reg = DSPCNTR(!crtc->plane); | |
11167 | val = I915_READ(reg); | |
11168 | ||
11169 | if ((val & DISPLAY_PLANE_ENABLE) && | |
11170 | (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe)) | |
11171 | return false; | |
11172 | ||
11173 | return true; | |
11174 | } | |
11175 | ||
24929352 DV |
11176 | static void intel_sanitize_crtc(struct intel_crtc *crtc) |
11177 | { | |
11178 | struct drm_device *dev = crtc->base.dev; | |
11179 | struct drm_i915_private *dev_priv = dev->dev_private; | |
fa555837 | 11180 | u32 reg; |
24929352 | 11181 | |
24929352 | 11182 | /* Clear any frame start delays used for debugging left by the BIOS */ |
3b117c8f | 11183 | reg = PIPECONF(crtc->config.cpu_transcoder); |
24929352 DV |
11184 | I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK); |
11185 | ||
11186 | /* We need to sanitize the plane -> pipe mapping first because this will | |
fa555837 DV |
11187 | * disable the crtc (and hence change the state) if it is wrong. Note |
11188 | * that gen4+ has a fixed plane -> pipe mapping. */ | |
11189 | if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) { | |
24929352 DV |
11190 | struct intel_connector *connector; |
11191 | bool plane; | |
11192 | ||
24929352 DV |
11193 | DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n", |
11194 | crtc->base.base.id); | |
11195 | ||
11196 | /* Pipe has the wrong plane attached and the plane is active. | |
11197 | * Temporarily change the plane mapping and disable everything | |
11198 | * ... */ | |
11199 | plane = crtc->plane; | |
11200 | crtc->plane = !plane; | |
11201 | dev_priv->display.crtc_disable(&crtc->base); | |
11202 | crtc->plane = plane; | |
11203 | ||
11204 | /* ... and break all links. */ | |
11205 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
11206 | base.head) { | |
11207 | if (connector->encoder->base.crtc != &crtc->base) | |
11208 | continue; | |
11209 | ||
11210 | intel_connector_break_all_links(connector); | |
11211 | } | |
11212 | ||
11213 | WARN_ON(crtc->active); | |
11214 | crtc->base.enabled = false; | |
11215 | } | |
24929352 | 11216 | |
7fad798e DV |
11217 | if (dev_priv->quirks & QUIRK_PIPEA_FORCE && |
11218 | crtc->pipe == PIPE_A && !crtc->active) { | |
11219 | /* BIOS forgot to enable pipe A, this mostly happens after | |
11220 | * resume. Force-enable the pipe to fix this, the update_dpms | |
11221 | * call below we restore the pipe to the right state, but leave | |
11222 | * the required bits on. */ | |
11223 | intel_enable_pipe_a(dev); | |
11224 | } | |
11225 | ||
24929352 DV |
11226 | /* Adjust the state of the output pipe according to whether we |
11227 | * have active connectors/encoders. */ | |
11228 | intel_crtc_update_dpms(&crtc->base); | |
11229 | ||
11230 | if (crtc->active != crtc->base.enabled) { | |
11231 | struct intel_encoder *encoder; | |
11232 | ||
11233 | /* This can happen either due to bugs in the get_hw_state | |
11234 | * functions or because the pipe is force-enabled due to the | |
11235 | * pipe A quirk. */ | |
11236 | DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n", | |
11237 | crtc->base.base.id, | |
11238 | crtc->base.enabled ? "enabled" : "disabled", | |
11239 | crtc->active ? "enabled" : "disabled"); | |
11240 | ||
11241 | crtc->base.enabled = crtc->active; | |
11242 | ||
11243 | /* Because we only establish the connector -> encoder -> | |
11244 | * crtc links if something is active, this means the | |
11245 | * crtc is now deactivated. Break the links. connector | |
11246 | * -> encoder links are only establish when things are | |
11247 | * actually up, hence no need to break them. */ | |
11248 | WARN_ON(crtc->active); | |
11249 | ||
11250 | for_each_encoder_on_crtc(dev, &crtc->base, encoder) { | |
11251 | WARN_ON(encoder->connectors_active); | |
11252 | encoder->base.crtc = NULL; | |
11253 | } | |
11254 | } | |
11255 | } | |
11256 | ||
11257 | static void intel_sanitize_encoder(struct intel_encoder *encoder) | |
11258 | { | |
11259 | struct intel_connector *connector; | |
11260 | struct drm_device *dev = encoder->base.dev; | |
11261 | ||
11262 | /* We need to check both for a crtc link (meaning that the | |
11263 | * encoder is active and trying to read from a pipe) and the | |
11264 | * pipe itself being active. */ | |
11265 | bool has_active_crtc = encoder->base.crtc && | |
11266 | to_intel_crtc(encoder->base.crtc)->active; | |
11267 | ||
11268 | if (encoder->connectors_active && !has_active_crtc) { | |
11269 | DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n", | |
11270 | encoder->base.base.id, | |
11271 | drm_get_encoder_name(&encoder->base)); | |
11272 | ||
11273 | /* Connector is active, but has no active pipe. This is | |
11274 | * fallout from our resume register restoring. Disable | |
11275 | * the encoder manually again. */ | |
11276 | if (encoder->base.crtc) { | |
11277 | DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n", | |
11278 | encoder->base.base.id, | |
11279 | drm_get_encoder_name(&encoder->base)); | |
11280 | encoder->disable(encoder); | |
11281 | } | |
11282 | ||
11283 | /* Inconsistent output/port/pipe state happens presumably due to | |
11284 | * a bug in one of the get_hw_state functions. Or someplace else | |
11285 | * in our code, like the register restore mess on resume. Clamp | |
11286 | * things to off as a safer default. */ | |
11287 | list_for_each_entry(connector, | |
11288 | &dev->mode_config.connector_list, | |
11289 | base.head) { | |
11290 | if (connector->encoder != encoder) | |
11291 | continue; | |
11292 | ||
11293 | intel_connector_break_all_links(connector); | |
11294 | } | |
11295 | } | |
11296 | /* Enabled encoders without active connectors will be fixed in | |
11297 | * the crtc fixup. */ | |
11298 | } | |
11299 | ||
04098753 | 11300 | void i915_redisable_vga_power_on(struct drm_device *dev) |
0fde901f KM |
11301 | { |
11302 | struct drm_i915_private *dev_priv = dev->dev_private; | |
766aa1c4 | 11303 | u32 vga_reg = i915_vgacntrl_reg(dev); |
0fde901f | 11304 | |
04098753 ID |
11305 | if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) { |
11306 | DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n"); | |
11307 | i915_disable_vga(dev); | |
11308 | } | |
11309 | } | |
11310 | ||
11311 | void i915_redisable_vga(struct drm_device *dev) | |
11312 | { | |
11313 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11314 | ||
8dc8a27c PZ |
11315 | /* This function can be called both from intel_modeset_setup_hw_state or |
11316 | * at a very early point in our resume sequence, where the power well | |
11317 | * structures are not yet restored. Since this function is at a very | |
11318 | * paranoid "someone might have enabled VGA while we were not looking" | |
11319 | * level, just check if the power well is enabled instead of trying to | |
11320 | * follow the "don't touch the power well if we don't need it" policy | |
11321 | * the rest of the driver uses. */ | |
04098753 | 11322 | if (!intel_display_power_enabled(dev_priv, POWER_DOMAIN_VGA)) |
8dc8a27c PZ |
11323 | return; |
11324 | ||
04098753 | 11325 | i915_redisable_vga_power_on(dev); |
0fde901f KM |
11326 | } |
11327 | ||
30e984df | 11328 | static void intel_modeset_readout_hw_state(struct drm_device *dev) |
24929352 DV |
11329 | { |
11330 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11331 | enum pipe pipe; | |
24929352 DV |
11332 | struct intel_crtc *crtc; |
11333 | struct intel_encoder *encoder; | |
11334 | struct intel_connector *connector; | |
5358901f | 11335 | int i; |
24929352 | 11336 | |
0e8ffe1b DV |
11337 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, |
11338 | base.head) { | |
88adfff1 | 11339 | memset(&crtc->config, 0, sizeof(crtc->config)); |
3b117c8f | 11340 | |
0e8ffe1b DV |
11341 | crtc->active = dev_priv->display.get_pipe_config(crtc, |
11342 | &crtc->config); | |
24929352 DV |
11343 | |
11344 | crtc->base.enabled = crtc->active; | |
4c445e0e | 11345 | crtc->primary_enabled = crtc->active; |
24929352 DV |
11346 | |
11347 | DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n", | |
11348 | crtc->base.base.id, | |
11349 | crtc->active ? "enabled" : "disabled"); | |
11350 | } | |
11351 | ||
5358901f | 11352 | /* FIXME: Smash this into the new shared dpll infrastructure. */ |
affa9354 | 11353 | if (HAS_DDI(dev)) |
6441ab5f PZ |
11354 | intel_ddi_setup_hw_pll_state(dev); |
11355 | ||
5358901f DV |
11356 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
11357 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
11358 | ||
11359 | pll->on = pll->get_hw_state(dev_priv, pll, &pll->hw_state); | |
11360 | pll->active = 0; | |
11361 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
11362 | base.head) { | |
11363 | if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) | |
11364 | pll->active++; | |
11365 | } | |
11366 | pll->refcount = pll->active; | |
11367 | ||
35c95375 DV |
11368 | DRM_DEBUG_KMS("%s hw state readout: refcount %i, on %i\n", |
11369 | pll->name, pll->refcount, pll->on); | |
5358901f DV |
11370 | } |
11371 | ||
24929352 DV |
11372 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, |
11373 | base.head) { | |
11374 | pipe = 0; | |
11375 | ||
11376 | if (encoder->get_hw_state(encoder, &pipe)) { | |
045ac3b5 JB |
11377 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); |
11378 | encoder->base.crtc = &crtc->base; | |
1d37b689 | 11379 | encoder->get_config(encoder, &crtc->config); |
24929352 DV |
11380 | } else { |
11381 | encoder->base.crtc = NULL; | |
11382 | } | |
11383 | ||
11384 | encoder->connectors_active = false; | |
6f2bcceb | 11385 | DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n", |
24929352 DV |
11386 | encoder->base.base.id, |
11387 | drm_get_encoder_name(&encoder->base), | |
11388 | encoder->base.crtc ? "enabled" : "disabled", | |
6f2bcceb | 11389 | pipe_name(pipe)); |
24929352 DV |
11390 | } |
11391 | ||
11392 | list_for_each_entry(connector, &dev->mode_config.connector_list, | |
11393 | base.head) { | |
11394 | if (connector->get_hw_state(connector)) { | |
11395 | connector->base.dpms = DRM_MODE_DPMS_ON; | |
11396 | connector->encoder->connectors_active = true; | |
11397 | connector->base.encoder = &connector->encoder->base; | |
11398 | } else { | |
11399 | connector->base.dpms = DRM_MODE_DPMS_OFF; | |
11400 | connector->base.encoder = NULL; | |
11401 | } | |
11402 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n", | |
11403 | connector->base.base.id, | |
11404 | drm_get_connector_name(&connector->base), | |
11405 | connector->base.encoder ? "enabled" : "disabled"); | |
11406 | } | |
30e984df DV |
11407 | } |
11408 | ||
11409 | /* Scan out the current hw modeset state, sanitizes it and maps it into the drm | |
11410 | * and i915 state tracking structures. */ | |
11411 | void intel_modeset_setup_hw_state(struct drm_device *dev, | |
11412 | bool force_restore) | |
11413 | { | |
11414 | struct drm_i915_private *dev_priv = dev->dev_private; | |
11415 | enum pipe pipe; | |
30e984df DV |
11416 | struct intel_crtc *crtc; |
11417 | struct intel_encoder *encoder; | |
35c95375 | 11418 | int i; |
30e984df DV |
11419 | |
11420 | intel_modeset_readout_hw_state(dev); | |
24929352 | 11421 | |
babea61d JB |
11422 | /* |
11423 | * Now that we have the config, copy it to each CRTC struct | |
11424 | * Note that this could go away if we move to using crtc_config | |
11425 | * checking everywhere. | |
11426 | */ | |
11427 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, | |
11428 | base.head) { | |
d330a953 | 11429 | if (crtc->active && i915.fastboot) { |
f6a83288 | 11430 | intel_mode_from_pipe_config(&crtc->base.mode, &crtc->config); |
babea61d JB |
11431 | DRM_DEBUG_KMS("[CRTC:%d] found active mode: ", |
11432 | crtc->base.base.id); | |
11433 | drm_mode_debug_printmodeline(&crtc->base.mode); | |
11434 | } | |
11435 | } | |
11436 | ||
24929352 DV |
11437 | /* HW state is read out, now we need to sanitize this mess. */ |
11438 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, | |
11439 | base.head) { | |
11440 | intel_sanitize_encoder(encoder); | |
11441 | } | |
11442 | ||
11443 | for_each_pipe(pipe) { | |
11444 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
11445 | intel_sanitize_crtc(crtc); | |
c0b03411 | 11446 | intel_dump_pipe_config(crtc, &crtc->config, "[setup_hw_state]"); |
24929352 | 11447 | } |
9a935856 | 11448 | |
35c95375 DV |
11449 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { |
11450 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
11451 | ||
11452 | if (!pll->on || pll->active) | |
11453 | continue; | |
11454 | ||
11455 | DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name); | |
11456 | ||
11457 | pll->disable(dev_priv, pll); | |
11458 | pll->on = false; | |
11459 | } | |
11460 | ||
96f90c54 | 11461 | if (HAS_PCH_SPLIT(dev)) |
243e6a44 VS |
11462 | ilk_wm_get_hw_state(dev); |
11463 | ||
45e2b5f6 | 11464 | if (force_restore) { |
7d0bc1ea VS |
11465 | i915_redisable_vga(dev); |
11466 | ||
f30da187 DV |
11467 | /* |
11468 | * We need to use raw interfaces for restoring state to avoid | |
11469 | * checking (bogus) intermediate states. | |
11470 | */ | |
45e2b5f6 | 11471 | for_each_pipe(pipe) { |
b5644d05 JB |
11472 | struct drm_crtc *crtc = |
11473 | dev_priv->pipe_to_crtc_mapping[pipe]; | |
f30da187 DV |
11474 | |
11475 | __intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, | |
11476 | crtc->fb); | |
45e2b5f6 DV |
11477 | } |
11478 | } else { | |
11479 | intel_modeset_update_staged_output_state(dev); | |
11480 | } | |
8af6cf88 DV |
11481 | |
11482 | intel_modeset_check_state(dev); | |
2c7111db CW |
11483 | } |
11484 | ||
11485 | void intel_modeset_gem_init(struct drm_device *dev) | |
11486 | { | |
1833b134 | 11487 | intel_modeset_init_hw(dev); |
02e792fb DV |
11488 | |
11489 | intel_setup_overlay(dev); | |
79e53945 JB |
11490 | } |
11491 | ||
4932e2c3 ID |
11492 | void intel_connector_unregister(struct intel_connector *intel_connector) |
11493 | { | |
11494 | struct drm_connector *connector = &intel_connector->base; | |
11495 | ||
11496 | intel_panel_destroy_backlight(connector); | |
11497 | drm_sysfs_connector_remove(connector); | |
11498 | } | |
11499 | ||
79e53945 JB |
11500 | void intel_modeset_cleanup(struct drm_device *dev) |
11501 | { | |
652c393a JB |
11502 | struct drm_i915_private *dev_priv = dev->dev_private; |
11503 | struct drm_crtc *crtc; | |
d9255d57 | 11504 | struct drm_connector *connector; |
652c393a | 11505 | |
fd0c0642 DV |
11506 | /* |
11507 | * Interrupts and polling as the first thing to avoid creating havoc. | |
11508 | * Too much stuff here (turning of rps, connectors, ...) would | |
11509 | * experience fancy races otherwise. | |
11510 | */ | |
11511 | drm_irq_uninstall(dev); | |
11512 | cancel_work_sync(&dev_priv->hotplug_work); | |
11513 | /* | |
11514 | * Due to the hpd irq storm handling the hotplug work can re-arm the | |
11515 | * poll handlers. Hence disable polling after hpd handling is shut down. | |
11516 | */ | |
f87ea761 | 11517 | drm_kms_helper_poll_fini(dev); |
fd0c0642 | 11518 | |
652c393a JB |
11519 | mutex_lock(&dev->struct_mutex); |
11520 | ||
723bfd70 JB |
11521 | intel_unregister_dsm_handler(); |
11522 | ||
652c393a JB |
11523 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
11524 | /* Skip inactive CRTCs */ | |
11525 | if (!crtc->fb) | |
11526 | continue; | |
11527 | ||
3dec0095 | 11528 | intel_increase_pllclock(crtc); |
652c393a JB |
11529 | } |
11530 | ||
973d04f9 | 11531 | intel_disable_fbc(dev); |
e70236a8 | 11532 | |
8090c6b9 | 11533 | intel_disable_gt_powersave(dev); |
0cdab21f | 11534 | |
930ebb46 DV |
11535 | ironlake_teardown_rc6(dev); |
11536 | ||
69341a5e KH |
11537 | mutex_unlock(&dev->struct_mutex); |
11538 | ||
1630fe75 CW |
11539 | /* flush any delayed tasks or pending work */ |
11540 | flush_scheduled_work(); | |
11541 | ||
db31af1d JN |
11542 | /* destroy the backlight and sysfs files before encoders/connectors */ |
11543 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
4932e2c3 ID |
11544 | struct intel_connector *intel_connector; |
11545 | ||
11546 | intel_connector = to_intel_connector(connector); | |
11547 | intel_connector->unregister(intel_connector); | |
db31af1d | 11548 | } |
d9255d57 | 11549 | |
79e53945 | 11550 | drm_mode_config_cleanup(dev); |
4d7bb011 DV |
11551 | |
11552 | intel_cleanup_overlay(dev); | |
79e53945 JB |
11553 | } |
11554 | ||
f1c79df3 ZW |
11555 | /* |
11556 | * Return which encoder is currently attached for connector. | |
11557 | */ | |
df0e9248 | 11558 | struct drm_encoder *intel_best_encoder(struct drm_connector *connector) |
79e53945 | 11559 | { |
df0e9248 CW |
11560 | return &intel_attached_encoder(connector)->base; |
11561 | } | |
f1c79df3 | 11562 | |
df0e9248 CW |
11563 | void intel_connector_attach_encoder(struct intel_connector *connector, |
11564 | struct intel_encoder *encoder) | |
11565 | { | |
11566 | connector->encoder = encoder; | |
11567 | drm_mode_connector_attach_encoder(&connector->base, | |
11568 | &encoder->base); | |
79e53945 | 11569 | } |
28d52043 DA |
11570 | |
11571 | /* | |
11572 | * set vga decode state - true == enable VGA decode | |
11573 | */ | |
11574 | int intel_modeset_vga_set_state(struct drm_device *dev, bool state) | |
11575 | { | |
11576 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a885b3cc | 11577 | unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL; |
28d52043 DA |
11578 | u16 gmch_ctrl; |
11579 | ||
75fa041d CW |
11580 | if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) { |
11581 | DRM_ERROR("failed to read control word\n"); | |
11582 | return -EIO; | |
11583 | } | |
11584 | ||
c0cc8a55 CW |
11585 | if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state) |
11586 | return 0; | |
11587 | ||
28d52043 DA |
11588 | if (state) |
11589 | gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE; | |
11590 | else | |
11591 | gmch_ctrl |= INTEL_GMCH_VGA_DISABLE; | |
75fa041d CW |
11592 | |
11593 | if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) { | |
11594 | DRM_ERROR("failed to write control word\n"); | |
11595 | return -EIO; | |
11596 | } | |
11597 | ||
28d52043 DA |
11598 | return 0; |
11599 | } | |
c4a1d9e4 | 11600 | |
c4a1d9e4 | 11601 | struct intel_display_error_state { |
ff57f1b0 PZ |
11602 | |
11603 | u32 power_well_driver; | |
11604 | ||
63b66e5b CW |
11605 | int num_transcoders; |
11606 | ||
c4a1d9e4 CW |
11607 | struct intel_cursor_error_state { |
11608 | u32 control; | |
11609 | u32 position; | |
11610 | u32 base; | |
11611 | u32 size; | |
52331309 | 11612 | } cursor[I915_MAX_PIPES]; |
c4a1d9e4 CW |
11613 | |
11614 | struct intel_pipe_error_state { | |
ddf9c536 | 11615 | bool power_domain_on; |
c4a1d9e4 | 11616 | u32 source; |
52331309 | 11617 | } pipe[I915_MAX_PIPES]; |
c4a1d9e4 CW |
11618 | |
11619 | struct intel_plane_error_state { | |
11620 | u32 control; | |
11621 | u32 stride; | |
11622 | u32 size; | |
11623 | u32 pos; | |
11624 | u32 addr; | |
11625 | u32 surface; | |
11626 | u32 tile_offset; | |
52331309 | 11627 | } plane[I915_MAX_PIPES]; |
63b66e5b CW |
11628 | |
11629 | struct intel_transcoder_error_state { | |
ddf9c536 | 11630 | bool power_domain_on; |
63b66e5b CW |
11631 | enum transcoder cpu_transcoder; |
11632 | ||
11633 | u32 conf; | |
11634 | ||
11635 | u32 htotal; | |
11636 | u32 hblank; | |
11637 | u32 hsync; | |
11638 | u32 vtotal; | |
11639 | u32 vblank; | |
11640 | u32 vsync; | |
11641 | } transcoder[4]; | |
c4a1d9e4 CW |
11642 | }; |
11643 | ||
11644 | struct intel_display_error_state * | |
11645 | intel_display_capture_error_state(struct drm_device *dev) | |
11646 | { | |
0206e353 | 11647 | drm_i915_private_t *dev_priv = dev->dev_private; |
c4a1d9e4 | 11648 | struct intel_display_error_state *error; |
63b66e5b CW |
11649 | int transcoders[] = { |
11650 | TRANSCODER_A, | |
11651 | TRANSCODER_B, | |
11652 | TRANSCODER_C, | |
11653 | TRANSCODER_EDP, | |
11654 | }; | |
c4a1d9e4 CW |
11655 | int i; |
11656 | ||
63b66e5b CW |
11657 | if (INTEL_INFO(dev)->num_pipes == 0) |
11658 | return NULL; | |
11659 | ||
9d1cb914 | 11660 | error = kzalloc(sizeof(*error), GFP_ATOMIC); |
c4a1d9e4 CW |
11661 | if (error == NULL) |
11662 | return NULL; | |
11663 | ||
190be112 | 11664 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
ff57f1b0 PZ |
11665 | error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER); |
11666 | ||
52331309 | 11667 | for_each_pipe(i) { |
ddf9c536 | 11668 | error->pipe[i].power_domain_on = |
da7e29bd ID |
11669 | intel_display_power_enabled_sw(dev_priv, |
11670 | POWER_DOMAIN_PIPE(i)); | |
ddf9c536 | 11671 | if (!error->pipe[i].power_domain_on) |
9d1cb914 PZ |
11672 | continue; |
11673 | ||
a18c4c3d PZ |
11674 | if (INTEL_INFO(dev)->gen <= 6 || IS_VALLEYVIEW(dev)) { |
11675 | error->cursor[i].control = I915_READ(CURCNTR(i)); | |
11676 | error->cursor[i].position = I915_READ(CURPOS(i)); | |
11677 | error->cursor[i].base = I915_READ(CURBASE(i)); | |
11678 | } else { | |
11679 | error->cursor[i].control = I915_READ(CURCNTR_IVB(i)); | |
11680 | error->cursor[i].position = I915_READ(CURPOS_IVB(i)); | |
11681 | error->cursor[i].base = I915_READ(CURBASE_IVB(i)); | |
11682 | } | |
c4a1d9e4 CW |
11683 | |
11684 | error->plane[i].control = I915_READ(DSPCNTR(i)); | |
11685 | error->plane[i].stride = I915_READ(DSPSTRIDE(i)); | |
80ca378b | 11686 | if (INTEL_INFO(dev)->gen <= 3) { |
51889b35 | 11687 | error->plane[i].size = I915_READ(DSPSIZE(i)); |
80ca378b PZ |
11688 | error->plane[i].pos = I915_READ(DSPPOS(i)); |
11689 | } | |
ca291363 PZ |
11690 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
11691 | error->plane[i].addr = I915_READ(DSPADDR(i)); | |
c4a1d9e4 CW |
11692 | if (INTEL_INFO(dev)->gen >= 4) { |
11693 | error->plane[i].surface = I915_READ(DSPSURF(i)); | |
11694 | error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i)); | |
11695 | } | |
11696 | ||
c4a1d9e4 | 11697 | error->pipe[i].source = I915_READ(PIPESRC(i)); |
63b66e5b CW |
11698 | } |
11699 | ||
11700 | error->num_transcoders = INTEL_INFO(dev)->num_pipes; | |
11701 | if (HAS_DDI(dev_priv->dev)) | |
11702 | error->num_transcoders++; /* Account for eDP. */ | |
11703 | ||
11704 | for (i = 0; i < error->num_transcoders; i++) { | |
11705 | enum transcoder cpu_transcoder = transcoders[i]; | |
11706 | ||
ddf9c536 | 11707 | error->transcoder[i].power_domain_on = |
da7e29bd | 11708 | intel_display_power_enabled_sw(dev_priv, |
38cc1daf | 11709 | POWER_DOMAIN_TRANSCODER(cpu_transcoder)); |
ddf9c536 | 11710 | if (!error->transcoder[i].power_domain_on) |
9d1cb914 PZ |
11711 | continue; |
11712 | ||
63b66e5b CW |
11713 | error->transcoder[i].cpu_transcoder = cpu_transcoder; |
11714 | ||
11715 | error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder)); | |
11716 | error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder)); | |
11717 | error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder)); | |
11718 | error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder)); | |
11719 | error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder)); | |
11720 | error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder)); | |
11721 | error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder)); | |
c4a1d9e4 CW |
11722 | } |
11723 | ||
11724 | return error; | |
11725 | } | |
11726 | ||
edc3d884 MK |
11727 | #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__) |
11728 | ||
c4a1d9e4 | 11729 | void |
edc3d884 | 11730 | intel_display_print_error_state(struct drm_i915_error_state_buf *m, |
c4a1d9e4 CW |
11731 | struct drm_device *dev, |
11732 | struct intel_display_error_state *error) | |
11733 | { | |
11734 | int i; | |
11735 | ||
63b66e5b CW |
11736 | if (!error) |
11737 | return; | |
11738 | ||
edc3d884 | 11739 | err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes); |
190be112 | 11740 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) |
edc3d884 | 11741 | err_printf(m, "PWR_WELL_CTL2: %08x\n", |
ff57f1b0 | 11742 | error->power_well_driver); |
52331309 | 11743 | for_each_pipe(i) { |
edc3d884 | 11744 | err_printf(m, "Pipe [%d]:\n", i); |
ddf9c536 ID |
11745 | err_printf(m, " Power: %s\n", |
11746 | error->pipe[i].power_domain_on ? "on" : "off"); | |
edc3d884 | 11747 | err_printf(m, " SRC: %08x\n", error->pipe[i].source); |
edc3d884 MK |
11748 | |
11749 | err_printf(m, "Plane [%d]:\n", i); | |
11750 | err_printf(m, " CNTR: %08x\n", error->plane[i].control); | |
11751 | err_printf(m, " STRIDE: %08x\n", error->plane[i].stride); | |
80ca378b | 11752 | if (INTEL_INFO(dev)->gen <= 3) { |
edc3d884 MK |
11753 | err_printf(m, " SIZE: %08x\n", error->plane[i].size); |
11754 | err_printf(m, " POS: %08x\n", error->plane[i].pos); | |
80ca378b | 11755 | } |
4b71a570 | 11756 | if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev)) |
edc3d884 | 11757 | err_printf(m, " ADDR: %08x\n", error->plane[i].addr); |
c4a1d9e4 | 11758 | if (INTEL_INFO(dev)->gen >= 4) { |
edc3d884 MK |
11759 | err_printf(m, " SURF: %08x\n", error->plane[i].surface); |
11760 | err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset); | |
c4a1d9e4 CW |
11761 | } |
11762 | ||
edc3d884 MK |
11763 | err_printf(m, "Cursor [%d]:\n", i); |
11764 | err_printf(m, " CNTR: %08x\n", error->cursor[i].control); | |
11765 | err_printf(m, " POS: %08x\n", error->cursor[i].position); | |
11766 | err_printf(m, " BASE: %08x\n", error->cursor[i].base); | |
c4a1d9e4 | 11767 | } |
63b66e5b CW |
11768 | |
11769 | for (i = 0; i < error->num_transcoders; i++) { | |
1cf84bb6 | 11770 | err_printf(m, "CPU transcoder: %c\n", |
63b66e5b | 11771 | transcoder_name(error->transcoder[i].cpu_transcoder)); |
ddf9c536 ID |
11772 | err_printf(m, " Power: %s\n", |
11773 | error->transcoder[i].power_domain_on ? "on" : "off"); | |
63b66e5b CW |
11774 | err_printf(m, " CONF: %08x\n", error->transcoder[i].conf); |
11775 | err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal); | |
11776 | err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank); | |
11777 | err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync); | |
11778 | err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal); | |
11779 | err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank); | |
11780 | err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync); | |
11781 | } | |
c4a1d9e4 | 11782 | } |