projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: make edp panel power sequence setup more robust
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_dp.c
CommitLineData
a4fc5ed6
KP		 1/*
2 * Copyright © 2008 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Keith Packard <keithp@keithp.com>
25 *
26 */
27
28#include <linux/i2c.h>
5a0e3ad6 29#include <linux/slab.h>
2d1a8a48 30#include <linux/export.h>
760285e7
DH		 31#include <drm/drmP.h>
32#include <drm/drm_crtc.h>
33#include <drm/drm_crtc_helper.h>
34#include <drm/drm_edid.h>
a4fc5ed6 35#include "intel_drv.h"
760285e7 36#include <drm/i915_drm.h>
a4fc5ed6 37#include "i915_drv.h"
a4fc5ed6 38
a4fc5ed6
KP		 39#define DP_LINK_CHECK_TIMEOUT (10 * 1000)
40
cfcb0fc9
JB		 41/**
42 * is_edp - is the given port attached to an eDP panel (either CPU or PCH)
43 * @intel_dp: DP struct
44 *
45 * If a CPU or PCH DP output is attached to an eDP panel, this function
46 * will return true, and false otherwise.
47 */
48static bool is_edp(struct intel_dp *intel_dp)
49{
50 return intel_dp->base.type == INTEL_OUTPUT_EDP;
51}
52
53/**
54 * is_pch_edp - is the port on the PCH and attached to an eDP panel?
55 * @intel_dp: DP struct
56 *
57 * Returns true if the given DP struct corresponds to a PCH DP port attached
58 * to an eDP panel, false otherwise. Helpful for determining whether we
59 * may need FDI resources for a given DP output or not.
60 */
61static bool is_pch_edp(struct intel_dp *intel_dp)
62{
63 return intel_dp->is_pch_edp;
64}
65
1c95822a
AJ		 66/**
67 * is_cpu_edp - is the port on the CPU and attached to an eDP panel?
68 * @intel_dp: DP struct
69 *
70 * Returns true if the given DP struct corresponds to a CPU eDP port.
71 */
72static bool is_cpu_edp(struct intel_dp *intel_dp)
73{
74 return is_edp(intel_dp) && !is_pch_edp(intel_dp);
75}
76
df0e9248
CW		 77static struct intel_dp *intel_attached_dp(struct drm_connector *connector)
78{
79 return container_of(intel_attached_encoder(connector),
80 struct intel_dp, base);
81}
82
814948ad
JB		 83/**
84 * intel_encoder_is_pch_edp - is the given encoder a PCH attached eDP?
85 * @encoder: DRM encoder
86 *
87 * Return true if @encoder corresponds to a PCH attached eDP panel. Needed
88 * by intel_display.c.
89 */
90bool intel_encoder_is_pch_edp(struct drm_encoder *encoder)
91{
92 struct intel_dp *intel_dp;
93
94 if (!encoder)
95 return false;
96
97 intel_dp = enc_to_intel_dp(encoder);
98
99 return is_pch_edp(intel_dp);
100}
101
ea5b213a 102static void intel_dp_link_down(struct intel_dp *intel_dp);
a4fc5ed6 103
32f9d658 104void
0206e353 105intel_edp_link_config(struct intel_encoder *intel_encoder,
ea5b213a 106 int *lane_num, int *link_bw)
32f9d658 107{
ea5b213a 108 struct intel_dp *intel_dp = container_of(intel_encoder, struct intel_dp, base);
32f9d658 109
ea5b213a 110 *lane_num = intel_dp->lane_count;
3b5c662e 111 *link_bw = drm_dp_bw_code_to_link_rate(intel_dp->link_bw);
32f9d658
ZW		 112}
113
94bf2ced
DV		 114int
115intel_edp_target_clock(struct intel_encoder *intel_encoder,
116 struct drm_display_mode *mode)
117{
118 struct intel_dp *intel_dp = container_of(intel_encoder, struct intel_dp, base);
dd06f90e 119 struct intel_connector *intel_connector = intel_dp->attached_connector;
94bf2ced 120
dd06f90e
JN		 121 if (intel_connector->panel.fixed_mode)
122 return intel_connector->panel.fixed_mode->clock;
94bf2ced
DV		 123 else
124 return mode->clock;
125}
126
a4fc5ed6 127static int
ea5b213a 128intel_dp_max_link_bw(struct intel_dp *intel_dp)
a4fc5ed6 129{
7183dc29 130 int max_link_bw = intel_dp->dpcd[DP_MAX_LINK_RATE];
a4fc5ed6
KP		 131
132 switch (max_link_bw) {
133 case DP_LINK_BW_1_62:
134 case DP_LINK_BW_2_7:
135 break;
136 default:
137 max_link_bw = DP_LINK_BW_1_62;
138 break;
139 }
140 return max_link_bw;
141}
142
143static int
144intel_dp_link_clock(uint8_t link_bw)
145{
146 if (link_bw == DP_LINK_BW_2_7)
147 return 270000;
148 else
149 return 162000;
150}
151
cd9dde44
AJ		 152/*
153 * The units on the numbers in the next two are... bizarre. Examples will
154 * make it clearer; this one parallels an example in the eDP spec.
155 *
156 * intel_dp_max_data_rate for one lane of 2.7GHz evaluates as:
157 *
158 * 270000 * 1 * 8 / 10 == 216000
159 *
160 * The actual data capacity of that configuration is 2.16Gbit/s, so the
161 * units are decakilobits. ->clock in a drm_display_mode is in kilohertz -
162 * or equivalently, kilopixels per second - so for 1680x1050R it'd be
163 * 119000. At 18bpp that's 2142000 kilobits per second.
164 *
165 * Thus the strange-looking division by 10 in intel_dp_link_required, to
166 * get the result in decakilobits instead of kilobits.
167 */
168
a4fc5ed6 169static int
c898261c 170intel_dp_link_required(int pixel_clock, int bpp)
a4fc5ed6 171{
cd9dde44 172 return (pixel_clock * bpp + 9) / 10;
a4fc5ed6
KP		 173}
174
fe27d53e
DA		 175static int
176intel_dp_max_data_rate(int max_link_clock, int max_lanes)
177{
178 return (max_link_clock * max_lanes * 8) / 10;
179}
180
c4867936
DV		 181static bool
182intel_dp_adjust_dithering(struct intel_dp *intel_dp,
183 struct drm_display_mode *mode,
cb1793ce 184 bool adjust_mode)
c4867936
DV		 185{
186 int max_link_clock = intel_dp_link_clock(intel_dp_max_link_bw(intel_dp));
397fe157 187 int max_lanes = drm_dp_max_lane_count(intel_dp->dpcd);
c4867936
DV		 188 int max_rate, mode_rate;
189
190 mode_rate = intel_dp_link_required(mode->clock, 24);
191 max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes);
192
193 if (mode_rate > max_rate) {
194 mode_rate = intel_dp_link_required(mode->clock, 18);
195 if (mode_rate > max_rate)
196 return false;
197
cb1793ce
DV		 198 if (adjust_mode)
199 mode->private_flags
c4867936
DV		 200 |= INTEL_MODE_DP_FORCE_6BPC;
201
202 return true;
203 }
204
205 return true;
206}
207
a4fc5ed6
KP		 208static int
209intel_dp_mode_valid(struct drm_connector *connector,
210 struct drm_display_mode *mode)
211{
df0e9248 212 struct intel_dp *intel_dp = intel_attached_dp(connector);
dd06f90e
JN		 213 struct intel_connector *intel_connector = to_intel_connector(connector);
214 struct drm_display_mode *fixed_mode = intel_connector->panel.fixed_mode;
a4fc5ed6 215
dd06f90e
JN		 216 if (is_edp(intel_dp) && fixed_mode) {
217 if (mode->hdisplay > fixed_mode->hdisplay)
7de56f43
ZY		 218 return MODE_PANEL;
219
dd06f90e 220 if (mode->vdisplay > fixed_mode->vdisplay)
7de56f43
ZY		 221 return MODE_PANEL;
222 }
223
cb1793ce 224 if (!intel_dp_adjust_dithering(intel_dp, mode, false))
c4867936 225 return MODE_CLOCK_HIGH;
a4fc5ed6
KP		 226
227 if (mode->clock < 10000)
228 return MODE_CLOCK_LOW;
229
0af78a2b
DV		 230 if (mode->flags & DRM_MODE_FLAG_DBLCLK)
231 return MODE_H_ILLEGAL;
232
a4fc5ed6
KP		 233 return MODE_OK;
234}
235
236static uint32_t
237pack_aux(uint8_t *src, int src_bytes)
238{
239 int i;
240 uint32_t v = 0;
241
242 if (src_bytes > 4)
243 src_bytes = 4;
244 for (i = 0; i < src_bytes; i++)
245 v |= ((uint32_t) src[i]) << ((3-i) * 8);
246 return v;
247}
248
249static void
250unpack_aux(uint32_t src, uint8_t *dst, int dst_bytes)
251{
252 int i;
253 if (dst_bytes > 4)
254 dst_bytes = 4;
255 for (i = 0; i < dst_bytes; i++)
256 dst[i] = src >> ((3-i) * 8);
257}
258
fb0f8fbf
KP		 259/* hrawclock is 1/4 the FSB frequency */
260static int
261intel_hrawclk(struct drm_device *dev)
262{
263 struct drm_i915_private *dev_priv = dev->dev_private;
264 uint32_t clkcfg;
265
9473c8f4
VP		 266 /* There is no CLKCFG reg in Valleyview. VLV hrawclk is 200 MHz */
267 if (IS_VALLEYVIEW(dev))
268 return 200;
269
fb0f8fbf
KP		 270 clkcfg = I915_READ(CLKCFG);
271 switch (clkcfg & CLKCFG_FSB_MASK) {
272 case CLKCFG_FSB_400:
273 return 100;
274 case CLKCFG_FSB_533:
275 return 133;
276 case CLKCFG_FSB_667:
277 return 166;
278 case CLKCFG_FSB_800:
279 return 200;
280 case CLKCFG_FSB_1067:
281 return 266;
282 case CLKCFG_FSB_1333:
283 return 333;
284 /* these two are just a guess; one of them might be right */
285 case CLKCFG_FSB_1600:
286 case CLKCFG_FSB_1600_ALT:
287 return 400;
288 default:
289 return 133;
290 }
291}
292
ebf33b18
KP		 293static bool ironlake_edp_have_panel_power(struct intel_dp *intel_dp)
294{
295 struct drm_device *dev = intel_dp->base.base.dev;
296 struct drm_i915_private *dev_priv = dev->dev_private;
297
298 return (I915_READ(PCH_PP_STATUS) & PP_ON) != 0;
299}
300
301static bool ironlake_edp_have_panel_vdd(struct intel_dp *intel_dp)
302{
303 struct drm_device *dev = intel_dp->base.base.dev;
304 struct drm_i915_private *dev_priv = dev->dev_private;
305
306 return (I915_READ(PCH_PP_CONTROL) & EDP_FORCE_VDD) != 0;
307}
308
9b984dae
KP		 309static void
310intel_dp_check_edp(struct intel_dp *intel_dp)
311{
312 struct drm_device *dev = intel_dp->base.base.dev;
313 struct drm_i915_private *dev_priv = dev->dev_private;
ebf33b18 314
9b984dae
KP		 315 if (!is_edp(intel_dp))
316 return;
ebf33b18 317 if (!ironlake_edp_have_panel_power(intel_dp) && !ironlake_edp_have_panel_vdd(intel_dp)) {
9b984dae
KP		 318 WARN(1, "eDP powered off while attempting aux channel communication.\n");
319 DRM_DEBUG_KMS("Status 0x%08x Control 0x%08x\n",
ebf33b18 320 I915_READ(PCH_PP_STATUS),
9b984dae
KP		 321 I915_READ(PCH_PP_CONTROL));
322 }
323}
324
a4fc5ed6 325static int
ea5b213a 326intel_dp_aux_ch(struct intel_dp *intel_dp,
a4fc5ed6
KP		 327 uint8_t *send, int send_bytes,
328 uint8_t *recv, int recv_size)
329{
ea5b213a 330 uint32_t output_reg = intel_dp->output_reg;
4ef69c7a 331 struct drm_device *dev = intel_dp->base.base.dev;
a4fc5ed6
KP		 332 struct drm_i915_private *dev_priv = dev->dev_private;
333 uint32_t ch_ctl = output_reg + 0x10;
334 uint32_t ch_data = ch_ctl + 4;
335 int i;
336 int recv_bytes;
a4fc5ed6 337 uint32_t status;
fb0f8fbf 338 uint32_t aux_clock_divider;
6b4e0a93 339 int try, precharge;
a4fc5ed6 340
750eb99e
PZ		 341 if (IS_HASWELL(dev)) {
342 switch (intel_dp->port) {
343 case PORT_A:
344 ch_ctl = DPA_AUX_CH_CTL;
345 ch_data = DPA_AUX_CH_DATA1;
346 break;
347 case PORT_B:
348 ch_ctl = PCH_DPB_AUX_CH_CTL;
349 ch_data = PCH_DPB_AUX_CH_DATA1;
350 break;
351 case PORT_C:
352 ch_ctl = PCH_DPC_AUX_CH_CTL;
353 ch_data = PCH_DPC_AUX_CH_DATA1;
354 break;
355 case PORT_D:
356 ch_ctl = PCH_DPD_AUX_CH_CTL;
357 ch_data = PCH_DPD_AUX_CH_DATA1;
358 break;
359 default:
360 BUG();
361 }
362 }
363
9b984dae 364 intel_dp_check_edp(intel_dp);
a4fc5ed6 365 /* The clock divider is based off the hrawclk,
fb0f8fbf
KP		 366 * and would like to run at 2MHz. So, take the
367 * hrawclk value and divide by 2 and use that
6176b8f9
JB		 368 *
369 * Note that PCH attached eDP panels should use a 125MHz input
370 * clock divider.
a4fc5ed6 371 */
1c95822a 372 if (is_cpu_edp(intel_dp)) {
9473c8f4
VP		 373 if (IS_VALLEYVIEW(dev))
374 aux_clock_divider = 100;
375 else if (IS_GEN6(dev) || IS_GEN7(dev))
1a2eb460 376 aux_clock_divider = 200; /* SNB & IVB eDP input clock at 400Mhz */
e3421a18
ZW		 377 else
378 aux_clock_divider = 225; /* eDP input clock at 450Mhz */
379 } else if (HAS_PCH_SPLIT(dev))
6919132e 380 aux_clock_divider = 63; /* IRL input clock fixed at 125Mhz */
5eb08b69
ZW		 381 else
382 aux_clock_divider = intel_hrawclk(dev) / 2;
383
6b4e0a93
DV		 384 if (IS_GEN6(dev))
385 precharge = 3;
386 else
387 precharge = 5;
388
11bee43e
JB		 389 /* Try to wait for any previous AUX channel activity */
390 for (try = 0; try < 3; try++) {
391 status = I915_READ(ch_ctl);
392 if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0)
393 break;
394 msleep(1);
395 }
396
397 if (try == 3) {
398 WARN(1, "dp_aux_ch not started status 0x%08x\n",
399 I915_READ(ch_ctl));
4f7f7b7e
CW		 400 return -EBUSY;
401 }
402
fb0f8fbf
KP		 403 /* Must try at least 3 times according to DP spec */
404 for (try = 0; try < 5; try++) {
405 /* Load the send data into the aux channel data registers */
4f7f7b7e
CW		 406 for (i = 0; i < send_bytes; i += 4)
407 I915_WRITE(ch_data + i,
408 pack_aux(send + i, send_bytes - i));
0206e353 409
fb0f8fbf 410 /* Send the command and wait for it to complete */
4f7f7b7e
CW		 411 I915_WRITE(ch_ctl,
412 DP_AUX_CH_CTL_SEND_BUSY |
413 DP_AUX_CH_CTL_TIME_OUT_400us |
414 (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) |
415 (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) |
416 (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT) |
417 DP_AUX_CH_CTL_DONE |
418 DP_AUX_CH_CTL_TIME_OUT_ERROR |
419 DP_AUX_CH_CTL_RECEIVE_ERROR);
fb0f8fbf 420 for (;;) {
fb0f8fbf
KP		 421 status = I915_READ(ch_ctl);
422 if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0)
423 break;
4f7f7b7e 424 udelay(100);
fb0f8fbf 425 }
0206e353 426
fb0f8fbf 427 /* Clear done status and any errors */
4f7f7b7e
CW		 428 I915_WRITE(ch_ctl,
429 status |
430 DP_AUX_CH_CTL_DONE |
431 DP_AUX_CH_CTL_TIME_OUT_ERROR |
432 DP_AUX_CH_CTL_RECEIVE_ERROR);
d7e96fea
AJ		 433
434 if (status & (DP_AUX_CH_CTL_TIME_OUT_ERROR |
435 DP_AUX_CH_CTL_RECEIVE_ERROR))
436 continue;
4f7f7b7e 437 if (status & DP_AUX_CH_CTL_DONE)
a4fc5ed6
KP		 438 break;
439 }
440
a4fc5ed6 441 if ((status & DP_AUX_CH_CTL_DONE) == 0) {
1ae8c0a5 442 DRM_ERROR("dp_aux_ch not done status 0x%08x\n", status);
a5b3da54 443 return -EBUSY;
a4fc5ed6
KP		 444 }
445
446 /* Check for timeout or receive error.
447 * Timeouts occur when the sink is not connected
448 */
a5b3da54 449 if (status & DP_AUX_CH_CTL_RECEIVE_ERROR) {
1ae8c0a5 450 DRM_ERROR("dp_aux_ch receive error status 0x%08x\n", status);
a5b3da54
KP		 451 return -EIO;
452 }
1ae8c0a5
KP		 453
454 /* Timeouts occur when the device isn't connected, so they're
455 * "normal" -- don't fill the kernel log with these */
a5b3da54 456 if (status & DP_AUX_CH_CTL_TIME_OUT_ERROR) {
28c97730 457 DRM_DEBUG_KMS("dp_aux_ch timeout status 0x%08x\n", status);
a5b3da54 458 return -ETIMEDOUT;
a4fc5ed6
KP		 459 }
460
461 /* Unload any bytes sent back from the other side */
462 recv_bytes = ((status & DP_AUX_CH_CTL_MESSAGE_SIZE_MASK) >>
463 DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT);
a4fc5ed6
KP		 464 if (recv_bytes > recv_size)
465 recv_bytes = recv_size;
0206e353 466
4f7f7b7e
CW		 467 for (i = 0; i < recv_bytes; i += 4)
468 unpack_aux(I915_READ(ch_data + i),
469 recv + i, recv_bytes - i);
a4fc5ed6
KP		 470
471 return recv_bytes;
472}
473
474/* Write data to the aux channel in native mode */
475static int
ea5b213a 476intel_dp_aux_native_write(struct intel_dp *intel_dp,
a4fc5ed6
KP		 477 uint16_t address, uint8_t *send, int send_bytes)
478{
479 int ret;
480 uint8_t msg[20];
481 int msg_bytes;
482 uint8_t ack;
483
9b984dae 484 intel_dp_check_edp(intel_dp);
a4fc5ed6
KP		 485 if (send_bytes > 16)
486 return -1;
487 msg[0] = AUX_NATIVE_WRITE << 4;
488 msg[1] = address >> 8;
eebc863e 489 msg[2] = address & 0xff;
a4fc5ed6
KP		 490 msg[3] = send_bytes - 1;
491 memcpy(&msg[4], send, send_bytes);
492 msg_bytes = send_bytes + 4;
493 for (;;) {
ea5b213a 494 ret = intel_dp_aux_ch(intel_dp, msg, msg_bytes, &ack, 1);
a4fc5ed6
KP		 495 if (ret < 0)
496 return ret;
497 if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_ACK)
498 break;
499 else if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_DEFER)
500 udelay(100);
501 else
a5b3da54 502 return -EIO;
a4fc5ed6
KP		 503 }
504 return send_bytes;
505}
506
507/* Write a single byte to the aux channel in native mode */
508static int
ea5b213a 509intel_dp_aux_native_write_1(struct intel_dp *intel_dp,
a4fc5ed6
KP		 510 uint16_t address, uint8_t byte)
511{
ea5b213a 512 return intel_dp_aux_native_write(intel_dp, address, &byte, 1);
a4fc5ed6
KP		 513}
514
515/* read bytes from a native aux channel */
516static int
ea5b213a 517intel_dp_aux_native_read(struct intel_dp *intel_dp,
a4fc5ed6
KP		 518 uint16_t address, uint8_t *recv, int recv_bytes)
519{
520 uint8_t msg[4];
521 int msg_bytes;
522 uint8_t reply[20];
523 int reply_bytes;
524 uint8_t ack;
525 int ret;
526
9b984dae 527 intel_dp_check_edp(intel_dp);
a4fc5ed6
KP		 528 msg[0] = AUX_NATIVE_READ << 4;
529 msg[1] = address >> 8;
530 msg[2] = address & 0xff;
531 msg[3] = recv_bytes - 1;
532
533 msg_bytes = 4;
534 reply_bytes = recv_bytes + 1;
535
536 for (;;) {
ea5b213a 537 ret = intel_dp_aux_ch(intel_dp, msg, msg_bytes,
a4fc5ed6 538 reply, reply_bytes);
a5b3da54
KP		 539 if (ret == 0)
540 return -EPROTO;
541 if (ret < 0)
a4fc5ed6
KP		 542 return ret;
543 ack = reply[0];
544 if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_ACK) {
545 memcpy(recv, reply + 1, ret - 1);
546 return ret - 1;
547 }
548 else if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_DEFER)
549 udelay(100);
550 else
a5b3da54 551 return -EIO;
a4fc5ed6
KP		 552 }
553}
554
555static int
ab2c0672
DA		 556intel_dp_i2c_aux_ch(struct i2c_adapter *adapter, int mode,
557 uint8_t write_byte, uint8_t *read_byte)
a4fc5ed6 558{
ab2c0672 559 struct i2c_algo_dp_aux_data *algo_data = adapter->algo_data;
ea5b213a
CW		 560 struct intel_dp *intel_dp = container_of(adapter,
561 struct intel_dp,
562 adapter);
ab2c0672
DA		 563 uint16_t address = algo_data->address;
564 uint8_t msg[5];
565 uint8_t reply[2];
8316f337 566 unsigned retry;
ab2c0672
DA		 567 int msg_bytes;
568 int reply_bytes;
569 int ret;
570
9b984dae 571 intel_dp_check_edp(intel_dp);
ab2c0672
DA		 572 /* Set up the command byte */
573 if (mode & MODE_I2C_READ)
574 msg[0] = AUX_I2C_READ << 4;
575 else
576 msg[0] = AUX_I2C_WRITE << 4;
577
578 if (!(mode & MODE_I2C_STOP))
579 msg[0] |= AUX_I2C_MOT << 4;
a4fc5ed6 580
ab2c0672
DA		 581 msg[1] = address >> 8;
582 msg[2] = address;
583
584 switch (mode) {
585 case MODE_I2C_WRITE:
586 msg[3] = 0;
587 msg[4] = write_byte;
588 msg_bytes = 5;
589 reply_bytes = 1;
590 break;
591 case MODE_I2C_READ:
592 msg[3] = 0;
593 msg_bytes = 4;
594 reply_bytes = 2;
595 break;
596 default:
597 msg_bytes = 3;
598 reply_bytes = 1;
599 break;
600 }
601
8316f337
DF		 602 for (retry = 0; retry < 5; retry++) {
603 ret = intel_dp_aux_ch(intel_dp,
604 msg, msg_bytes,
605 reply, reply_bytes);
ab2c0672 606 if (ret < 0) {
3ff99164 607 DRM_DEBUG_KMS("aux_ch failed %d\n", ret);
ab2c0672
DA		 608 return ret;
609 }
8316f337
DF		 610
611 switch (reply[0] & AUX_NATIVE_REPLY_MASK) {
612 case AUX_NATIVE_REPLY_ACK:
613 /* I2C-over-AUX Reply field is only valid
614 * when paired with AUX ACK.
615 */
616 break;
617 case AUX_NATIVE_REPLY_NACK:
618 DRM_DEBUG_KMS("aux_ch native nack\n");
619 return -EREMOTEIO;
620 case AUX_NATIVE_REPLY_DEFER:
621 udelay(100);
622 continue;
623 default:
624 DRM_ERROR("aux_ch invalid native reply 0x%02x\n",
625 reply[0]);
626 return -EREMOTEIO;
627 }
628
ab2c0672
DA		 629 switch (reply[0] & AUX_I2C_REPLY_MASK) {
630 case AUX_I2C_REPLY_ACK:
631 if (mode == MODE_I2C_READ) {
632 *read_byte = reply[1];
633 }
634 return reply_bytes - 1;
635 case AUX_I2C_REPLY_NACK:
8316f337 636 DRM_DEBUG_KMS("aux_i2c nack\n");
ab2c0672
DA		 637 return -EREMOTEIO;
638 case AUX_I2C_REPLY_DEFER:
8316f337 639 DRM_DEBUG_KMS("aux_i2c defer\n");
ab2c0672
DA		 640 udelay(100);
641 break;
642 default:
8316f337 643 DRM_ERROR("aux_i2c invalid reply 0x%02x\n", reply[0]);
ab2c0672
DA		 644 return -EREMOTEIO;
645 }
646 }
8316f337
DF		 647
648 DRM_ERROR("too many retries, giving up\n");
649 return -EREMOTEIO;
a4fc5ed6
KP		 650}
651
0b5c541b 652static void ironlake_edp_panel_vdd_on(struct intel_dp *intel_dp);
bd943159 653static void ironlake_edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync);
0b5c541b 654
a4fc5ed6 655static int
ea5b213a 656intel_dp_i2c_init(struct intel_dp *intel_dp,
55f78c43 657 struct intel_connector *intel_connector, const char *name)
a4fc5ed6 658{
0b5c541b
KP		 659 int ret;
660
d54e9d28 661 DRM_DEBUG_KMS("i2c_init %s\n", name);
ea5b213a
CW		 662 intel_dp->algo.running = false;
663 intel_dp->algo.address = 0;
664 intel_dp->algo.aux_ch = intel_dp_i2c_aux_ch;
665
0206e353 666 memset(&intel_dp->adapter, '\0', sizeof(intel_dp->adapter));
ea5b213a
CW		 667 intel_dp->adapter.owner = THIS_MODULE;
668 intel_dp->adapter.class = I2C_CLASS_DDC;
0206e353 669 strncpy(intel_dp->adapter.name, name, sizeof(intel_dp->adapter.name) - 1);
ea5b213a
CW		 670 intel_dp->adapter.name[sizeof(intel_dp->adapter.name) - 1] = '\0';
671 intel_dp->adapter.algo_data = &intel_dp->algo;
672 intel_dp->adapter.dev.parent = &intel_connector->base.kdev;
673
0b5c541b
KP		 674 ironlake_edp_panel_vdd_on(intel_dp);
675 ret = i2c_dp_aux_add_bus(&intel_dp->adapter);
bd943159 676 ironlake_edp_panel_vdd_off(intel_dp, false);
0b5c541b 677 return ret;
a4fc5ed6
KP		 678}
679
680static bool
e811f5ae
LP		 681intel_dp_mode_fixup(struct drm_encoder *encoder,
682 const struct drm_display_mode *mode,
a4fc5ed6
KP		 683 struct drm_display_mode *adjusted_mode)
684{
0d3a1bee 685 struct drm_device *dev = encoder->dev;
ea5b213a 686 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
dd06f90e 687 struct intel_connector *intel_connector = intel_dp->attached_connector;
a4fc5ed6 688 int lane_count, clock;
397fe157 689 int max_lane_count = drm_dp_max_lane_count(intel_dp->dpcd);
ea5b213a 690 int max_clock = intel_dp_max_link_bw(intel_dp) == DP_LINK_BW_2_7 ? 1 : 0;
083f9560 691 int bpp, mode_rate;
a4fc5ed6
KP		 692 static int bws[2] = { DP_LINK_BW_1_62, DP_LINK_BW_2_7 };
693
dd06f90e
JN		 694 if (is_edp(intel_dp) && intel_connector->panel.fixed_mode) {
695 intel_fixed_panel_mode(intel_connector->panel.fixed_mode,
696 adjusted_mode);
1d8e1c75
CW		 697 intel_pch_panel_fitting(dev, DRM_MODE_SCALE_FULLSCREEN,
698 mode, adjusted_mode);
0d3a1bee
ZY		 699 }
700
cb1793ce 701 if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK)
0af78a2b
DV		 702 return false;
703
083f9560
DV		 704 DRM_DEBUG_KMS("DP link computation with max lane count %i "
705 "max bw %02x pixel clock %iKHz\n",
71244653 706 max_lane_count, bws[max_clock], adjusted_mode->clock);
083f9560 707
cb1793ce 708 if (!intel_dp_adjust_dithering(intel_dp, adjusted_mode, true))
c4867936
DV		 709 return false;
710
711 bpp = adjusted_mode->private_flags & INTEL_MODE_DP_FORCE_6BPC ? 18 : 24;
71244653 712 mode_rate = intel_dp_link_required(adjusted_mode->clock, bpp);
c4867936 713
2514bc51
JB		 714 for (clock = 0; clock <= max_clock; clock++) {
715 for (lane_count = 1; lane_count <= max_lane_count; lane_count <<= 1) {
fe27d53e 716 int link_avail = intel_dp_max_data_rate(intel_dp_link_clock(bws[clock]), lane_count);
a4fc5ed6 717
083f9560 718 if (mode_rate <= link_avail) {
ea5b213a
CW		 719 intel_dp->link_bw = bws[clock];
720 intel_dp->lane_count = lane_count;
721 adjusted_mode->clock = intel_dp_link_clock(intel_dp->link_bw);
083f9560
DV		 722 DRM_DEBUG_KMS("DP link bw %02x lane "
723 "count %d clock %d bpp %d\n",
ea5b213a 724 intel_dp->link_bw, intel_dp->lane_count,
083f9560
DV		 725 adjusted_mode->clock, bpp);
726 DRM_DEBUG_KMS("DP link bw required %i available %i\n",
727 mode_rate, link_avail);
a4fc5ed6
KP		 728 return true;
729 }
730 }
731 }
fe27d53e 732
a4fc5ed6
KP		 733 return false;
734}
735
736struct intel_dp_m_n {
737 uint32_t tu;
738 uint32_t gmch_m;
739 uint32_t gmch_n;
740 uint32_t link_m;
741 uint32_t link_n;
742};
743
744static void
745intel_reduce_ratio(uint32_t *num, uint32_t *den)
746{
747 while (*num > 0xffffff || *den > 0xffffff) {
748 *num >>= 1;
749 *den >>= 1;
750 }
751}
752
753static void
36e83a18 754intel_dp_compute_m_n(int bpp,
a4fc5ed6
KP		 755 int nlanes,
756 int pixel_clock,
757 int link_clock,
758 struct intel_dp_m_n *m_n)
759{
760 m_n->tu = 64;
36e83a18 761 m_n->gmch_m = (pixel_clock * bpp) >> 3;
a4fc5ed6
KP		 762 m_n->gmch_n = link_clock * nlanes;
763 intel_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n);
764 m_n->link_m = pixel_clock;
765 m_n->link_n = link_clock;
766 intel_reduce_ratio(&m_n->link_m, &m_n->link_n);
767}
768
769void
770intel_dp_set_m_n(struct drm_crtc *crtc, struct drm_display_mode *mode,
771 struct drm_display_mode *adjusted_mode)
772{
773 struct drm_device *dev = crtc->dev;
6c2b7c12 774 struct intel_encoder *encoder;
a4fc5ed6
KP		 775 struct drm_i915_private *dev_priv = dev->dev_private;
776 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
858fa035 777 int lane_count = 4;
a4fc5ed6 778 struct intel_dp_m_n m_n;
9db4a9c7 779 int pipe = intel_crtc->pipe;
a4fc5ed6
KP		 780
781 /*
21d40d37 782 * Find the lane count in the intel_encoder private
a4fc5ed6 783 */
6c2b7c12
DV		 784 for_each_encoder_on_crtc(dev, crtc, encoder) {
785 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
a4fc5ed6 786
9a10f401
KP		 787 if (intel_dp->base.type == INTEL_OUTPUT_DISPLAYPORT ||
788 intel_dp->base.type == INTEL_OUTPUT_EDP)
789 {
ea5b213a 790 lane_count = intel_dp->lane_count;
51190667 791 break;
a4fc5ed6
KP		 792 }
793 }
794
795 /*
796 * Compute the GMCH and Link ratios. The '3' here is
797 * the number of bytes_per_pixel post-LUT, which we always
798 * set up for 8-bits of R/G/B, or 3 bytes total.
799 */
858fa035 800 intel_dp_compute_m_n(intel_crtc->bpp, lane_count,
a4fc5ed6
KP		 801 mode->clock, adjusted_mode->clock, &m_n);
802
1eb8dfec
PZ		 803 if (IS_HASWELL(dev)) {
804 I915_WRITE(PIPE_DATA_M1(pipe), TU_SIZE(m_n.tu) | m_n.gmch_m);
805 I915_WRITE(PIPE_DATA_N1(pipe), m_n.gmch_n);
806 I915_WRITE(PIPE_LINK_M1(pipe), m_n.link_m);
807 I915_WRITE(PIPE_LINK_N1(pipe), m_n.link_n);
808 } else if (HAS_PCH_SPLIT(dev)) {
7346bfa0 809 I915_WRITE(TRANSDATA_M1(pipe), TU_SIZE(m_n.tu) | m_n.gmch_m);
9db4a9c7
JB		 810 I915_WRITE(TRANSDATA_N1(pipe), m_n.gmch_n);
811 I915_WRITE(TRANSDPLINK_M1(pipe), m_n.link_m);
812 I915_WRITE(TRANSDPLINK_N1(pipe), m_n.link_n);
74a4dd2e
VP		 813 } else if (IS_VALLEYVIEW(dev)) {
814 I915_WRITE(PIPE_DATA_M1(pipe), TU_SIZE(m_n.tu) | m_n.gmch_m);
815 I915_WRITE(PIPE_DATA_N1(pipe), m_n.gmch_n);
816 I915_WRITE(PIPE_LINK_M1(pipe), m_n.link_m);
817 I915_WRITE(PIPE_LINK_N1(pipe), m_n.link_n);
a4fc5ed6 818 } else {
9db4a9c7 819 I915_WRITE(PIPE_GMCH_DATA_M(pipe),
7346bfa0 820 TU_SIZE(m_n.tu) | m_n.gmch_m);
9db4a9c7
JB		 821 I915_WRITE(PIPE_GMCH_DATA_N(pipe), m_n.gmch_n);
822 I915_WRITE(PIPE_DP_LINK_M(pipe), m_n.link_m);
823 I915_WRITE(PIPE_DP_LINK_N(pipe), m_n.link_n);
a4fc5ed6
KP		 824 }
825}
826
247d89f6
PZ		 827void intel_dp_init_link_config(struct intel_dp *intel_dp)
828{
829 memset(intel_dp->link_configuration, 0, DP_LINK_CONFIGURATION_SIZE);
830 intel_dp->link_configuration[0] = intel_dp->link_bw;
831 intel_dp->link_configuration[1] = intel_dp->lane_count;
832 intel_dp->link_configuration[8] = DP_SET_ANSI_8B10B;
833 /*
834 * Check for DPCD version > 1.1 and enhanced framing support
835 */
836 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 &&
837 (intel_dp->dpcd[DP_MAX_LANE_COUNT] & DP_ENHANCED_FRAME_CAP)) {
838 intel_dp->link_configuration[1] |= DP_LANE_COUNT_ENHANCED_FRAME_EN;
839 }
840}
841
a4fc5ed6
KP		 842static void
843intel_dp_mode_set(struct drm_encoder *encoder, struct drm_display_mode *mode,
844 struct drm_display_mode *adjusted_mode)
845{
e3421a18 846 struct drm_device *dev = encoder->dev;
417e822d 847 struct drm_i915_private *dev_priv = dev->dev_private;
ea5b213a 848 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
4ef69c7a 849 struct drm_crtc *crtc = intel_dp->base.base.crtc;
a4fc5ed6
KP		 850 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
851
417e822d 852 /*
1a2eb460 853 * There are four kinds of DP registers:
417e822d
KP		 854 *
855 * IBX PCH
1a2eb460
KP		 856 * SNB CPU
857 * IVB CPU
417e822d
KP		 858 * CPT PCH
859 *
860 * IBX PCH and CPU are the same for almost everything,
861 * except that the CPU DP PLL is configured in this
862 * register
863 *
864 * CPT PCH is quite different, having many bits moved
865 * to the TRANS_DP_CTL register instead. That
866 * configuration happens (oddly) in ironlake_pch_enable
867 */
9c9e7927 868
417e822d
KP		 869 /* Preserve the BIOS-computed detected bit. This is
870 * supposed to be read-only.
871 */
872 intel_dp->DP = I915_READ(intel_dp->output_reg) & DP_DETECTED;
a4fc5ed6 873
417e822d 874 /* Handle DP bits in common between all three register formats */
417e822d 875 intel_dp->DP |= DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0;
a4fc5ed6 876
ea5b213a 877 switch (intel_dp->lane_count) {
a4fc5ed6 878 case 1:
ea5b213a 879 intel_dp->DP |= DP_PORT_WIDTH_1;
a4fc5ed6
KP		 880 break;
881 case 2:
ea5b213a 882 intel_dp->DP |= DP_PORT_WIDTH_2;
a4fc5ed6
KP		 883 break;
884 case 4:
ea5b213a 885 intel_dp->DP |= DP_PORT_WIDTH_4;
a4fc5ed6
KP		 886 break;
887 }
e0dac65e
WF		 888 if (intel_dp->has_audio) {
889 DRM_DEBUG_DRIVER("Enabling DP audio on pipe %c\n",
890 pipe_name(intel_crtc->pipe));
ea5b213a 891 intel_dp->DP |= DP_AUDIO_OUTPUT_ENABLE;
e0dac65e
WF		 892 intel_write_eld(encoder, adjusted_mode);
893 }
247d89f6
PZ		 894
895 intel_dp_init_link_config(intel_dp);
a4fc5ed6 896
417e822d 897 /* Split out the IBX/CPU vs CPT settings */
32f9d658 898
19c03924 899 if (is_cpu_edp(intel_dp) && IS_GEN7(dev) && !IS_VALLEYVIEW(dev)) {
1a2eb460
KP		 900 if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
901 intel_dp->DP |= DP_SYNC_HS_HIGH;
902 if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
903 intel_dp->DP |= DP_SYNC_VS_HIGH;
904 intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT;
905
906 if (intel_dp->link_configuration[1] & DP_LANE_COUNT_ENHANCED_FRAME_EN)
907 intel_dp->DP |= DP_ENHANCED_FRAMING;
908
909 intel_dp->DP |= intel_crtc->pipe << 29;
910
911 /* don't miss out required setting for eDP */
1a2eb460
KP		 912 if (adjusted_mode->clock < 200000)
913 intel_dp->DP |= DP_PLL_FREQ_160MHZ;
914 else
915 intel_dp->DP |= DP_PLL_FREQ_270MHZ;
916 } else if (!HAS_PCH_CPT(dev) || is_cpu_edp(intel_dp)) {
417e822d
KP		 917 intel_dp->DP |= intel_dp->color_range;
918
919 if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
920 intel_dp->DP |= DP_SYNC_HS_HIGH;
921 if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
922 intel_dp->DP |= DP_SYNC_VS_HIGH;
923 intel_dp->DP |= DP_LINK_TRAIN_OFF;
924
925 if (intel_dp->link_configuration[1] & DP_LANE_COUNT_ENHANCED_FRAME_EN)
926 intel_dp->DP |= DP_ENHANCED_FRAMING;
927
928 if (intel_crtc->pipe == 1)
929 intel_dp->DP |= DP_PIPEB_SELECT;
930
931 if (is_cpu_edp(intel_dp)) {
932 /* don't miss out required setting for eDP */
417e822d
KP		 933 if (adjusted_mode->clock < 200000)
934 intel_dp->DP |= DP_PLL_FREQ_160MHZ;
935 else
936 intel_dp->DP |= DP_PLL_FREQ_270MHZ;
937 }
938 } else {
939 intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT;
32f9d658 940 }
a4fc5ed6
KP		 941}
942
99ea7127
KP		 943#define IDLE_ON_MASK (PP_ON | 0 | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_MASK)
944#define IDLE_ON_VALUE (PP_ON | 0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_ON_IDLE)
945
946#define IDLE_OFF_MASK (PP_ON | 0 | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_MASK)
947#define IDLE_OFF_VALUE (0 | 0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_OFF_IDLE)
948
949#define IDLE_CYCLE_MASK (PP_ON | 0 | PP_SEQUENCE_MASK | PP_CYCLE_DELAY_ACTIVE | PP_SEQUENCE_STATE_MASK)
950#define IDLE_CYCLE_VALUE (0 | 0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_OFF_IDLE)
951
952static void ironlake_wait_panel_status(struct intel_dp *intel_dp,
953 u32 mask,
954 u32 value)
bd943159 955{
99ea7127
KP		 956 struct drm_device *dev = intel_dp->base.base.dev;
957 struct drm_i915_private *dev_priv = dev->dev_private;
32ce697c 958
99ea7127
KP		 959 DRM_DEBUG_KMS("mask %08x value %08x status %08x control %08x\n",
960 mask, value,
961 I915_READ(PCH_PP_STATUS),
962 I915_READ(PCH_PP_CONTROL));
32ce697c 963
99ea7127
KP		 964 if (_wait_for((I915_READ(PCH_PP_STATUS) & mask) == value, 5000, 10)) {
965 DRM_ERROR("Panel status timeout: status %08x control %08x\n",
966 I915_READ(PCH_PP_STATUS),
967 I915_READ(PCH_PP_CONTROL));
32ce697c 968 }
99ea7127 969}
32ce697c 970
99ea7127
KP		 971static void ironlake_wait_panel_on(struct intel_dp *intel_dp)
972{
973 DRM_DEBUG_KMS("Wait for panel power on\n");
974 ironlake_wait_panel_status(intel_dp, IDLE_ON_MASK, IDLE_ON_VALUE);
bd943159
KP		 975}
976
99ea7127
KP		 977static void ironlake_wait_panel_off(struct intel_dp *intel_dp)
978{
979 DRM_DEBUG_KMS("Wait for panel power off time\n");
980 ironlake_wait_panel_status(intel_dp, IDLE_OFF_MASK, IDLE_OFF_VALUE);
981}
982
983static void ironlake_wait_panel_power_cycle(struct intel_dp *intel_dp)
984{
985 DRM_DEBUG_KMS("Wait for panel power cycle\n");
986 ironlake_wait_panel_status(intel_dp, IDLE_CYCLE_MASK, IDLE_CYCLE_VALUE);
987}
988
989
832dd3c1
KP		 990/* Read the current pp_control value, unlocking the register if it
991 * is locked
992 */
993
994static u32 ironlake_get_pp_control(struct drm_i915_private *dev_priv)
995{
996 u32 control = I915_READ(PCH_PP_CONTROL);
997
998 control &= ~PANEL_UNLOCK_MASK;
999 control |= PANEL_UNLOCK_REGS;
1000 return control;
bd943159
KP		 1001}
1002
5d613501
JB		 1003static void ironlake_edp_panel_vdd_on(struct intel_dp *intel_dp)
1004{
1005 struct drm_device *dev = intel_dp->base.base.dev;
1006 struct drm_i915_private *dev_priv = dev->dev_private;
1007 u32 pp;
1008
97af61f5
KP		 1009 if (!is_edp(intel_dp))
1010 return;
f01eca2e 1011 DRM_DEBUG_KMS("Turn eDP VDD on\n");
5d613501 1012
bd943159
KP		 1013 WARN(intel_dp->want_panel_vdd,
1014 "eDP VDD already requested on\n");
1015
1016 intel_dp->want_panel_vdd = true;
99ea7127 1017
bd943159
KP		 1018 if (ironlake_edp_have_panel_vdd(intel_dp)) {
1019 DRM_DEBUG_KMS("eDP VDD already on\n");
1020 return;
1021 }
1022
99ea7127
KP		 1023 if (!ironlake_edp_have_panel_power(intel_dp))
1024 ironlake_wait_panel_power_cycle(intel_dp);
1025
832dd3c1 1026 pp = ironlake_get_pp_control(dev_priv);
5d613501
JB		 1027 pp |= EDP_FORCE_VDD;
1028 I915_WRITE(PCH_PP_CONTROL, pp);
1029 POSTING_READ(PCH_PP_CONTROL);
f01eca2e
KP		 1030 DRM_DEBUG_KMS("PCH_PP_STATUS: 0x%08x PCH_PP_CONTROL: 0x%08x\n",
1031 I915_READ(PCH_PP_STATUS), I915_READ(PCH_PP_CONTROL));
ebf33b18
KP		 1032
1033 /*
1034 * If the panel wasn't on, delay before accessing aux channel
1035 */
1036 if (!ironlake_edp_have_panel_power(intel_dp)) {
bd943159 1037 DRM_DEBUG_KMS("eDP was not running\n");
f01eca2e 1038 msleep(intel_dp->panel_power_up_delay);
f01eca2e 1039 }
5d613501
JB		 1040}
1041
bd943159 1042static void ironlake_panel_vdd_off_sync(struct intel_dp *intel_dp)
5d613501
JB		 1043{
1044 struct drm_device *dev = intel_dp->base.base.dev;
1045 struct drm_i915_private *dev_priv = dev->dev_private;
1046 u32 pp;
1047
bd943159 1048 if (!intel_dp->want_panel_vdd && ironlake_edp_have_panel_vdd(intel_dp)) {
832dd3c1 1049 pp = ironlake_get_pp_control(dev_priv);
bd943159
KP		 1050 pp &= ~EDP_FORCE_VDD;
1051 I915_WRITE(PCH_PP_CONTROL, pp);
1052 POSTING_READ(PCH_PP_CONTROL);
1053
1054 /* Make sure sequencer is idle before allowing subsequent activity */
1055 DRM_DEBUG_KMS("PCH_PP_STATUS: 0x%08x PCH_PP_CONTROL: 0x%08x\n",
1056 I915_READ(PCH_PP_STATUS), I915_READ(PCH_PP_CONTROL));
99ea7127
KP		 1057
1058 msleep(intel_dp->panel_power_down_delay);
bd943159
KP		 1059 }
1060}
5d613501 1061
bd943159
KP		 1062static void ironlake_panel_vdd_work(struct work_struct *__work)
1063{
1064 struct intel_dp *intel_dp = container_of(to_delayed_work(__work),
1065 struct intel_dp, panel_vdd_work);
1066 struct drm_device *dev = intel_dp->base.base.dev;
1067
627f7675 1068 mutex_lock(&dev->mode_config.mutex);
bd943159 1069 ironlake_panel_vdd_off_sync(intel_dp);
627f7675 1070 mutex_unlock(&dev->mode_config.mutex);
bd943159
KP		 1071}
1072
1073static void ironlake_edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync)
1074{
97af61f5
KP		 1075 if (!is_edp(intel_dp))
1076 return;
5d613501 1077
bd943159
KP		 1078 DRM_DEBUG_KMS("Turn eDP VDD off %d\n", intel_dp->want_panel_vdd);
1079 WARN(!intel_dp->want_panel_vdd, "eDP VDD not forced on");
f2e8b18a 1080
bd943159
KP		 1081 intel_dp->want_panel_vdd = false;
1082
1083 if (sync) {
1084 ironlake_panel_vdd_off_sync(intel_dp);
1085 } else {
1086 /*
1087 * Queue the timer to fire a long
1088 * time from now (relative to the power down delay)
1089 * to keep the panel power up across a sequence of operations
1090 */
1091 schedule_delayed_work(&intel_dp->panel_vdd_work,
1092 msecs_to_jiffies(intel_dp->panel_power_cycle_delay * 5));
1093 }
5d613501
JB		 1094}
1095
86a3073e 1096static void ironlake_edp_panel_on(struct intel_dp *intel_dp)
9934c132 1097{
01cb9ea6 1098 struct drm_device *dev = intel_dp->base.base.dev;
9934c132 1099 struct drm_i915_private *dev_priv = dev->dev_private;
99ea7127 1100 u32 pp;
9934c132 1101
97af61f5 1102 if (!is_edp(intel_dp))
bd943159 1103 return;
99ea7127
KP		 1104
1105 DRM_DEBUG_KMS("Turn eDP power on\n");
1106
1107 if (ironlake_edp_have_panel_power(intel_dp)) {
1108 DRM_DEBUG_KMS("eDP power already on\n");
7d639f35 1109 return;
99ea7127 1110 }
9934c132 1111
99ea7127 1112 ironlake_wait_panel_power_cycle(intel_dp);
37c6c9b0 1113
99ea7127 1114 pp = ironlake_get_pp_control(dev_priv);
05ce1a49
KP		 1115 if (IS_GEN5(dev)) {
1116 /* ILK workaround: disable reset around power sequence */
1117 pp &= ~PANEL_POWER_RESET;
1118 I915_WRITE(PCH_PP_CONTROL, pp);
1119 POSTING_READ(PCH_PP_CONTROL);
1120 }
37c6c9b0 1121
1c0ae80a 1122 pp |= POWER_TARGET_ON;
99ea7127
KP		 1123 if (!IS_GEN5(dev))
1124 pp |= PANEL_POWER_RESET;
1125
9934c132 1126 I915_WRITE(PCH_PP_CONTROL, pp);
01cb9ea6 1127 POSTING_READ(PCH_PP_CONTROL);
9934c132 1128
99ea7127 1129 ironlake_wait_panel_on(intel_dp);
9934c132 1130
05ce1a49
KP		 1131 if (IS_GEN5(dev)) {
1132 pp |= PANEL_POWER_RESET; /* restore panel reset bit */
1133 I915_WRITE(PCH_PP_CONTROL, pp);
1134 POSTING_READ(PCH_PP_CONTROL);
1135 }
9934c132
JB		 1136}
1137
99ea7127 1138static void ironlake_edp_panel_off(struct intel_dp *intel_dp)
9934c132 1139{
99ea7127 1140 struct drm_device *dev = intel_dp->base.base.dev;
9934c132 1141 struct drm_i915_private *dev_priv = dev->dev_private;
99ea7127 1142 u32 pp;
9934c132 1143
97af61f5
KP		 1144 if (!is_edp(intel_dp))
1145 return;
37c6c9b0 1146
99ea7127 1147 DRM_DEBUG_KMS("Turn eDP power off\n");
37c6c9b0 1148
6cb49835 1149 WARN(!intel_dp->want_panel_vdd, "Need VDD to turn off panel\n");
37c6c9b0 1150
99ea7127 1151 pp = ironlake_get_pp_control(dev_priv);
35a38556
DV		 1152 /* We need to switch off panel power _and_ force vdd, for otherwise some
1153 * panels get very unhappy and cease to work. */
1154 pp &= ~(POWER_TARGET_ON | EDP_FORCE_VDD | PANEL_POWER_RESET | EDP_BLC_ENABLE);
99ea7127
KP		 1155 I915_WRITE(PCH_PP_CONTROL, pp);
1156 POSTING_READ(PCH_PP_CONTROL);
9934c132 1157
35a38556
DV		 1158 intel_dp->want_panel_vdd = false;
1159
99ea7127 1160 ironlake_wait_panel_off(intel_dp);
9934c132
JB		 1161}
1162
86a3073e 1163static void ironlake_edp_backlight_on(struct intel_dp *intel_dp)
32f9d658 1164{
f01eca2e 1165 struct drm_device *dev = intel_dp->base.base.dev;
32f9d658
ZW		 1166 struct drm_i915_private *dev_priv = dev->dev_private;
1167 u32 pp;
1168
f01eca2e
KP		 1169 if (!is_edp(intel_dp))
1170 return;
1171
28c97730 1172 DRM_DEBUG_KMS("\n");
01cb9ea6
JB		 1173 /*
1174 * If we enable the backlight right away following a panel power
1175 * on, we may see slight flicker as the panel syncs with the eDP
1176 * link. So delay a bit to make sure the image is solid before
1177 * allowing it to appear.
1178 */
f01eca2e 1179 msleep(intel_dp->backlight_on_delay);
832dd3c1 1180 pp = ironlake_get_pp_control(dev_priv);
32f9d658
ZW		 1181 pp |= EDP_BLC_ENABLE;
1182 I915_WRITE(PCH_PP_CONTROL, pp);
f01eca2e 1183 POSTING_READ(PCH_PP_CONTROL);
32f9d658
ZW		 1184}
1185
86a3073e 1186static void ironlake_edp_backlight_off(struct intel_dp *intel_dp)
32f9d658 1187{
f01eca2e 1188 struct drm_device *dev = intel_dp->base.base.dev;
32f9d658
ZW		 1189 struct drm_i915_private *dev_priv = dev->dev_private;
1190 u32 pp;
1191
f01eca2e
KP		 1192 if (!is_edp(intel_dp))
1193 return;
1194
28c97730 1195 DRM_DEBUG_KMS("\n");
832dd3c1 1196 pp = ironlake_get_pp_control(dev_priv);
32f9d658
ZW		 1197 pp &= ~EDP_BLC_ENABLE;
1198 I915_WRITE(PCH_PP_CONTROL, pp);
f01eca2e
KP		 1199 POSTING_READ(PCH_PP_CONTROL);
1200 msleep(intel_dp->backlight_off_delay);
32f9d658 1201}
a4fc5ed6 1202
2bd2ad64 1203static void ironlake_edp_pll_on(struct intel_dp *intel_dp)
d240f20f 1204{
2bd2ad64
DV		 1205 struct drm_device *dev = intel_dp->base.base.dev;
1206 struct drm_crtc *crtc = intel_dp->base.base.crtc;
d240f20f
JB		 1207 struct drm_i915_private *dev_priv = dev->dev_private;
1208 u32 dpa_ctl;
1209
2bd2ad64
DV		 1210 assert_pipe_disabled(dev_priv,
1211 to_intel_crtc(crtc)->pipe);
1212
d240f20f
JB		 1213 DRM_DEBUG_KMS("\n");
1214 dpa_ctl = I915_READ(DP_A);
0767935e
DV		 1215 WARN(dpa_ctl & DP_PLL_ENABLE, "dp pll on, should be off\n");
1216 WARN(dpa_ctl & DP_PORT_EN, "dp port still on, should be off\n");
1217
1218 /* We don't adjust intel_dp->DP while tearing down the link, to
1219 * facilitate link retraining (e.g. after hotplug). Hence clear all
1220 * enable bits here to ensure that we don't enable too much. */
1221 intel_dp->DP &= ~(DP_PORT_EN | DP_AUDIO_OUTPUT_ENABLE);
1222 intel_dp->DP |= DP_PLL_ENABLE;
1223 I915_WRITE(DP_A, intel_dp->DP);
298b0b39
JB		 1224 POSTING_READ(DP_A);
1225 udelay(200);
d240f20f
JB		 1226}
1227
2bd2ad64 1228static void ironlake_edp_pll_off(struct intel_dp *intel_dp)
d240f20f 1229{
2bd2ad64
DV		 1230 struct drm_device *dev = intel_dp->base.base.dev;
1231 struct drm_crtc *crtc = intel_dp->base.base.crtc;
d240f20f
JB		 1232 struct drm_i915_private *dev_priv = dev->dev_private;
1233 u32 dpa_ctl;
1234
2bd2ad64
DV		 1235 assert_pipe_disabled(dev_priv,
1236 to_intel_crtc(crtc)->pipe);
1237
d240f20f 1238 dpa_ctl = I915_READ(DP_A);
0767935e
DV		 1239 WARN((dpa_ctl & DP_PLL_ENABLE) == 0,
1240 "dp pll off, should be on\n");
1241 WARN(dpa_ctl & DP_PORT_EN, "dp port still on, should be off\n");
1242
1243 /* We can't rely on the value tracked for the DP register in
1244 * intel_dp->DP because link_down must not change that (otherwise link
1245 * re-training will fail. */
298b0b39 1246 dpa_ctl &= ~DP_PLL_ENABLE;
d240f20f 1247 I915_WRITE(DP_A, dpa_ctl);
1af5fa1b 1248 POSTING_READ(DP_A);
d240f20f
JB		 1249 udelay(200);
1250}
1251
c7ad3810 1252/* If the sink supports it, try to set the power state appropriately */
c19b0669 1253void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode)
c7ad3810
JB		 1254{
1255 int ret, i;
1256
1257 /* Should have a valid DPCD by this point */
1258 if (intel_dp->dpcd[DP_DPCD_REV] < 0x11)
1259 return;
1260
1261 if (mode != DRM_MODE_DPMS_ON) {
1262 ret = intel_dp_aux_native_write_1(intel_dp, DP_SET_POWER,
1263 DP_SET_POWER_D3);
1264 if (ret != 1)
1265 DRM_DEBUG_DRIVER("failed to write sink power state\n");
1266 } else {
1267 /*
1268 * When turning on, we need to retry for 1ms to give the sink
1269 * time to wake up.
1270 */
1271 for (i = 0; i < 3; i++) {
1272 ret = intel_dp_aux_native_write_1(intel_dp,
1273 DP_SET_POWER,
1274 DP_SET_POWER_D0);
1275 if (ret == 1)
1276 break;
1277 msleep(1);
1278 }
1279 }
1280}
1281
19d8fe15
DV		 1282static bool intel_dp_get_hw_state(struct intel_encoder *encoder,
1283 enum pipe *pipe)
d240f20f 1284{
19d8fe15
DV		 1285 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
1286 struct drm_device *dev = encoder->base.dev;
1287 struct drm_i915_private *dev_priv = dev->dev_private;
1288 u32 tmp = I915_READ(intel_dp->output_reg);
1289
1290 if (!(tmp & DP_PORT_EN))
1291 return false;
1292
1293 if (is_cpu_edp(intel_dp) && IS_GEN7(dev)) {
1294 *pipe = PORT_TO_PIPE_CPT(tmp);
1295 } else if (!HAS_PCH_CPT(dev) || is_cpu_edp(intel_dp)) {
1296 *pipe = PORT_TO_PIPE(tmp);
1297 } else {
1298 u32 trans_sel;
1299 u32 trans_dp;
1300 int i;
1301
1302 switch (intel_dp->output_reg) {
1303 case PCH_DP_B:
1304 trans_sel = TRANS_DP_PORT_SEL_B;
1305 break;
1306 case PCH_DP_C:
1307 trans_sel = TRANS_DP_PORT_SEL_C;
1308 break;
1309 case PCH_DP_D:
1310 trans_sel = TRANS_DP_PORT_SEL_D;
1311 break;
1312 default:
1313 return true;
1314 }
1315
1316 for_each_pipe(i) {
1317 trans_dp = I915_READ(TRANS_DP_CTL(i));
1318 if ((trans_dp & TRANS_DP_PORT_SEL_MASK) == trans_sel) {
1319 *pipe = i;
1320 return true;
1321 }
1322 }
1323 }
1324
1325 DRM_DEBUG_KMS("No pipe for dp port 0x%x found\n", intel_dp->output_reg);
d240f20f 1326
19d8fe15
DV		 1327 return true;
1328}
1329
e8cb4558 1330static void intel_disable_dp(struct intel_encoder *encoder)
d240f20f 1331{
e8cb4558 1332 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
6cb49835
DV		 1333
1334 /* Make sure the panel is off before trying to change the mode. But also
1335 * ensure that we have vdd while we switch off the panel. */
1336 ironlake_edp_panel_vdd_on(intel_dp);
21264c63 1337 ironlake_edp_backlight_off(intel_dp);
c7ad3810 1338 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
35a38556 1339 ironlake_edp_panel_off(intel_dp);
3739850b
DV		 1340
1341 /* cpu edp my only be disable _after_ the cpu pipe/plane is disabled. */
1342 if (!is_cpu_edp(intel_dp))
1343 intel_dp_link_down(intel_dp);
d240f20f
JB		 1344}
1345
2bd2ad64
DV		 1346static void intel_post_disable_dp(struct intel_encoder *encoder)
1347{
1348 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
1349
3739850b
DV		 1350 if (is_cpu_edp(intel_dp)) {
1351 intel_dp_link_down(intel_dp);
2bd2ad64 1352 ironlake_edp_pll_off(intel_dp);
3739850b 1353 }
2bd2ad64
DV		 1354}
1355
e8cb4558 1356static void intel_enable_dp(struct intel_encoder *encoder)
d240f20f 1357{
e8cb4558
DV		 1358 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
1359 struct drm_device *dev = encoder->base.dev;
1360 struct drm_i915_private *dev_priv = dev->dev_private;
1361 uint32_t dp_reg = I915_READ(intel_dp->output_reg);
5d613501 1362
0c33d8d7
DV		 1363 if (WARN_ON(dp_reg & DP_PORT_EN))
1364 return;
1365
97af61f5 1366 ironlake_edp_panel_vdd_on(intel_dp);
f01eca2e 1367 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
0c33d8d7
DV		 1368 intel_dp_start_link_train(intel_dp);
1369 ironlake_edp_panel_on(intel_dp);
1370 ironlake_edp_panel_vdd_off(intel_dp, true);
1371 intel_dp_complete_link_train(intel_dp);
f01eca2e 1372 ironlake_edp_backlight_on(intel_dp);
d240f20f
JB		 1373}
1374
2bd2ad64 1375static void intel_pre_enable_dp(struct intel_encoder *encoder)
a4fc5ed6 1376{
2bd2ad64 1377 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
0a91ca29 1378
2bd2ad64
DV		 1379 if (is_cpu_edp(intel_dp))
1380 ironlake_edp_pll_on(intel_dp);
a4fc5ed6
KP		 1381}
1382
1383/*
df0c237d
JB		 1384 * Native read with retry for link status and receiver capability reads for
1385 * cases where the sink may still be asleep.
a4fc5ed6
KP		 1386 */
1387static bool
df0c237d
JB		 1388intel_dp_aux_native_read_retry(struct intel_dp *intel_dp, uint16_t address,
1389 uint8_t *recv, int recv_bytes)
a4fc5ed6 1390{
61da5fab
JB		 1391 int ret, i;
1392
df0c237d
JB		 1393 /*
1394 * Sinks are *supposed* to come up within 1ms from an off state,
1395 * but we're also supposed to retry 3 times per the spec.
1396 */
61da5fab 1397 for (i = 0; i < 3; i++) {
df0c237d
JB		 1398 ret = intel_dp_aux_native_read(intel_dp, address, recv,
1399 recv_bytes);
1400 if (ret == recv_bytes)
61da5fab
JB		 1401 return true;
1402 msleep(1);
1403 }
a4fc5ed6 1404
61da5fab 1405 return false;
a4fc5ed6
KP		 1406}
1407
1408/*
1409 * Fetch AUX CH registers 0x202 - 0x207 which contain
1410 * link status information
1411 */
1412static bool
93f62dad 1413intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE])
a4fc5ed6 1414{
df0c237d
JB		 1415 return intel_dp_aux_native_read_retry(intel_dp,
1416 DP_LANE0_1_STATUS,
93f62dad 1417 link_status,
df0c237d 1418 DP_LINK_STATUS_SIZE);
a4fc5ed6
KP		 1419}
1420
a4fc5ed6
KP		 1421#if 0
1422static char *voltage_names[] = {
1423 "0.4V", "0.6V", "0.8V", "1.2V"
1424};
1425static char *pre_emph_names[] = {
1426 "0dB", "3.5dB", "6dB", "9.5dB"
1427};
1428static char *link_train_names[] = {
1429 "pattern 1", "pattern 2", "idle", "off"
1430};
1431#endif
1432
1433/*
1434 * These are source-specific values; current Intel hardware supports
1435 * a maximum voltage of 800mV and a maximum pre-emphasis of 6dB
1436 */
a4fc5ed6
KP		 1437
1438static uint8_t
1a2eb460 1439intel_dp_voltage_max(struct intel_dp *intel_dp)
a4fc5ed6 1440{
1a2eb460
KP		 1441 struct drm_device *dev = intel_dp->base.base.dev;
1442
1443 if (IS_GEN7(dev) && is_cpu_edp(intel_dp))
1444 return DP_TRAIN_VOLTAGE_SWING_800;
1445 else if (HAS_PCH_CPT(dev) && !is_cpu_edp(intel_dp))
1446 return DP_TRAIN_VOLTAGE_SWING_1200;
1447 else
1448 return DP_TRAIN_VOLTAGE_SWING_800;
1449}
1450
1451static uint8_t
1452intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing)
1453{
1454 struct drm_device *dev = intel_dp->base.base.dev;
1455
d6c0d722
PZ		 1456 if (IS_HASWELL(dev)) {
1457 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
1458 case DP_TRAIN_VOLTAGE_SWING_400:
1459 return DP_TRAIN_PRE_EMPHASIS_9_5;
1460 case DP_TRAIN_VOLTAGE_SWING_600:
1461 return DP_TRAIN_PRE_EMPHASIS_6;
1462 case DP_TRAIN_VOLTAGE_SWING_800:
1463 return DP_TRAIN_PRE_EMPHASIS_3_5;
1464 case DP_TRAIN_VOLTAGE_SWING_1200:
1465 default:
1466 return DP_TRAIN_PRE_EMPHASIS_0;
1467 }
1468 } else if (IS_GEN7(dev) && is_cpu_edp(intel_dp) && !IS_VALLEYVIEW(dev)) {
1a2eb460
KP		 1469 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
1470 case DP_TRAIN_VOLTAGE_SWING_400:
1471 return DP_TRAIN_PRE_EMPHASIS_6;
1472 case DP_TRAIN_VOLTAGE_SWING_600:
1473 case DP_TRAIN_VOLTAGE_SWING_800:
1474 return DP_TRAIN_PRE_EMPHASIS_3_5;
1475 default:
1476 return DP_TRAIN_PRE_EMPHASIS_0;
1477 }
1478 } else {
1479 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
1480 case DP_TRAIN_VOLTAGE_SWING_400:
1481 return DP_TRAIN_PRE_EMPHASIS_6;
1482 case DP_TRAIN_VOLTAGE_SWING_600:
1483 return DP_TRAIN_PRE_EMPHASIS_6;
1484 case DP_TRAIN_VOLTAGE_SWING_800:
1485 return DP_TRAIN_PRE_EMPHASIS_3_5;
1486 case DP_TRAIN_VOLTAGE_SWING_1200:
1487 default:
1488 return DP_TRAIN_PRE_EMPHASIS_0;
1489 }
a4fc5ed6
KP		 1490 }
1491}
1492
1493static void
93f62dad 1494intel_get_adjust_train(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE])
a4fc5ed6
KP		 1495{
1496 uint8_t v = 0;
1497 uint8_t p = 0;
1498 int lane;
1a2eb460
KP		 1499 uint8_t voltage_max;
1500 uint8_t preemph_max;
a4fc5ed6 1501
33a34e4e 1502 for (lane = 0; lane < intel_dp->lane_count; lane++) {
0f037bde
DV		 1503 uint8_t this_v = drm_dp_get_adjust_request_voltage(link_status, lane);
1504 uint8_t this_p = drm_dp_get_adjust_request_pre_emphasis(link_status, lane);
a4fc5ed6
KP		 1505
1506 if (this_v > v)
1507 v = this_v;
1508 if (this_p > p)
1509 p = this_p;
1510 }
1511
1a2eb460 1512 voltage_max = intel_dp_voltage_max(intel_dp);
417e822d
KP		 1513 if (v >= voltage_max)
1514 v = voltage_max | DP_TRAIN_MAX_SWING_REACHED;
a4fc5ed6 1515
1a2eb460
KP		 1516 preemph_max = intel_dp_pre_emphasis_max(intel_dp, v);
1517 if (p >= preemph_max)
1518 p = preemph_max | DP_TRAIN_MAX_PRE_EMPHASIS_REACHED;
a4fc5ed6
KP		 1519
1520 for (lane = 0; lane < 4; lane++)
33a34e4e 1521 intel_dp->train_set[lane] = v | p;
a4fc5ed6
KP		 1522}
1523
1524static uint32_t
93f62dad 1525intel_dp_signal_levels(uint8_t train_set)
a4fc5ed6 1526{
3cf2efb1 1527 uint32_t signal_levels = 0;
a4fc5ed6 1528
3cf2efb1 1529 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
a4fc5ed6
KP		 1530 case DP_TRAIN_VOLTAGE_SWING_400:
1531 default:
1532 signal_levels |= DP_VOLTAGE_0_4;
1533 break;
1534 case DP_TRAIN_VOLTAGE_SWING_600:
1535 signal_levels |= DP_VOLTAGE_0_6;
1536 break;
1537 case DP_TRAIN_VOLTAGE_SWING_800:
1538 signal_levels |= DP_VOLTAGE_0_8;
1539 break;
1540 case DP_TRAIN_VOLTAGE_SWING_1200:
1541 signal_levels |= DP_VOLTAGE_1_2;
1542 break;
1543 }
3cf2efb1 1544 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) {
a4fc5ed6
KP		 1545 case DP_TRAIN_PRE_EMPHASIS_0:
1546 default:
1547 signal_levels |= DP_PRE_EMPHASIS_0;
1548 break;
1549 case DP_TRAIN_PRE_EMPHASIS_3_5:
1550 signal_levels |= DP_PRE_EMPHASIS_3_5;
1551 break;
1552 case DP_TRAIN_PRE_EMPHASIS_6:
1553 signal_levels |= DP_PRE_EMPHASIS_6;
1554 break;
1555 case DP_TRAIN_PRE_EMPHASIS_9_5:
1556 signal_levels |= DP_PRE_EMPHASIS_9_5;
1557 break;
1558 }
1559 return signal_levels;
1560}
1561
e3421a18
ZW		 1562/* Gen6's DP voltage swing and pre-emphasis control */
1563static uint32_t
1564intel_gen6_edp_signal_levels(uint8_t train_set)
1565{
3c5a62b5
YL		 1566 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
1567 DP_TRAIN_PRE_EMPHASIS_MASK);
1568 switch (signal_levels) {
e3421a18 1569 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0:
3c5a62b5
YL		 1570 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_0:
1571 return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B;
1572 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_3_5:
1573 return EDP_LINK_TRAIN_400MV_3_5DB_SNB_B;
e3421a18 1574 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_6:
3c5a62b5
YL		 1575 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_6:
1576 return EDP_LINK_TRAIN_400_600MV_6DB_SNB_B;
e3421a18 1577 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_3_5:
3c5a62b5
YL		 1578 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_3_5:
1579 return EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B;
e3421a18 1580 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_0:
3c5a62b5
YL		 1581 case DP_TRAIN_VOLTAGE_SWING_1200 | DP_TRAIN_PRE_EMPHASIS_0:
1582 return EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B;
e3421a18 1583 default:
3c5a62b5
YL		 1584 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
1585 "0x%x\n", signal_levels);
1586 return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B;
e3421a18
ZW		 1587 }
1588}
1589
1a2eb460
KP		 1590/* Gen7's DP voltage swing and pre-emphasis control */
1591static uint32_t
1592intel_gen7_edp_signal_levels(uint8_t train_set)
1593{
1594 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
1595 DP_TRAIN_PRE_EMPHASIS_MASK);
1596 switch (signal_levels) {
1597 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0:
1598 return EDP_LINK_TRAIN_400MV_0DB_IVB;
1599 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_3_5:
1600 return EDP_LINK_TRAIN_400MV_3_5DB_IVB;
1601 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_6:
1602 return EDP_LINK_TRAIN_400MV_6DB_IVB;
1603
1604 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_0:
1605 return EDP_LINK_TRAIN_600MV_0DB_IVB;
1606 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_3_5:
1607 return EDP_LINK_TRAIN_600MV_3_5DB_IVB;
1608
1609 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_0:
1610 return EDP_LINK_TRAIN_800MV_0DB_IVB;
1611 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_3_5:
1612 return EDP_LINK_TRAIN_800MV_3_5DB_IVB;
1613
1614 default:
1615 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
1616 "0x%x\n", signal_levels);
1617 return EDP_LINK_TRAIN_500MV_0DB_IVB;
1618 }
1619}
1620
d6c0d722
PZ		 1621/* Gen7.5's (HSW) DP voltage swing and pre-emphasis control */
1622static uint32_t
1623intel_dp_signal_levels_hsw(uint8_t train_set)
1624{
1625 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
1626 DP_TRAIN_PRE_EMPHASIS_MASK);
1627 switch (signal_levels) {
1628 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0:
1629 return DDI_BUF_EMP_400MV_0DB_HSW;
1630 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_3_5:
1631 return DDI_BUF_EMP_400MV_3_5DB_HSW;
1632 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_6:
1633 return DDI_BUF_EMP_400MV_6DB_HSW;
1634 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_9_5:
1635 return DDI_BUF_EMP_400MV_9_5DB_HSW;
1636
1637 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_0:
1638 return DDI_BUF_EMP_600MV_0DB_HSW;
1639 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_3_5:
1640 return DDI_BUF_EMP_600MV_3_5DB_HSW;
1641 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_6:
1642 return DDI_BUF_EMP_600MV_6DB_HSW;
1643
1644 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_0:
1645 return DDI_BUF_EMP_800MV_0DB_HSW;
1646 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_3_5:
1647 return DDI_BUF_EMP_800MV_3_5DB_HSW;
1648 default:
1649 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
1650 "0x%x\n", signal_levels);
1651 return DDI_BUF_EMP_400MV_0DB_HSW;
1652 }
1653}
1654
a4fc5ed6 1655static bool
ea5b213a 1656intel_dp_set_link_train(struct intel_dp *intel_dp,
a4fc5ed6 1657 uint32_t dp_reg_value,
58e10eb9 1658 uint8_t dp_train_pat)
a4fc5ed6 1659{
4ef69c7a 1660 struct drm_device *dev = intel_dp->base.base.dev;
a4fc5ed6 1661 struct drm_i915_private *dev_priv = dev->dev_private;
a4fc5ed6 1662 int ret;
d6c0d722 1663 uint32_t temp;
a4fc5ed6 1664
d6c0d722
PZ		 1665 if (IS_HASWELL(dev)) {
1666 temp = I915_READ(DP_TP_CTL(intel_dp->port));
1667
1668 if (dp_train_pat & DP_LINK_SCRAMBLING_DISABLE)
1669 temp |= DP_TP_CTL_SCRAMBLE_DISABLE;
1670 else
1671 temp &= ~DP_TP_CTL_SCRAMBLE_DISABLE;
1672
1673 temp &= ~DP_TP_CTL_LINK_TRAIN_MASK;
1674 switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) {
1675 case DP_TRAINING_PATTERN_DISABLE:
1676 temp |= DP_TP_CTL_LINK_TRAIN_IDLE;
1677 I915_WRITE(DP_TP_CTL(intel_dp->port), temp);
1678
1679 if (wait_for((I915_READ(DP_TP_STATUS(intel_dp->port)) &
1680 DP_TP_STATUS_IDLE_DONE), 1))
1681 DRM_ERROR("Timed out waiting for DP idle patterns\n");
1682
1683 temp &= ~DP_TP_CTL_LINK_TRAIN_MASK;
1684 temp |= DP_TP_CTL_LINK_TRAIN_NORMAL;
1685
1686 break;
1687 case DP_TRAINING_PATTERN_1:
1688 temp |= DP_TP_CTL_LINK_TRAIN_PAT1;
1689 break;
1690 case DP_TRAINING_PATTERN_2:
1691 temp |= DP_TP_CTL_LINK_TRAIN_PAT2;
1692 break;
1693 case DP_TRAINING_PATTERN_3:
1694 temp |= DP_TP_CTL_LINK_TRAIN_PAT3;
1695 break;
1696 }
1697 I915_WRITE(DP_TP_CTL(intel_dp->port), temp);
1698
1699 } else if (HAS_PCH_CPT(dev) &&
1700 (IS_GEN7(dev) || !is_cpu_edp(intel_dp))) {
47ea7542
PZ		 1701 dp_reg_value &= ~DP_LINK_TRAIN_MASK_CPT;
1702
1703 switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) {
1704 case DP_TRAINING_PATTERN_DISABLE:
1705 dp_reg_value |= DP_LINK_TRAIN_OFF_CPT;
1706 break;
1707 case DP_TRAINING_PATTERN_1:
1708 dp_reg_value |= DP_LINK_TRAIN_PAT_1_CPT;
1709 break;
1710 case DP_TRAINING_PATTERN_2:
1711 dp_reg_value |= DP_LINK_TRAIN_PAT_2_CPT;
1712 break;
1713 case DP_TRAINING_PATTERN_3:
1714 DRM_ERROR("DP training pattern 3 not supported\n");
1715 dp_reg_value |= DP_LINK_TRAIN_PAT_2_CPT;
1716 break;
1717 }
1718
1719 } else {
1720 dp_reg_value &= ~DP_LINK_TRAIN_MASK;
1721
1722 switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) {
1723 case DP_TRAINING_PATTERN_DISABLE:
1724 dp_reg_value |= DP_LINK_TRAIN_OFF;
1725 break;
1726 case DP_TRAINING_PATTERN_1:
1727 dp_reg_value |= DP_LINK_TRAIN_PAT_1;
1728 break;
1729 case DP_TRAINING_PATTERN_2:
1730 dp_reg_value |= DP_LINK_TRAIN_PAT_2;
1731 break;
1732 case DP_TRAINING_PATTERN_3:
1733 DRM_ERROR("DP training pattern 3 not supported\n");
1734 dp_reg_value |= DP_LINK_TRAIN_PAT_2;
1735 break;
1736 }
1737 }
1738
ea5b213a
CW		 1739 I915_WRITE(intel_dp->output_reg, dp_reg_value);
1740 POSTING_READ(intel_dp->output_reg);
a4fc5ed6 1741
ea5b213a 1742 intel_dp_aux_native_write_1(intel_dp,
a4fc5ed6
KP		 1743 DP_TRAINING_PATTERN_SET,
1744 dp_train_pat);
1745
47ea7542
PZ		 1746 if ((dp_train_pat & DP_TRAINING_PATTERN_MASK) !=
1747 DP_TRAINING_PATTERN_DISABLE) {
1748 ret = intel_dp_aux_native_write(intel_dp,
1749 DP_TRAINING_LANE0_SET,
1750 intel_dp->train_set,
1751 intel_dp->lane_count);
1752 if (ret != intel_dp->lane_count)
1753 return false;
1754 }
a4fc5ed6
KP		 1755
1756 return true;
1757}
1758
33a34e4e 1759/* Enable corresponding port and start training pattern 1 */
c19b0669 1760void
33a34e4e 1761intel_dp_start_link_train(struct intel_dp *intel_dp)
a4fc5ed6 1762{
c19b0669
PZ		 1763 struct drm_encoder *encoder = &intel_dp->base.base;
1764 struct drm_device *dev = encoder->dev;
a4fc5ed6
KP		 1765 int i;
1766 uint8_t voltage;
1767 bool clock_recovery = false;
cdb0e95b 1768 int voltage_tries, loop_tries;
ea5b213a 1769 uint32_t DP = intel_dp->DP;
a4fc5ed6 1770
c19b0669
PZ		 1771 if (IS_HASWELL(dev))
1772 intel_ddi_prepare_link_retrain(encoder);
1773
3cf2efb1
CW		 1774 /* Write the link configuration data */
1775 intel_dp_aux_native_write(intel_dp, DP_LINK_BW_SET,
1776 intel_dp->link_configuration,
1777 DP_LINK_CONFIGURATION_SIZE);
a4fc5ed6
KP		 1778
1779 DP |= DP_PORT_EN;
1a2eb460 1780
33a34e4e 1781 memset(intel_dp->train_set, 0, 4);
a4fc5ed6 1782 voltage = 0xff;
cdb0e95b
KP		 1783 voltage_tries = 0;
1784 loop_tries = 0;
a4fc5ed6
KP		 1785 clock_recovery = false;
1786 for (;;) {
33a34e4e 1787 /* Use intel_dp->train_set[0] to set the voltage and pre emphasis values */
93f62dad 1788 uint8_t link_status[DP_LINK_STATUS_SIZE];
e3421a18 1789 uint32_t signal_levels;
417e822d 1790
d6c0d722
PZ		 1791 if (IS_HASWELL(dev)) {
1792 signal_levels = intel_dp_signal_levels_hsw(
1793 intel_dp->train_set[0]);
1794 DP = (DP & ~DDI_BUF_EMP_MASK) | signal_levels;
1795 } else if (IS_GEN7(dev) && is_cpu_edp(intel_dp) && !IS_VALLEYVIEW(dev)) {
1a2eb460
KP		 1796 signal_levels = intel_gen7_edp_signal_levels(intel_dp->train_set[0]);
1797 DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_IVB) | signal_levels;
1798 } else if (IS_GEN6(dev) && is_cpu_edp(intel_dp)) {
33a34e4e 1799 signal_levels = intel_gen6_edp_signal_levels(intel_dp->train_set[0]);
e3421a18
ZW		 1800 DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_SNB) | signal_levels;
1801 } else {
93f62dad 1802 signal_levels = intel_dp_signal_levels(intel_dp->train_set[0]);
e3421a18
ZW		 1803 DP = (DP & ~(DP_VOLTAGE_MASK|DP_PRE_EMPHASIS_MASK)) | signal_levels;
1804 }
d6c0d722
PZ		 1805 DRM_DEBUG_KMS("training pattern 1 signal levels %08x\n",
1806 signal_levels);
a4fc5ed6 1807
a7c9655f 1808 /* Set training pattern 1 */
47ea7542 1809 if (!intel_dp_set_link_train(intel_dp, DP,
81055854
AJ		 1810 DP_TRAINING_PATTERN_1 |
1811 DP_LINK_SCRAMBLING_DISABLE))
a4fc5ed6 1812 break;
a4fc5ed6 1813
a7c9655f 1814 drm_dp_link_train_clock_recovery_delay(intel_dp->dpcd);
93f62dad
KP		 1815 if (!intel_dp_get_link_status(intel_dp, link_status)) {
1816 DRM_ERROR("failed to get link status\n");
a4fc5ed6 1817 break;
93f62dad 1818 }
a4fc5ed6 1819
01916270 1820 if (drm_dp_clock_recovery_ok(link_status, intel_dp->lane_count)) {
93f62dad 1821 DRM_DEBUG_KMS("clock recovery OK\n");
3cf2efb1
CW		 1822 clock_recovery = true;
1823 break;
1824 }
1825
1826 /* Check to see if we've tried the max voltage */
1827 for (i = 0; i < intel_dp->lane_count; i++)
1828 if ((intel_dp->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0)
a4fc5ed6 1829 break;
0d710688 1830 if (i == intel_dp->lane_count && voltage_tries == 5) {
24773670 1831 if (++loop_tries == 5) {
cdb0e95b
KP		 1832 DRM_DEBUG_KMS("too many full retries, give up\n");
1833 break;
1834 }
1835 memset(intel_dp->train_set, 0, 4);
1836 voltage_tries = 0;
1837 continue;
1838 }
a4fc5ed6 1839
3cf2efb1 1840 /* Check to see if we've tried the same voltage 5 times */
24773670
CW		 1841 if ((intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK) != voltage) {
1842 voltage = intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK;
cdb0e95b 1843 voltage_tries = 0;
24773670
CW		 1844 } else
1845 ++voltage_tries;
a4fc5ed6 1846
3cf2efb1 1847 /* Compute new intel_dp->train_set as requested by target */
93f62dad 1848 intel_get_adjust_train(intel_dp, link_status);
a4fc5ed6
KP		 1849 }
1850
33a34e4e
JB		 1851 intel_dp->DP = DP;
1852}
1853
c19b0669 1854void
33a34e4e
JB		 1855intel_dp_complete_link_train(struct intel_dp *intel_dp)
1856{
4ef69c7a 1857 struct drm_device *dev = intel_dp->base.base.dev;
33a34e4e 1858 bool channel_eq = false;
37f80975 1859 int tries, cr_tries;
33a34e4e
JB		 1860 uint32_t DP = intel_dp->DP;
1861
a4fc5ed6
KP		 1862 /* channel equalization */
1863 tries = 0;
37f80975 1864 cr_tries = 0;
a4fc5ed6
KP		 1865 channel_eq = false;
1866 for (;;) {
33a34e4e 1867 /* Use intel_dp->train_set[0] to set the voltage and pre emphasis values */
e3421a18 1868 uint32_t signal_levels;
93f62dad 1869 uint8_t link_status[DP_LINK_STATUS_SIZE];
e3421a18 1870
37f80975
JB		 1871 if (cr_tries > 5) {
1872 DRM_ERROR("failed to train DP, aborting\n");
1873 intel_dp_link_down(intel_dp);
1874 break;
1875 }
1876
d6c0d722
PZ		 1877 if (IS_HASWELL(dev)) {
1878 signal_levels = intel_dp_signal_levels_hsw(intel_dp->train_set[0]);
1879 DP = (DP & ~DDI_BUF_EMP_MASK) | signal_levels;
1880 } else if (IS_GEN7(dev) && is_cpu_edp(intel_dp) && !IS_VALLEYVIEW(dev)) {
1a2eb460
KP		 1881 signal_levels = intel_gen7_edp_signal_levels(intel_dp->train_set[0]);
1882 DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_IVB) | signal_levels;
1883 } else if (IS_GEN6(dev) && is_cpu_edp(intel_dp)) {
33a34e4e 1884 signal_levels = intel_gen6_edp_signal_levels(intel_dp->train_set[0]);
e3421a18
ZW		 1885 DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_SNB) | signal_levels;
1886 } else {
93f62dad 1887 signal_levels = intel_dp_signal_levels(intel_dp->train_set[0]);
e3421a18
ZW		 1888 DP = (DP & ~(DP_VOLTAGE_MASK|DP_PRE_EMPHASIS_MASK)) | signal_levels;
1889 }
1890
a4fc5ed6 1891 /* channel eq pattern */
47ea7542 1892 if (!intel_dp_set_link_train(intel_dp, DP,
81055854
AJ		 1893 DP_TRAINING_PATTERN_2 |
1894 DP_LINK_SCRAMBLING_DISABLE))
a4fc5ed6
KP		 1895 break;
1896
a7c9655f 1897 drm_dp_link_train_channel_eq_delay(intel_dp->dpcd);
93f62dad 1898 if (!intel_dp_get_link_status(intel_dp, link_status))
a4fc5ed6 1899 break;
a4fc5ed6 1900
37f80975 1901 /* Make sure clock is still ok */
01916270 1902 if (!drm_dp_clock_recovery_ok(link_status, intel_dp->lane_count)) {
37f80975
JB		 1903 intel_dp_start_link_train(intel_dp);
1904 cr_tries++;
1905 continue;
1906 }
1907
1ffdff13 1908 if (drm_dp_channel_eq_ok(link_status, intel_dp->lane_count)) {
3cf2efb1
CW		 1909 channel_eq = true;
1910 break;
1911 }
a4fc5ed6 1912
37f80975
JB		 1913 /* Try 5 times, then try clock recovery if that fails */
1914 if (tries > 5) {
1915 intel_dp_link_down(intel_dp);
1916 intel_dp_start_link_train(intel_dp);
1917 tries = 0;
1918 cr_tries++;
1919 continue;
1920 }
a4fc5ed6 1921
3cf2efb1 1922 /* Compute new intel_dp->train_set as requested by target */
93f62dad 1923 intel_get_adjust_train(intel_dp, link_status);
3cf2efb1 1924 ++tries;
869184a6 1925 }
3cf2efb1 1926
d6c0d722
PZ		 1927 if (channel_eq)
1928 DRM_DEBUG_KMS("Channel EQ done. DP Training successfull\n");
1929
47ea7542 1930 intel_dp_set_link_train(intel_dp, DP, DP_TRAINING_PATTERN_DISABLE);
a4fc5ed6
KP		 1931}
1932
1933static void
ea5b213a 1934intel_dp_link_down(struct intel_dp *intel_dp)
a4fc5ed6 1935{
4ef69c7a 1936 struct drm_device *dev = intel_dp->base.base.dev;
a4fc5ed6 1937 struct drm_i915_private *dev_priv = dev->dev_private;
ea5b213a 1938 uint32_t DP = intel_dp->DP;
a4fc5ed6 1939
c19b0669
PZ		 1940 /*
1941 * DDI code has a strict mode set sequence and we should try to respect
1942 * it, otherwise we might hang the machine in many different ways. So we
1943 * really should be disabling the port only on a complete crtc_disable
1944 * sequence. This function is just called under two conditions on DDI
1945 * code:
1946 * - Link train failed while doing crtc_enable, and on this case we
1947 * really should respect the mode set sequence and wait for a
1948 * crtc_disable.
1949 * - Someone turned the monitor off and intel_dp_check_link_status
1950 * called us. We don't need to disable the whole port on this case, so
1951 * when someone turns the monitor on again,
1952 * intel_ddi_prepare_link_retrain will take care of redoing the link
1953 * train.
1954 */
1955 if (IS_HASWELL(dev))
1956 return;
1957
0c33d8d7 1958 if (WARN_ON((I915_READ(intel_dp->output_reg) & DP_PORT_EN) == 0))
1b39d6f3
CW		 1959 return;
1960
28c97730 1961 DRM_DEBUG_KMS("\n");
32f9d658 1962
1a2eb460 1963 if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || !is_cpu_edp(intel_dp))) {
e3421a18 1964 DP &= ~DP_LINK_TRAIN_MASK_CPT;
ea5b213a 1965 I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE_CPT);
e3421a18
ZW		 1966 } else {
1967 DP &= ~DP_LINK_TRAIN_MASK;
ea5b213a 1968 I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE);
e3421a18 1969 }
fe255d00 1970 POSTING_READ(intel_dp->output_reg);
5eb08b69 1971
fe255d00 1972 msleep(17);
5eb08b69 1973
493a7081 1974 if (HAS_PCH_IBX(dev) &&
1b39d6f3 1975 I915_READ(intel_dp->output_reg) & DP_PIPEB_SELECT) {
31acbcc4
CW		 1976 struct drm_crtc *crtc = intel_dp->base.base.crtc;
1977
5bddd17f
EA		 1978 /* Hardware workaround: leaving our transcoder select
1979 * set to transcoder B while it's off will prevent the
1980 * corresponding HDMI output on transcoder A.
1981 *
1982 * Combine this with another hardware workaround:
1983 * transcoder select bit can only be cleared while the
1984 * port is enabled.
1985 */
1986 DP &= ~DP_PIPEB_SELECT;
1987 I915_WRITE(intel_dp->output_reg, DP);
1988
1989 /* Changes to enable or select take place the vblank
1990 * after being written.
1991 */
31acbcc4
CW		 1992 if (crtc == NULL) {
1993 /* We can arrive here never having been attached
1994 * to a CRTC, for instance, due to inheriting
1995 * random state from the BIOS.
1996 *
1997 * If the pipe is not running, play safe and
1998 * wait for the clocks to stabilise before
1999 * continuing.
2000 */
2001 POSTING_READ(intel_dp->output_reg);
2002 msleep(50);
2003 } else
2004 intel_wait_for_vblank(dev, to_intel_crtc(crtc)->pipe);
5bddd17f
EA		 2005 }
2006
832afda6 2007 DP &= ~DP_AUDIO_OUTPUT_ENABLE;
ea5b213a
CW		 2008 I915_WRITE(intel_dp->output_reg, DP & ~DP_PORT_EN);
2009 POSTING_READ(intel_dp->output_reg);
f01eca2e 2010 msleep(intel_dp->panel_power_down_delay);
a4fc5ed6
KP		 2011}
2012
26d61aad
KP		 2013static bool
2014intel_dp_get_dpcd(struct intel_dp *intel_dp)
92fd8fd1 2015{
92fd8fd1 2016 if (intel_dp_aux_native_read_retry(intel_dp, 0x000, intel_dp->dpcd,
b091cd92
AJ		 2017 sizeof(intel_dp->dpcd)) == 0)
2018 return false; /* aux transfer failed */
92fd8fd1 2019
b091cd92
AJ		 2020 if (intel_dp->dpcd[DP_DPCD_REV] == 0)
2021 return false; /* DPCD not present */
2022
2023 if (!(intel_dp->dpcd[DP_DOWNSTREAMPORT_PRESENT] &
2024 DP_DWN_STRM_PORT_PRESENT))
2025 return true; /* native DP sink */
2026
2027 if (intel_dp->dpcd[DP_DPCD_REV] == 0x10)
2028 return true; /* no per-port downstream info */
2029
2030 if (intel_dp_aux_native_read_retry(intel_dp, DP_DOWNSTREAM_PORT_0,
2031 intel_dp->downstream_ports,
2032 DP_MAX_DOWNSTREAM_PORTS) == 0)
2033 return false; /* downstream port status fetch failed */
2034
2035 return true;
92fd8fd1
KP		 2036}
2037
0d198328
AJ		 2038static void
2039intel_dp_probe_oui(struct intel_dp *intel_dp)
2040{
2041 u8 buf[3];
2042
2043 if (!(intel_dp->dpcd[DP_DOWN_STREAM_PORT_COUNT] & DP_OUI_SUPPORT))
2044 return;
2045
351cfc34
DV		 2046 ironlake_edp_panel_vdd_on(intel_dp);
2047
0d198328
AJ		 2048 if (intel_dp_aux_native_read_retry(intel_dp, DP_SINK_OUI, buf, 3))
2049 DRM_DEBUG_KMS("Sink OUI: %02hx%02hx%02hx\n",
2050 buf[0], buf[1], buf[2]);
2051
2052 if (intel_dp_aux_native_read_retry(intel_dp, DP_BRANCH_OUI, buf, 3))
2053 DRM_DEBUG_KMS("Branch OUI: %02hx%02hx%02hx\n",
2054 buf[0], buf[1], buf[2]);
351cfc34
DV		 2055
2056 ironlake_edp_panel_vdd_off(intel_dp, false);
0d198328
AJ		 2057}
2058
a60f0e38
JB		 2059static bool
2060intel_dp_get_sink_irq(struct intel_dp *intel_dp, u8 *sink_irq_vector)
2061{
2062 int ret;
2063
2064 ret = intel_dp_aux_native_read_retry(intel_dp,
2065 DP_DEVICE_SERVICE_IRQ_VECTOR,
2066 sink_irq_vector, 1);
2067 if (!ret)
2068 return false;
2069
2070 return true;
2071}
2072
2073static void
2074intel_dp_handle_test_request(struct intel_dp *intel_dp)
2075{
2076 /* NAK by default */
9324cf7f 2077 intel_dp_aux_native_write_1(intel_dp, DP_TEST_RESPONSE, DP_TEST_NAK);
a60f0e38
JB		 2078}
2079
a4fc5ed6
KP		 2080/*
2081 * According to DP spec
2082 * 5.1.2:
2083 * 1. Read DPCD
2084 * 2. Configure link according to Receiver Capabilities
2085 * 3. Use Link Training from 2.5.3.3 and 3.5.1.3
2086 * 4. Check link status on receipt of hot-plug interrupt
2087 */
2088
2089static void
ea5b213a 2090intel_dp_check_link_status(struct intel_dp *intel_dp)
a4fc5ed6 2091{
a60f0e38 2092 u8 sink_irq_vector;
93f62dad 2093 u8 link_status[DP_LINK_STATUS_SIZE];
a60f0e38 2094
24e804ba 2095 if (!intel_dp->base.connectors_active)
d2b996ac 2096 return;
59cd09e1 2097
24e804ba 2098 if (WARN_ON(!intel_dp->base.base.crtc))
a4fc5ed6
KP		 2099 return;
2100
92fd8fd1 2101 /* Try to read receiver status if the link appears to be up */
93f62dad 2102 if (!intel_dp_get_link_status(intel_dp, link_status)) {
ea5b213a 2103 intel_dp_link_down(intel_dp);
a4fc5ed6
KP		 2104 return;
2105 }
2106
92fd8fd1 2107 /* Now read the DPCD to see if it's actually running */
26d61aad 2108 if (!intel_dp_get_dpcd(intel_dp)) {
59cd09e1
JB		 2109 intel_dp_link_down(intel_dp);
2110 return;
2111 }
2112
a60f0e38
JB		 2113 /* Try to read the source of the interrupt */
2114 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 &&
2115 intel_dp_get_sink_irq(intel_dp, &sink_irq_vector)) {
2116 /* Clear interrupt source */
2117 intel_dp_aux_native_write_1(intel_dp,
2118 DP_DEVICE_SERVICE_IRQ_VECTOR,
2119 sink_irq_vector);
2120
2121 if (sink_irq_vector & DP_AUTOMATED_TEST_REQUEST)
2122 intel_dp_handle_test_request(intel_dp);
2123 if (sink_irq_vector & (DP_CP_IRQ | DP_SINK_SPECIFIC_IRQ))
2124 DRM_DEBUG_DRIVER("CP or sink specific irq unhandled\n");
2125 }
2126
1ffdff13 2127 if (!drm_dp_channel_eq_ok(link_status, intel_dp->lane_count)) {
92fd8fd1
KP		 2128 DRM_DEBUG_KMS("%s: channel EQ not ok, retraining\n",
2129 drm_get_encoder_name(&intel_dp->base.base));
33a34e4e
JB		 2130 intel_dp_start_link_train(intel_dp);
2131 intel_dp_complete_link_train(intel_dp);
2132 }
a4fc5ed6 2133}
a4fc5ed6 2134
07d3dc18 2135/* XXX this is probably wrong for multiple downstream ports */
71ba9000 2136static enum drm_connector_status
26d61aad 2137intel_dp_detect_dpcd(struct intel_dp *intel_dp)
71ba9000 2138{
07d3dc18
AJ		 2139 uint8_t *dpcd = intel_dp->dpcd;
2140 bool hpd;
2141 uint8_t type;
2142
2143 if (!intel_dp_get_dpcd(intel_dp))
2144 return connector_status_disconnected;
2145
2146 /* if there's no downstream port, we're done */
2147 if (!(dpcd[DP_DOWNSTREAMPORT_PRESENT] & DP_DWN_STRM_PORT_PRESENT))
2148 return connector_status_connected;
2149
2150 /* If we're HPD-aware, SINK_COUNT changes dynamically */
2151 hpd = !!(intel_dp->downstream_ports[0] & DP_DS_PORT_HPD);
2152 if (hpd) {
da131a46 2153 uint8_t reg;
07d3dc18 2154 if (!intel_dp_aux_native_read_retry(intel_dp, DP_SINK_COUNT,
da131a46 2155 &reg, 1))
07d3dc18 2156 return connector_status_unknown;
da131a46
AJ		 2157 return DP_GET_SINK_COUNT(reg) ? connector_status_connected
2158 : connector_status_disconnected;
07d3dc18
AJ		 2159 }
2160
2161 /* If no HPD, poke DDC gently */
2162 if (drm_probe_ddc(&intel_dp->adapter))
26d61aad 2163 return connector_status_connected;
07d3dc18
AJ		 2164
2165 /* Well we tried, say unknown for unreliable port types */
2166 type = intel_dp->downstream_ports[0] & DP_DS_PORT_TYPE_MASK;
2167 if (type == DP_DS_PORT_TYPE_VGA || type == DP_DS_PORT_TYPE_NON_EDID)
2168 return connector_status_unknown;
2169
2170 /* Anything else is out of spec, warn and ignore */
2171 DRM_DEBUG_KMS("Broken DP branch device, ignoring\n");
26d61aad 2172 return connector_status_disconnected;
71ba9000
AJ		 2173}
2174
5eb08b69 2175static enum drm_connector_status
a9756bb5 2176ironlake_dp_detect(struct intel_dp *intel_dp)
5eb08b69 2177{
5eb08b69
ZW		 2178 enum drm_connector_status status;
2179
fe16d949
CW		 2180 /* Can't disconnect eDP, but you can close the lid... */
2181 if (is_edp(intel_dp)) {
2182 status = intel_panel_detect(intel_dp->base.base.dev);
2183 if (status == connector_status_unknown)
2184 status = connector_status_connected;
2185 return status;
2186 }
01cb9ea6 2187
26d61aad 2188 return intel_dp_detect_dpcd(intel_dp);
5eb08b69
ZW		 2189}
2190
a4fc5ed6 2191static enum drm_connector_status
a9756bb5 2192g4x_dp_detect(struct intel_dp *intel_dp)
a4fc5ed6 2193{
4ef69c7a 2194 struct drm_device *dev = intel_dp->base.base.dev;
a4fc5ed6 2195 struct drm_i915_private *dev_priv = dev->dev_private;
10f76a38 2196 uint32_t bit;
5eb08b69 2197
ea5b213a 2198 switch (intel_dp->output_reg) {
a4fc5ed6 2199 case DP_B:
10f76a38 2200 bit = DPB_HOTPLUG_LIVE_STATUS;
a4fc5ed6
KP		 2201 break;
2202 case DP_C:
10f76a38 2203 bit = DPC_HOTPLUG_LIVE_STATUS;
a4fc5ed6
KP		 2204 break;
2205 case DP_D:
10f76a38 2206 bit = DPD_HOTPLUG_LIVE_STATUS;
a4fc5ed6
KP		 2207 break;
2208 default:
2209 return connector_status_unknown;
2210 }
2211
10f76a38 2212 if ((I915_READ(PORT_HOTPLUG_STAT) & bit) == 0)
a4fc5ed6
KP		 2213 return connector_status_disconnected;
2214
26d61aad 2215 return intel_dp_detect_dpcd(intel_dp);
a9756bb5
ZW		 2216}
2217
8c241fef
KP		 2218static struct edid *
2219intel_dp_get_edid(struct drm_connector *connector, struct i2c_adapter *adapter)
2220{
9cd300e0 2221 struct intel_connector *intel_connector = to_intel_connector(connector);
d6f24d0f 2222
9cd300e0
JN		 2223 /* use cached edid if we have one */
2224 if (intel_connector->edid) {
2225 struct edid *edid;
2226 int size;
2227
2228 /* invalid edid */
2229 if (IS_ERR(intel_connector->edid))
d6f24d0f
JB		 2230 return NULL;
2231
9cd300e0 2232 size = (intel_connector->edid->extensions + 1) * EDID_LENGTH;
d6f24d0f
JB		 2233 edid = kmalloc(size, GFP_KERNEL);
2234 if (!edid)
2235 return NULL;
2236
9cd300e0 2237 memcpy(edid, intel_connector->edid, size);
d6f24d0f
JB		 2238 return edid;
2239 }
8c241fef 2240
9cd300e0 2241 return drm_get_edid(connector, adapter);
8c241fef
KP		 2242}
2243
2244static int
2245intel_dp_get_edid_modes(struct drm_connector *connector, struct i2c_adapter *adapter)
2246{
9cd300e0 2247 struct intel_connector *intel_connector = to_intel_connector(connector);
8c241fef 2248
9cd300e0
JN		 2249 /* use cached edid if we have one */
2250 if (intel_connector->edid) {
2251 /* invalid edid */
2252 if (IS_ERR(intel_connector->edid))
2253 return 0;
2254
2255 return intel_connector_update_modes(connector,
2256 intel_connector->edid);
d6f24d0f
JB		 2257 }
2258
9cd300e0 2259 return intel_ddc_get_modes(connector, adapter);
8c241fef
KP		 2260}
2261
2262
a9756bb5
ZW		 2263/**
2264 * Uses CRT_HOTPLUG_EN and CRT_HOTPLUG_STAT to detect DP connection.
2265 *
2266 * \return true if DP port is connected.
2267 * \return false if DP port is disconnected.
2268 */
2269static enum drm_connector_status
2270intel_dp_detect(struct drm_connector *connector, bool force)
2271{
2272 struct intel_dp *intel_dp = intel_attached_dp(connector);
2273 struct drm_device *dev = intel_dp->base.base.dev;
2274 enum drm_connector_status status;
2275 struct edid *edid = NULL;
2276
2277 intel_dp->has_audio = false;
2278
2279 if (HAS_PCH_SPLIT(dev))
2280 status = ironlake_dp_detect(intel_dp);
2281 else
2282 status = g4x_dp_detect(intel_dp);
1b9be9d0 2283
ac66ae83
AJ		 2284 DRM_DEBUG_KMS("DPCD: %02hx%02hx%02hx%02hx%02hx%02hx%02hx%02hx\n",
2285 intel_dp->dpcd[0], intel_dp->dpcd[1], intel_dp->dpcd[2],
2286 intel_dp->dpcd[3], intel_dp->dpcd[4], intel_dp->dpcd[5],
2287 intel_dp->dpcd[6], intel_dp->dpcd[7]);
1b9be9d0 2288
a9756bb5
ZW		 2289 if (status != connector_status_connected)
2290 return status;
2291
0d198328
AJ		 2292 intel_dp_probe_oui(intel_dp);
2293
c3e5f67b
DV		 2294 if (intel_dp->force_audio != HDMI_AUDIO_AUTO) {
2295 intel_dp->has_audio = (intel_dp->force_audio == HDMI_AUDIO_ON);
f684960e 2296 } else {
8c241fef 2297 edid = intel_dp_get_edid(connector, &intel_dp->adapter);
f684960e
CW		 2298 if (edid) {
2299 intel_dp->has_audio = drm_detect_monitor_audio(edid);
f684960e
CW		 2300 kfree(edid);
2301 }
a9756bb5
ZW		 2302 }
2303
2304 return connector_status_connected;
a4fc5ed6
KP		 2305}
2306
2307static int intel_dp_get_modes(struct drm_connector *connector)
2308{
df0e9248 2309 struct intel_dp *intel_dp = intel_attached_dp(connector);
dd06f90e 2310 struct intel_connector *intel_connector = to_intel_connector(connector);
4ef69c7a 2311 struct drm_device *dev = intel_dp->base.base.dev;
32f9d658 2312 int ret;
a4fc5ed6
KP		 2313
2314 /* We should parse the EDID data and find out if it has an audio sink
2315 */
2316
8c241fef 2317 ret = intel_dp_get_edid_modes(connector, &intel_dp->adapter);
f8779fda 2318 if (ret)
32f9d658
ZW		 2319 return ret;
2320
f8779fda 2321 /* if eDP has no EDID, fall back to fixed mode */
dd06f90e 2322 if (is_edp(intel_dp) && intel_connector->panel.fixed_mode) {
f8779fda 2323 struct drm_display_mode *mode;
dd06f90e
JN		 2324 mode = drm_mode_duplicate(dev,
2325 intel_connector->panel.fixed_mode);
f8779fda 2326 if (mode) {
32f9d658
ZW		 2327 drm_mode_probed_add(connector, mode);
2328 return 1;
2329 }
2330 }
2331 return 0;
a4fc5ed6
KP		 2332}
2333
1aad7ac0
CW		 2334static bool
2335intel_dp_detect_audio(struct drm_connector *connector)
2336{
2337 struct intel_dp *intel_dp = intel_attached_dp(connector);
2338 struct edid *edid;
2339 bool has_audio = false;
2340
8c241fef 2341 edid = intel_dp_get_edid(connector, &intel_dp->adapter);
1aad7ac0
CW		 2342 if (edid) {
2343 has_audio = drm_detect_monitor_audio(edid);
1aad7ac0
CW		 2344 kfree(edid);
2345 }
2346
2347 return has_audio;
2348}
2349
f684960e
CW		 2350static int
2351intel_dp_set_property(struct drm_connector *connector,
2352 struct drm_property *property,
2353 uint64_t val)
2354{
e953fd7b 2355 struct drm_i915_private *dev_priv = connector->dev->dev_private;
f684960e
CW		 2356 struct intel_dp *intel_dp = intel_attached_dp(connector);
2357 int ret;
2358
2359 ret = drm_connector_property_set_value(connector, property, val);
2360 if (ret)
2361 return ret;
2362
3f43c48d 2363 if (property == dev_priv->force_audio_property) {
1aad7ac0
CW		 2364 int i = val;
2365 bool has_audio;
2366
2367 if (i == intel_dp->force_audio)
f684960e
CW		 2368 return 0;
2369
1aad7ac0 2370 intel_dp->force_audio = i;
f684960e 2371
c3e5f67b 2372 if (i == HDMI_AUDIO_AUTO)
1aad7ac0
CW		 2373 has_audio = intel_dp_detect_audio(connector);
2374 else
c3e5f67b 2375 has_audio = (i == HDMI_AUDIO_ON);
1aad7ac0
CW		 2376
2377 if (has_audio == intel_dp->has_audio)
f684960e
CW		 2378 return 0;
2379
1aad7ac0 2380 intel_dp->has_audio = has_audio;
f684960e
CW		 2381 goto done;
2382 }
2383
e953fd7b
CW		 2384 if (property == dev_priv->broadcast_rgb_property) {
2385 if (val == !!intel_dp->color_range)
2386 return 0;
2387
2388 intel_dp->color_range = val ? DP_COLOR_RANGE_16_235 : 0;
2389 goto done;
2390 }
2391
f684960e
CW		 2392 return -EINVAL;
2393
2394done:
2395 if (intel_dp->base.base.crtc) {
2396 struct drm_crtc *crtc = intel_dp->base.base.crtc;
a6778b3c
DV		 2397 intel_set_mode(crtc, &crtc->mode,
2398 crtc->x, crtc->y, crtc->fb);
f684960e
CW		 2399 }
2400
2401 return 0;
2402}
2403
a4fc5ed6 2404static void
0206e353 2405intel_dp_destroy(struct drm_connector *connector)
a4fc5ed6 2406{
aaa6fd2a 2407 struct drm_device *dev = connector->dev;
be3cd5e3 2408 struct intel_dp *intel_dp = intel_attached_dp(connector);
1d508706 2409 struct intel_connector *intel_connector = to_intel_connector(connector);
aaa6fd2a 2410
9cd300e0
JN		 2411 if (!IS_ERR_OR_NULL(intel_connector->edid))
2412 kfree(intel_connector->edid);
2413
1d508706 2414 if (is_edp(intel_dp)) {
aaa6fd2a 2415 intel_panel_destroy_backlight(dev);
1d508706
JN		 2416 intel_panel_fini(&intel_connector->panel);
2417 }
aaa6fd2a 2418
a4fc5ed6
KP		 2419 drm_sysfs_connector_remove(connector);
2420 drm_connector_cleanup(connector);
55f78c43 2421 kfree(connector);
a4fc5ed6
KP		 2422}
2423
24d05927
DV		 2424static void intel_dp_encoder_destroy(struct drm_encoder *encoder)
2425{
2426 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
2427
2428 i2c_del_adapter(&intel_dp->adapter);
2429 drm_encoder_cleanup(encoder);
bd943159
KP		 2430 if (is_edp(intel_dp)) {
2431 cancel_delayed_work_sync(&intel_dp->panel_vdd_work);
2432 ironlake_panel_vdd_off_sync(intel_dp);
2433 }
24d05927
DV		 2434 kfree(intel_dp);
2435}
2436
a4fc5ed6 2437static const struct drm_encoder_helper_funcs intel_dp_helper_funcs = {
a4fc5ed6 2438 .mode_fixup = intel_dp_mode_fixup,
a4fc5ed6 2439 .mode_set = intel_dp_mode_set,
1f703855 2440 .disable = intel_encoder_noop,
a4fc5ed6
KP		 2441};
2442
a7902ac5
PZ		 2443static const struct drm_encoder_helper_funcs intel_dp_helper_funcs_hsw = {
2444 .mode_fixup = intel_dp_mode_fixup,
2445 .mode_set = intel_ddi_mode_set,
2446 .disable = intel_encoder_noop,
2447};
2448
a4fc5ed6 2449static const struct drm_connector_funcs intel_dp_connector_funcs = {
2bd2ad64 2450 .dpms = intel_connector_dpms,
a4fc5ed6
KP		 2451 .detect = intel_dp_detect,
2452 .fill_modes = drm_helper_probe_single_connector_modes,
f684960e 2453 .set_property = intel_dp_set_property,
a4fc5ed6
KP		 2454 .destroy = intel_dp_destroy,
2455};
2456
2457static const struct drm_connector_helper_funcs intel_dp_connector_helper_funcs = {
2458 .get_modes = intel_dp_get_modes,
2459 .mode_valid = intel_dp_mode_valid,
df0e9248 2460 .best_encoder = intel_best_encoder,
a4fc5ed6
KP		 2461};
2462
a4fc5ed6 2463static const struct drm_encoder_funcs intel_dp_enc_funcs = {
24d05927 2464 .destroy = intel_dp_encoder_destroy,
a4fc5ed6
KP		 2465};
2466
995b6762 2467static void
21d40d37 2468intel_dp_hot_plug(struct intel_encoder *intel_encoder)
c8110e52 2469{
ea5b213a 2470 struct intel_dp *intel_dp = container_of(intel_encoder, struct intel_dp, base);
c8110e52 2471
885a5014 2472 intel_dp_check_link_status(intel_dp);
c8110e52 2473}
6207937d 2474
e3421a18
ZW		 2475/* Return which DP Port should be selected for Transcoder DP control */
2476int
0206e353 2477intel_trans_dp_port_sel(struct drm_crtc *crtc)
e3421a18
ZW		 2478{
2479 struct drm_device *dev = crtc->dev;
6c2b7c12 2480 struct intel_encoder *encoder;
e3421a18 2481
6c2b7c12
DV		 2482 for_each_encoder_on_crtc(dev, crtc, encoder) {
2483 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
e3421a18 2484
417e822d
KP		 2485 if (intel_dp->base.type == INTEL_OUTPUT_DISPLAYPORT ||
2486 intel_dp->base.type == INTEL_OUTPUT_EDP)
ea5b213a 2487 return intel_dp->output_reg;
e3421a18 2488 }
ea5b213a 2489
e3421a18
ZW		 2490 return -1;
2491}
2492
36e83a18 2493/* check the VBT to see whether the eDP is on DP-D port */
cb0953d7 2494bool intel_dpd_is_edp(struct drm_device *dev)
36e83a18
ZY		 2495{
2496 struct drm_i915_private *dev_priv = dev->dev_private;
2497 struct child_device_config *p_child;
2498 int i;
2499
2500 if (!dev_priv->child_dev_num)
2501 return false;
2502
2503 for (i = 0; i < dev_priv->child_dev_num; i++) {
2504 p_child = dev_priv->child_dev + i;
2505
2506 if (p_child->dvo_port == PORT_IDPD &&
2507 p_child->device_type == DEVICE_TYPE_eDP)
2508 return true;
2509 }
2510 return false;
2511}
2512
f684960e
CW		 2513static void
2514intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector)
2515{
3f43c48d 2516 intel_attach_force_audio_property(connector);
e953fd7b 2517 intel_attach_broadcast_rgb_property(connector);
f684960e
CW		 2518}
2519
a4fc5ed6 2520void
ab9d7c30 2521intel_dp_init(struct drm_device *dev, int output_reg, enum port port)
a4fc5ed6
KP		 2522{
2523 struct drm_i915_private *dev_priv = dev->dev_private;
2524 struct drm_connector *connector;
ea5b213a 2525 struct intel_dp *intel_dp;
21d40d37 2526 struct intel_encoder *intel_encoder;
55f78c43 2527 struct intel_connector *intel_connector;
f8779fda 2528 struct drm_display_mode *fixed_mode = NULL;
5eb08b69 2529 const char *name = NULL;
b329530c 2530 int type;
a4fc5ed6 2531
ea5b213a
CW		 2532 intel_dp = kzalloc(sizeof(struct intel_dp), GFP_KERNEL);
2533 if (!intel_dp)
a4fc5ed6
KP		 2534 return;
2535
3d3dc149 2536 intel_dp->output_reg = output_reg;
ab9d7c30 2537 intel_dp->port = port;
0767935e
DV		 2538 /* Preserve the current hw state. */
2539 intel_dp->DP = I915_READ(intel_dp->output_reg);
3d3dc149 2540
55f78c43
ZW		 2541 intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL);
2542 if (!intel_connector) {
ea5b213a 2543 kfree(intel_dp);
55f78c43
ZW		 2544 return;
2545 }
ea5b213a 2546 intel_encoder = &intel_dp->base;
dd06f90e 2547 intel_dp->attached_connector = intel_connector;
55f78c43 2548
ea5b213a 2549 if (HAS_PCH_SPLIT(dev) && output_reg == PCH_DP_D)
b329530c 2550 if (intel_dpd_is_edp(dev))
ea5b213a 2551 intel_dp->is_pch_edp = true;
b329530c 2552
19c03924
GB		 2553 /*
2554 * FIXME : We need to initialize built-in panels before external panels.
2555 * For X0, DP_C is fixed as eDP. Revisit this as part of VLV eDP cleanup
2556 */
2557 if (IS_VALLEYVIEW(dev) && output_reg == DP_C) {
2558 type = DRM_MODE_CONNECTOR_eDP;
2559 intel_encoder->type = INTEL_OUTPUT_EDP;
2560 } else if (output_reg == DP_A || is_pch_edp(intel_dp)) {
b329530c
AJ		 2561 type = DRM_MODE_CONNECTOR_eDP;
2562 intel_encoder->type = INTEL_OUTPUT_EDP;
2563 } else {
2564 type = DRM_MODE_CONNECTOR_DisplayPort;
2565 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
2566 }
2567
55f78c43 2568 connector = &intel_connector->base;
b329530c 2569 drm_connector_init(dev, connector, &intel_dp_connector_funcs, type);
a4fc5ed6
KP		 2570 drm_connector_helper_add(connector, &intel_dp_connector_helper_funcs);
2571
eb1f8e4f
DA		 2572 connector->polled = DRM_CONNECTOR_POLL_HPD;
2573
66a9278e 2574 intel_encoder->cloneable = false;
f8aed700 2575
66a9278e
DV		 2576 INIT_DELAYED_WORK(&intel_dp->panel_vdd_work,
2577 ironlake_panel_vdd_work);
6251ec0a 2578
27f8227b 2579 intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
ee7b9f93 2580
a4fc5ed6
KP		 2581 connector->interlace_allowed = true;
2582 connector->doublescan_allowed = 0;
2583
4ef69c7a 2584 drm_encoder_init(dev, &intel_encoder->base, &intel_dp_enc_funcs,
a4fc5ed6 2585 DRM_MODE_ENCODER_TMDS);
a7902ac5
PZ		 2586
2587 if (IS_HASWELL(dev))
2588 drm_encoder_helper_add(&intel_encoder->base,
2589 &intel_dp_helper_funcs_hsw);
2590 else
2591 drm_encoder_helper_add(&intel_encoder->base,
2592 &intel_dp_helper_funcs);
a4fc5ed6 2593
df0e9248 2594 intel_connector_attach_encoder(intel_connector, intel_encoder);
a4fc5ed6
KP		 2595 drm_sysfs_connector_add(connector);
2596
a7902ac5
PZ		 2597 if (IS_HASWELL(dev)) {
2598 intel_encoder->enable = intel_enable_ddi;
2599 intel_encoder->pre_enable = intel_ddi_pre_enable;
2600 intel_encoder->disable = intel_disable_ddi;
2601 intel_encoder->post_disable = intel_ddi_post_disable;
2602 intel_encoder->get_hw_state = intel_ddi_get_hw_state;
2603 } else {
2604 intel_encoder->enable = intel_enable_dp;
2605 intel_encoder->pre_enable = intel_pre_enable_dp;
2606 intel_encoder->disable = intel_disable_dp;
2607 intel_encoder->post_disable = intel_post_disable_dp;
2608 intel_encoder->get_hw_state = intel_dp_get_hw_state;
2609 }
19d8fe15 2610 intel_connector->get_hw_state = intel_connector_get_hw_state;
e8cb4558 2611
a4fc5ed6 2612 /* Set up the DDC bus. */
ab9d7c30
PZ		 2613 switch (port) {
2614 case PORT_A:
2615 name = "DPDDC-A";
2616 break;
2617 case PORT_B:
2618 dev_priv->hotplug_supported_mask |= DPB_HOTPLUG_INT_STATUS;
2619 name = "DPDDC-B";
2620 break;
2621 case PORT_C:
2622 dev_priv->hotplug_supported_mask |= DPC_HOTPLUG_INT_STATUS;
2623 name = "DPDDC-C";
2624 break;
2625 case PORT_D:
2626 dev_priv->hotplug_supported_mask |= DPD_HOTPLUG_INT_STATUS;
2627 name = "DPDDC-D";
2628 break;
2629 default:
2630 WARN(1, "Invalid port %c\n", port_name(port));
2631 break;
5eb08b69
ZW		 2632 }
2633
89667383
JB		 2634 /* Cache some DPCD data in the eDP case */
2635 if (is_edp(intel_dp)) {
82ed61fa
DV		 2636 struct edp_power_seq cur, vbt, spec, final;
2637 u32 pp_on, pp_off, pp_div, pp;
2638
2639 /* Workaround: Need to write PP_CONTROL with the unlock key as
2640 * the very first thing. */
2641 pp = ironlake_get_pp_control(dev_priv);
2642 I915_WRITE(PCH_PP_CONTROL, pp);
5d613501
JB		 2643
2644 pp_on = I915_READ(PCH_PP_ON_DELAYS);
f01eca2e 2645 pp_off = I915_READ(PCH_PP_OFF_DELAYS);
5d613501 2646 pp_div = I915_READ(PCH_PP_DIVISOR);
89667383 2647
f01eca2e
KP		 2648 /* Pull timing values out of registers */
2649 cur.t1_t3 = (pp_on & PANEL_POWER_UP_DELAY_MASK) >>
2650 PANEL_POWER_UP_DELAY_SHIFT;
2651
2652 cur.t8 = (pp_on & PANEL_LIGHT_ON_DELAY_MASK) >>
2653 PANEL_LIGHT_ON_DELAY_SHIFT;
f2e8b18a 2654
f01eca2e
KP		 2655 cur.t9 = (pp_off & PANEL_LIGHT_OFF_DELAY_MASK) >>
2656 PANEL_LIGHT_OFF_DELAY_SHIFT;
2657
2658 cur.t10 = (pp_off & PANEL_POWER_DOWN_DELAY_MASK) >>
2659 PANEL_POWER_DOWN_DELAY_SHIFT;
2660
2661 cur.t11_t12 = ((pp_div & PANEL_POWER_CYCLE_DELAY_MASK) >>
2662 PANEL_POWER_CYCLE_DELAY_SHIFT) * 1000;
2663
2664 DRM_DEBUG_KMS("cur t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n",
2665 cur.t1_t3, cur.t8, cur.t9, cur.t10, cur.t11_t12);
2666
2667 vbt = dev_priv->edp.pps;
2668
82ed61fa
DV		 2669 /* Upper limits from eDP 1.3 spec. Note that we use the clunky
2670 * units of our hw here, which are all in 100usec. */
2671 spec.t1_t3 = 210 * 10;
2672 spec.t8 = 50 * 10; /* no limit for t8, use t7 instead */
2673 spec.t9 = 50 * 10; /* no limit for t9, make it symmetric with t8 */
2674 spec.t10 = 500 * 10;
2675 /* This one is special and actually in units of 100ms, but zero
2676 * based in the hw (so we need to add 100 ms). But the sw vbt
2677 * table multiplies it with 1000 to make it in units of 100usec,
2678 * too. */
2679 spec.t11_t12 = (510 + 100) * 10;
2680
f01eca2e
KP		 2681 DRM_DEBUG_KMS("vbt t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n",
2682 vbt.t1_t3, vbt.t8, vbt.t9, vbt.t10, vbt.t11_t12);
2683
82ed61fa
DV		 2684 /* Use the max of the register settings and vbt. If both are
2685 * unset, fall back to the spec limits. */
2686#define assign_final(field) final.field = (max(cur.field, vbt.field) == 0 ? \
2687 spec.field : \
2688 max(cur.field, vbt.field))
2689 assign_final(t1_t3);
2690 assign_final(t8);
2691 assign_final(t9);
2692 assign_final(t10);
2693 assign_final(t11_t12);
2694#undef assign_final
2695
2696#define get_delay(field) (DIV_ROUND_UP(final.field, 10))
f01eca2e
KP		 2697 intel_dp->panel_power_up_delay = get_delay(t1_t3);
2698 intel_dp->backlight_on_delay = get_delay(t8);
2699 intel_dp->backlight_off_delay = get_delay(t9);
2700 intel_dp->panel_power_down_delay = get_delay(t10);
2701 intel_dp->panel_power_cycle_delay = get_delay(t11_t12);
82ed61fa
DV		 2702#undef get_delay
2703
2704 /* And finally store the new values in the power sequencer. */
2705 pp_on = (final.t1_t3 << PANEL_POWER_UP_DELAY_SHIFT) |
2706 (final.t8 << PANEL_LIGHT_ON_DELAY_SHIFT);
2707 pp_off = (final.t9 << PANEL_LIGHT_OFF_DELAY_SHIFT) |
2708 (final.t10 << PANEL_POWER_DOWN_DELAY_SHIFT);
2709 pp_div = (pp_div & PP_REFERENCE_DIVIDER_MASK) |
2710 (DIV_ROUND_UP(final.t11_t12, 1000) << PANEL_POWER_CYCLE_DELAY_SHIFT);
2711
2712 /* Haswell doesn't have any port selection bits for the panel
2713 * power sequence any more. */
2714 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) {
2715 if (is_cpu_edp(intel_dp))
2716 pp_on |= PANEL_POWER_PORT_DP_A;
2717 else
2718 pp_on |= PANEL_POWER_PORT_DP_D;
2719 }
2720
2721 I915_WRITE(PCH_PP_ON_DELAYS, pp_on);
2722 I915_WRITE(PCH_PP_OFF_DELAYS, pp_off);
2723 I915_WRITE(PCH_PP_DIVISOR, pp_div);
2724
f01eca2e
KP		 2725
2726 DRM_DEBUG_KMS("panel power up delay %d, power down delay %d, power cycle delay %d\n",
2727 intel_dp->panel_power_up_delay, intel_dp->panel_power_down_delay,
2728 intel_dp->panel_power_cycle_delay);
2729
2730 DRM_DEBUG_KMS("backlight on delay %d, off delay %d\n",
2731 intel_dp->backlight_on_delay, intel_dp->backlight_off_delay);
82ed61fa
DV		 2732
2733 DRM_DEBUG_KMS("panel power sequencer register settings: PP_ON %#x, PP_OFF %#x, PP_DIV %#x\n",
2734 I915_READ(PCH_PP_ON_DELAYS),
2735 I915_READ(PCH_PP_OFF_DELAYS),
2736 I915_READ(PCH_PP_DIVISOR));
c1f05264
DA		 2737 }
2738
2739 intel_dp_i2c_init(intel_dp, intel_connector, name);
2740
2741 if (is_edp(intel_dp)) {
2742 bool ret;
f8779fda 2743 struct drm_display_mode *scan;
c1f05264 2744 struct edid *edid;
5d613501
JB		 2745
2746 ironlake_edp_panel_vdd_on(intel_dp);
59f3e272 2747 ret = intel_dp_get_dpcd(intel_dp);
bd943159 2748 ironlake_edp_panel_vdd_off(intel_dp, false);
99ea7127 2749
59f3e272 2750 if (ret) {
7183dc29
JB		 2751 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11)
2752 dev_priv->no_aux_handshake =
2753 intel_dp->dpcd[DP_MAX_DOWNSPREAD] &
89667383
JB		 2754 DP_NO_AUX_HANDSHAKE_LINK_TRAINING;
2755 } else {
3d3dc149 2756 /* if this fails, presume the device is a ghost */
48898b03 2757 DRM_INFO("failed to retrieve link info, disabling eDP\n");
3d3dc149 2758 intel_dp_encoder_destroy(&intel_dp->base.base);
48898b03 2759 intel_dp_destroy(&intel_connector->base);
3d3dc149 2760 return;
89667383 2761 }
89667383 2762
d6f24d0f
JB		 2763 ironlake_edp_panel_vdd_on(intel_dp);
2764 edid = drm_get_edid(connector, &intel_dp->adapter);
2765 if (edid) {
9cd300e0
JN		 2766 if (drm_add_edid_modes(connector, edid)) {
2767 drm_mode_connector_update_edid_property(connector, edid);
2768 drm_edid_to_eld(connector, edid);
2769 } else {
2770 kfree(edid);
2771 edid = ERR_PTR(-EINVAL);
2772 }
2773 } else {
2774 edid = ERR_PTR(-ENOENT);
d6f24d0f 2775 }
9cd300e0 2776 intel_connector->edid = edid;
f8779fda
JN		 2777
2778 /* prefer fixed mode from EDID if available */
2779 list_for_each_entry(scan, &connector->probed_modes, head) {
2780 if ((scan->type & DRM_MODE_TYPE_PREFERRED)) {
2781 fixed_mode = drm_mode_duplicate(dev, scan);
2782 break;
2783 }
2784 }
2785
2786 /* fallback to VBT if available for eDP */
2787 if (!fixed_mode && dev_priv->lfp_lvds_vbt_mode) {
2788 fixed_mode = drm_mode_duplicate(dev, dev_priv->lfp_lvds_vbt_mode);
2789 if (fixed_mode)
2790 fixed_mode->type |= DRM_MODE_TYPE_PREFERRED;
2791 }
f8779fda 2792
d6f24d0f
JB		 2793 ironlake_edp_panel_vdd_off(intel_dp, false);
2794 }
552fb0b7 2795
21d40d37 2796 intel_encoder->hot_plug = intel_dp_hot_plug;
a4fc5ed6 2797
1d508706 2798 if (is_edp(intel_dp)) {
dd06f90e 2799 intel_panel_init(&intel_connector->panel, fixed_mode);
0657b6b1 2800 intel_panel_setup_backlight(connector);
1d508706 2801 }
32f9d658 2802
f684960e
CW		 2803 intel_dp_add_properties(intel_dp, connector);
2804
a4fc5ed6
KP		 2805 /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written
2806 * 0xd. Failure to do so will result in spurious interrupts being
2807 * generated on the port when a cable is not attached.
2808 */
2809 if (IS_G4X(dev) && !IS_GM45(dev)) {
2810 u32 temp = I915_READ(PEG_BAND_GAP_DATA);
2811 I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd);
2812 }
2813}
Linux kernel - Deliverables
This page took 0.394504 seconds and 5 git commands to generate.