Commit | Line | Data |
---|---|---|
7d57382e EA |
1 | /* |
2 | * Copyright 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright © 2006-2009 Intel Corporation | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Eric Anholt <eric@anholt.net> | |
26 | * Jesse Barnes <jesse.barnes@intel.com> | |
27 | */ | |
28 | ||
29 | #include <linux/i2c.h> | |
5a0e3ad6 | 30 | #include <linux/slab.h> |
7d57382e EA |
31 | #include <linux/delay.h> |
32 | #include "drmP.h" | |
33 | #include "drm.h" | |
34 | #include "drm_crtc.h" | |
aa93d632 | 35 | #include "drm_edid.h" |
7d57382e EA |
36 | #include "intel_drv.h" |
37 | #include "i915_drm.h" | |
38 | #include "i915_drv.h" | |
39 | ||
afba0188 DV |
40 | static void |
41 | assert_hdmi_port_disabled(struct intel_hdmi *intel_hdmi) | |
42 | { | |
43 | struct drm_device *dev = intel_hdmi->base.base.dev; | |
44 | struct drm_i915_private *dev_priv = dev->dev_private; | |
45 | uint32_t enabled_bits; | |
46 | ||
47 | enabled_bits = IS_HASWELL(dev) ? DDI_BUF_CTL_ENABLE : SDVO_ENABLE; | |
48 | ||
49 | WARN(I915_READ(intel_hdmi->sdvox_reg) & enabled_bits, | |
50 | "HDMI port enabled, expecting disabled\n"); | |
51 | } | |
52 | ||
f5bbfca3 | 53 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder) |
ea5b213a | 54 | { |
4ef69c7a | 55 | return container_of(encoder, struct intel_hdmi, base.base); |
ea5b213a CW |
56 | } |
57 | ||
df0e9248 CW |
58 | static struct intel_hdmi *intel_attached_hdmi(struct drm_connector *connector) |
59 | { | |
60 | return container_of(intel_attached_encoder(connector), | |
61 | struct intel_hdmi, base); | |
62 | } | |
63 | ||
45187ace | 64 | void intel_dip_infoframe_csum(struct dip_infoframe *frame) |
3c17fe4b | 65 | { |
45187ace | 66 | uint8_t *data = (uint8_t *)frame; |
3c17fe4b DH |
67 | uint8_t sum = 0; |
68 | unsigned i; | |
69 | ||
45187ace JB |
70 | frame->checksum = 0; |
71 | frame->ecc = 0; | |
3c17fe4b | 72 | |
64a8fc01 | 73 | for (i = 0; i < frame->len + DIP_HEADER_SIZE; i++) |
3c17fe4b DH |
74 | sum += data[i]; |
75 | ||
45187ace | 76 | frame->checksum = 0x100 - sum; |
3c17fe4b DH |
77 | } |
78 | ||
bc2481f3 | 79 | static u32 g4x_infoframe_index(struct dip_infoframe *frame) |
3c17fe4b | 80 | { |
45187ace JB |
81 | switch (frame->type) { |
82 | case DIP_TYPE_AVI: | |
ed517fbb | 83 | return VIDEO_DIP_SELECT_AVI; |
45187ace | 84 | case DIP_TYPE_SPD: |
ed517fbb | 85 | return VIDEO_DIP_SELECT_SPD; |
45187ace JB |
86 | default: |
87 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
ed517fbb | 88 | return 0; |
45187ace | 89 | } |
45187ace JB |
90 | } |
91 | ||
bc2481f3 | 92 | static u32 g4x_infoframe_enable(struct dip_infoframe *frame) |
45187ace | 93 | { |
45187ace JB |
94 | switch (frame->type) { |
95 | case DIP_TYPE_AVI: | |
ed517fbb | 96 | return VIDEO_DIP_ENABLE_AVI; |
45187ace | 97 | case DIP_TYPE_SPD: |
ed517fbb | 98 | return VIDEO_DIP_ENABLE_SPD; |
fa193ff7 PZ |
99 | default: |
100 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
ed517fbb | 101 | return 0; |
fa193ff7 | 102 | } |
fa193ff7 PZ |
103 | } |
104 | ||
2da8af54 PZ |
105 | static u32 hsw_infoframe_enable(struct dip_infoframe *frame) |
106 | { | |
107 | switch (frame->type) { | |
108 | case DIP_TYPE_AVI: | |
109 | return VIDEO_DIP_ENABLE_AVI_HSW; | |
110 | case DIP_TYPE_SPD: | |
111 | return VIDEO_DIP_ENABLE_SPD_HSW; | |
112 | default: | |
113 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
114 | return 0; | |
115 | } | |
116 | } | |
117 | ||
118 | static u32 hsw_infoframe_data_reg(struct dip_infoframe *frame, enum pipe pipe) | |
119 | { | |
120 | switch (frame->type) { | |
121 | case DIP_TYPE_AVI: | |
122 | return HSW_TVIDEO_DIP_AVI_DATA(pipe); | |
123 | case DIP_TYPE_SPD: | |
124 | return HSW_TVIDEO_DIP_SPD_DATA(pipe); | |
125 | default: | |
126 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
127 | return 0; | |
128 | } | |
129 | } | |
130 | ||
a3da1df7 DV |
131 | static void g4x_write_infoframe(struct drm_encoder *encoder, |
132 | struct dip_infoframe *frame) | |
45187ace JB |
133 | { |
134 | uint32_t *data = (uint32_t *)frame; | |
3c17fe4b DH |
135 | struct drm_device *dev = encoder->dev; |
136 | struct drm_i915_private *dev_priv = dev->dev_private; | |
22509ec8 | 137 | u32 val = I915_READ(VIDEO_DIP_CTL); |
45187ace | 138 | unsigned i, len = DIP_HEADER_SIZE + frame->len; |
3c17fe4b | 139 | |
822974ae PZ |
140 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
141 | ||
1d4f85ac | 142 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 143 | val |= g4x_infoframe_index(frame); |
22509ec8 | 144 | |
bc2481f3 | 145 | val &= ~g4x_infoframe_enable(frame); |
45187ace | 146 | |
22509ec8 | 147 | I915_WRITE(VIDEO_DIP_CTL, val); |
3c17fe4b | 148 | |
9d9740f0 | 149 | mmiowb(); |
45187ace | 150 | for (i = 0; i < len; i += 4) { |
3c17fe4b DH |
151 | I915_WRITE(VIDEO_DIP_DATA, *data); |
152 | data++; | |
153 | } | |
9d9740f0 | 154 | mmiowb(); |
3c17fe4b | 155 | |
bc2481f3 | 156 | val |= g4x_infoframe_enable(frame); |
60c5ea2d | 157 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 158 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 159 | |
22509ec8 | 160 | I915_WRITE(VIDEO_DIP_CTL, val); |
9d9740f0 | 161 | POSTING_READ(VIDEO_DIP_CTL); |
3c17fe4b DH |
162 | } |
163 | ||
fdf1250a PZ |
164 | static void ibx_write_infoframe(struct drm_encoder *encoder, |
165 | struct dip_infoframe *frame) | |
166 | { | |
167 | uint32_t *data = (uint32_t *)frame; | |
168 | struct drm_device *dev = encoder->dev; | |
169 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 170 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
fdf1250a PZ |
171 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
172 | unsigned i, len = DIP_HEADER_SIZE + frame->len; | |
173 | u32 val = I915_READ(reg); | |
174 | ||
822974ae PZ |
175 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
176 | ||
fdf1250a | 177 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 178 | val |= g4x_infoframe_index(frame); |
fdf1250a | 179 | |
bc2481f3 | 180 | val &= ~g4x_infoframe_enable(frame); |
fdf1250a PZ |
181 | |
182 | I915_WRITE(reg, val); | |
183 | ||
9d9740f0 | 184 | mmiowb(); |
fdf1250a PZ |
185 | for (i = 0; i < len; i += 4) { |
186 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
187 | data++; | |
188 | } | |
9d9740f0 | 189 | mmiowb(); |
fdf1250a | 190 | |
bc2481f3 | 191 | val |= g4x_infoframe_enable(frame); |
fdf1250a | 192 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 193 | val |= VIDEO_DIP_FREQ_VSYNC; |
fdf1250a PZ |
194 | |
195 | I915_WRITE(reg, val); | |
9d9740f0 | 196 | POSTING_READ(reg); |
fdf1250a PZ |
197 | } |
198 | ||
199 | static void cpt_write_infoframe(struct drm_encoder *encoder, | |
200 | struct dip_infoframe *frame) | |
b055c8f3 | 201 | { |
45187ace | 202 | uint32_t *data = (uint32_t *)frame; |
b055c8f3 JB |
203 | struct drm_device *dev = encoder->dev; |
204 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 205 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
b055c8f3 | 206 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
45187ace | 207 | unsigned i, len = DIP_HEADER_SIZE + frame->len; |
22509ec8 | 208 | u32 val = I915_READ(reg); |
b055c8f3 | 209 | |
822974ae PZ |
210 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
211 | ||
64a8fc01 | 212 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 213 | val |= g4x_infoframe_index(frame); |
45187ace | 214 | |
ecb97851 PZ |
215 | /* The DIP control register spec says that we need to update the AVI |
216 | * infoframe without clearing its enable bit */ | |
822974ae | 217 | if (frame->type != DIP_TYPE_AVI) |
bc2481f3 | 218 | val &= ~g4x_infoframe_enable(frame); |
ecb97851 | 219 | |
22509ec8 | 220 | I915_WRITE(reg, val); |
45187ace | 221 | |
9d9740f0 | 222 | mmiowb(); |
45187ace | 223 | for (i = 0; i < len; i += 4) { |
b055c8f3 JB |
224 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); |
225 | data++; | |
226 | } | |
9d9740f0 | 227 | mmiowb(); |
b055c8f3 | 228 | |
bc2481f3 | 229 | val |= g4x_infoframe_enable(frame); |
60c5ea2d | 230 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 231 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 232 | |
22509ec8 | 233 | I915_WRITE(reg, val); |
9d9740f0 | 234 | POSTING_READ(reg); |
45187ace | 235 | } |
90b107c8 SK |
236 | |
237 | static void vlv_write_infoframe(struct drm_encoder *encoder, | |
238 | struct dip_infoframe *frame) | |
239 | { | |
240 | uint32_t *data = (uint32_t *)frame; | |
241 | struct drm_device *dev = encoder->dev; | |
242 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 243 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
90b107c8 SK |
244 | int reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); |
245 | unsigned i, len = DIP_HEADER_SIZE + frame->len; | |
22509ec8 | 246 | u32 val = I915_READ(reg); |
90b107c8 | 247 | |
822974ae PZ |
248 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
249 | ||
90b107c8 | 250 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 251 | val |= g4x_infoframe_index(frame); |
22509ec8 | 252 | |
bc2481f3 | 253 | val &= ~g4x_infoframe_enable(frame); |
90b107c8 | 254 | |
22509ec8 | 255 | I915_WRITE(reg, val); |
90b107c8 | 256 | |
9d9740f0 | 257 | mmiowb(); |
90b107c8 SK |
258 | for (i = 0; i < len; i += 4) { |
259 | I915_WRITE(VLV_TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
260 | data++; | |
261 | } | |
9d9740f0 | 262 | mmiowb(); |
90b107c8 | 263 | |
bc2481f3 | 264 | val |= g4x_infoframe_enable(frame); |
60c5ea2d | 265 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 266 | val |= VIDEO_DIP_FREQ_VSYNC; |
90b107c8 | 267 | |
22509ec8 | 268 | I915_WRITE(reg, val); |
9d9740f0 | 269 | POSTING_READ(reg); |
90b107c8 SK |
270 | } |
271 | ||
8c5f5f7c | 272 | static void hsw_write_infoframe(struct drm_encoder *encoder, |
ed517fbb | 273 | struct dip_infoframe *frame) |
8c5f5f7c | 274 | { |
2da8af54 PZ |
275 | uint32_t *data = (uint32_t *)frame; |
276 | struct drm_device *dev = encoder->dev; | |
277 | struct drm_i915_private *dev_priv = dev->dev_private; | |
278 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
279 | u32 ctl_reg = HSW_TVIDEO_DIP_CTL(intel_crtc->pipe); | |
280 | u32 data_reg = hsw_infoframe_data_reg(frame, intel_crtc->pipe); | |
281 | unsigned int i, len = DIP_HEADER_SIZE + frame->len; | |
282 | u32 val = I915_READ(ctl_reg); | |
8c5f5f7c | 283 | |
2da8af54 PZ |
284 | if (data_reg == 0) |
285 | return; | |
286 | ||
2da8af54 PZ |
287 | val &= ~hsw_infoframe_enable(frame); |
288 | I915_WRITE(ctl_reg, val); | |
289 | ||
9d9740f0 | 290 | mmiowb(); |
2da8af54 PZ |
291 | for (i = 0; i < len; i += 4) { |
292 | I915_WRITE(data_reg + i, *data); | |
293 | data++; | |
294 | } | |
9d9740f0 | 295 | mmiowb(); |
8c5f5f7c | 296 | |
2da8af54 PZ |
297 | val |= hsw_infoframe_enable(frame); |
298 | I915_WRITE(ctl_reg, val); | |
9d9740f0 | 299 | POSTING_READ(ctl_reg); |
8c5f5f7c ED |
300 | } |
301 | ||
45187ace JB |
302 | static void intel_set_infoframe(struct drm_encoder *encoder, |
303 | struct dip_infoframe *frame) | |
304 | { | |
305 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
306 | ||
45187ace JB |
307 | intel_dip_infoframe_csum(frame); |
308 | intel_hdmi->write_infoframe(encoder, frame); | |
309 | } | |
310 | ||
687f4d06 | 311 | static void intel_hdmi_set_avi_infoframe(struct drm_encoder *encoder, |
c846b619 | 312 | struct drm_display_mode *adjusted_mode) |
45187ace JB |
313 | { |
314 | struct dip_infoframe avi_if = { | |
315 | .type = DIP_TYPE_AVI, | |
316 | .ver = DIP_VERSION_AVI, | |
317 | .len = DIP_LEN_AVI, | |
318 | }; | |
319 | ||
c846b619 PZ |
320 | if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK) |
321 | avi_if.body.avi.YQ_CN_PR |= DIP_AVI_PR_2; | |
322 | ||
45187ace | 323 | intel_set_infoframe(encoder, &avi_if); |
b055c8f3 JB |
324 | } |
325 | ||
687f4d06 | 326 | static void intel_hdmi_set_spd_infoframe(struct drm_encoder *encoder) |
c0864cb3 JB |
327 | { |
328 | struct dip_infoframe spd_if; | |
329 | ||
330 | memset(&spd_if, 0, sizeof(spd_if)); | |
331 | spd_if.type = DIP_TYPE_SPD; | |
332 | spd_if.ver = DIP_VERSION_SPD; | |
333 | spd_if.len = DIP_LEN_SPD; | |
334 | strcpy(spd_if.body.spd.vn, "Intel"); | |
335 | strcpy(spd_if.body.spd.pd, "Integrated gfx"); | |
336 | spd_if.body.spd.sdi = DIP_SPD_PC; | |
337 | ||
338 | intel_set_infoframe(encoder, &spd_if); | |
339 | } | |
340 | ||
687f4d06 PZ |
341 | static void g4x_set_infoframes(struct drm_encoder *encoder, |
342 | struct drm_display_mode *adjusted_mode) | |
343 | { | |
0c14c7f9 PZ |
344 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
345 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
346 | u32 reg = VIDEO_DIP_CTL; | |
347 | u32 val = I915_READ(reg); | |
72b78c9d | 348 | u32 port; |
0c14c7f9 | 349 | |
afba0188 DV |
350 | assert_hdmi_port_disabled(intel_hdmi); |
351 | ||
0c14c7f9 PZ |
352 | /* If the registers were not initialized yet, they might be zeroes, |
353 | * which means we're selecting the AVI DIP and we're setting its | |
354 | * frequency to once. This seems to really confuse the HW and make | |
355 | * things stop working (the register spec says the AVI always needs to | |
356 | * be sent every VSync). So here we avoid writing to the register more | |
357 | * than we need and also explicitly select the AVI DIP and explicitly | |
358 | * set its frequency to every VSync. Avoiding to write it twice seems to | |
359 | * be enough to solve the problem, but being defensive shouldn't hurt us | |
360 | * either. */ | |
361 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
362 | ||
363 | if (!intel_hdmi->has_hdmi_sink) { | |
364 | if (!(val & VIDEO_DIP_ENABLE)) | |
365 | return; | |
366 | val &= ~VIDEO_DIP_ENABLE; | |
367 | I915_WRITE(reg, val); | |
9d9740f0 | 368 | POSTING_READ(reg); |
0c14c7f9 PZ |
369 | return; |
370 | } | |
371 | ||
f278d972 PZ |
372 | switch (intel_hdmi->sdvox_reg) { |
373 | case SDVOB: | |
72b78c9d | 374 | port = VIDEO_DIP_PORT_B; |
f278d972 PZ |
375 | break; |
376 | case SDVOC: | |
72b78c9d | 377 | port = VIDEO_DIP_PORT_C; |
f278d972 PZ |
378 | break; |
379 | default: | |
57df2ae9 | 380 | BUG(); |
f278d972 PZ |
381 | return; |
382 | } | |
383 | ||
72b78c9d PZ |
384 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
385 | if (val & VIDEO_DIP_ENABLE) { | |
386 | val &= ~VIDEO_DIP_ENABLE; | |
387 | I915_WRITE(reg, val); | |
9d9740f0 | 388 | POSTING_READ(reg); |
72b78c9d PZ |
389 | } |
390 | val &= ~VIDEO_DIP_PORT_MASK; | |
391 | val |= port; | |
392 | } | |
393 | ||
822974ae | 394 | val |= VIDEO_DIP_ENABLE; |
0dd87d20 | 395 | val &= ~VIDEO_DIP_ENABLE_VENDOR; |
822974ae | 396 | |
f278d972 | 397 | I915_WRITE(reg, val); |
9d9740f0 | 398 | POSTING_READ(reg); |
f278d972 | 399 | |
687f4d06 PZ |
400 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
401 | intel_hdmi_set_spd_infoframe(encoder); | |
402 | } | |
403 | ||
404 | static void ibx_set_infoframes(struct drm_encoder *encoder, | |
405 | struct drm_display_mode *adjusted_mode) | |
406 | { | |
0c14c7f9 PZ |
407 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
408 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
409 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
410 | u32 reg = TVIDEO_DIP_CTL(intel_crtc->pipe); | |
411 | u32 val = I915_READ(reg); | |
72b78c9d | 412 | u32 port; |
0c14c7f9 | 413 | |
afba0188 DV |
414 | assert_hdmi_port_disabled(intel_hdmi); |
415 | ||
0c14c7f9 PZ |
416 | /* See the big comment in g4x_set_infoframes() */ |
417 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
418 | ||
419 | if (!intel_hdmi->has_hdmi_sink) { | |
420 | if (!(val & VIDEO_DIP_ENABLE)) | |
421 | return; | |
422 | val &= ~VIDEO_DIP_ENABLE; | |
423 | I915_WRITE(reg, val); | |
9d9740f0 | 424 | POSTING_READ(reg); |
0c14c7f9 PZ |
425 | return; |
426 | } | |
427 | ||
f278d972 PZ |
428 | switch (intel_hdmi->sdvox_reg) { |
429 | case HDMIB: | |
72b78c9d | 430 | port = VIDEO_DIP_PORT_B; |
f278d972 PZ |
431 | break; |
432 | case HDMIC: | |
72b78c9d | 433 | port = VIDEO_DIP_PORT_C; |
f278d972 PZ |
434 | break; |
435 | case HDMID: | |
72b78c9d | 436 | port = VIDEO_DIP_PORT_D; |
f278d972 PZ |
437 | break; |
438 | default: | |
57df2ae9 | 439 | BUG(); |
f278d972 PZ |
440 | return; |
441 | } | |
442 | ||
72b78c9d PZ |
443 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
444 | if (val & VIDEO_DIP_ENABLE) { | |
445 | val &= ~VIDEO_DIP_ENABLE; | |
446 | I915_WRITE(reg, val); | |
9d9740f0 | 447 | POSTING_READ(reg); |
72b78c9d PZ |
448 | } |
449 | val &= ~VIDEO_DIP_PORT_MASK; | |
450 | val |= port; | |
451 | } | |
452 | ||
822974ae | 453 | val |= VIDEO_DIP_ENABLE; |
0dd87d20 PZ |
454 | val &= ~(VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | |
455 | VIDEO_DIP_ENABLE_GCP); | |
822974ae | 456 | |
f278d972 | 457 | I915_WRITE(reg, val); |
9d9740f0 | 458 | POSTING_READ(reg); |
f278d972 | 459 | |
687f4d06 PZ |
460 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
461 | intel_hdmi_set_spd_infoframe(encoder); | |
462 | } | |
463 | ||
464 | static void cpt_set_infoframes(struct drm_encoder *encoder, | |
465 | struct drm_display_mode *adjusted_mode) | |
466 | { | |
0c14c7f9 PZ |
467 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
468 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
469 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
470 | u32 reg = TVIDEO_DIP_CTL(intel_crtc->pipe); | |
471 | u32 val = I915_READ(reg); | |
472 | ||
afba0188 DV |
473 | assert_hdmi_port_disabled(intel_hdmi); |
474 | ||
0c14c7f9 PZ |
475 | /* See the big comment in g4x_set_infoframes() */ |
476 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
477 | ||
478 | if (!intel_hdmi->has_hdmi_sink) { | |
479 | if (!(val & VIDEO_DIP_ENABLE)) | |
480 | return; | |
481 | val &= ~(VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI); | |
482 | I915_WRITE(reg, val); | |
9d9740f0 | 483 | POSTING_READ(reg); |
0c14c7f9 PZ |
484 | return; |
485 | } | |
486 | ||
822974ae PZ |
487 | /* Set both together, unset both together: see the spec. */ |
488 | val |= VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI; | |
0dd87d20 PZ |
489 | val &= ~(VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | |
490 | VIDEO_DIP_ENABLE_GCP); | |
822974ae PZ |
491 | |
492 | I915_WRITE(reg, val); | |
9d9740f0 | 493 | POSTING_READ(reg); |
822974ae | 494 | |
687f4d06 PZ |
495 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
496 | intel_hdmi_set_spd_infoframe(encoder); | |
497 | } | |
498 | ||
499 | static void vlv_set_infoframes(struct drm_encoder *encoder, | |
500 | struct drm_display_mode *adjusted_mode) | |
501 | { | |
0c14c7f9 PZ |
502 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
503 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
504 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
505 | u32 reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); | |
506 | u32 val = I915_READ(reg); | |
507 | ||
afba0188 DV |
508 | assert_hdmi_port_disabled(intel_hdmi); |
509 | ||
0c14c7f9 PZ |
510 | /* See the big comment in g4x_set_infoframes() */ |
511 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
512 | ||
513 | if (!intel_hdmi->has_hdmi_sink) { | |
514 | if (!(val & VIDEO_DIP_ENABLE)) | |
515 | return; | |
516 | val &= ~VIDEO_DIP_ENABLE; | |
517 | I915_WRITE(reg, val); | |
9d9740f0 | 518 | POSTING_READ(reg); |
0c14c7f9 PZ |
519 | return; |
520 | } | |
521 | ||
822974ae | 522 | val |= VIDEO_DIP_ENABLE; |
0dd87d20 PZ |
523 | val &= ~(VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | |
524 | VIDEO_DIP_ENABLE_GCP); | |
822974ae PZ |
525 | |
526 | I915_WRITE(reg, val); | |
9d9740f0 | 527 | POSTING_READ(reg); |
822974ae | 528 | |
687f4d06 PZ |
529 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
530 | intel_hdmi_set_spd_infoframe(encoder); | |
531 | } | |
532 | ||
533 | static void hsw_set_infoframes(struct drm_encoder *encoder, | |
534 | struct drm_display_mode *adjusted_mode) | |
535 | { | |
0c14c7f9 PZ |
536 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
537 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
538 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
539 | u32 reg = HSW_TVIDEO_DIP_CTL(intel_crtc->pipe); | |
0dd87d20 | 540 | u32 val = I915_READ(reg); |
0c14c7f9 | 541 | |
afba0188 DV |
542 | assert_hdmi_port_disabled(intel_hdmi); |
543 | ||
0c14c7f9 PZ |
544 | if (!intel_hdmi->has_hdmi_sink) { |
545 | I915_WRITE(reg, 0); | |
9d9740f0 | 546 | POSTING_READ(reg); |
0c14c7f9 PZ |
547 | return; |
548 | } | |
549 | ||
0dd87d20 PZ |
550 | val &= ~(VIDEO_DIP_ENABLE_VSC_HSW | VIDEO_DIP_ENABLE_GCP_HSW | |
551 | VIDEO_DIP_ENABLE_VS_HSW | VIDEO_DIP_ENABLE_GMP_HSW); | |
552 | ||
553 | I915_WRITE(reg, val); | |
9d9740f0 | 554 | POSTING_READ(reg); |
0dd87d20 | 555 | |
687f4d06 PZ |
556 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
557 | intel_hdmi_set_spd_infoframe(encoder); | |
558 | } | |
559 | ||
7d57382e EA |
560 | static void intel_hdmi_mode_set(struct drm_encoder *encoder, |
561 | struct drm_display_mode *mode, | |
562 | struct drm_display_mode *adjusted_mode) | |
563 | { | |
564 | struct drm_device *dev = encoder->dev; | |
565 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 566 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
ea5b213a | 567 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); |
7d57382e EA |
568 | u32 sdvox; |
569 | ||
b659c3db | 570 | sdvox = SDVO_ENCODING_HDMI; |
5d4fac97 JB |
571 | if (!HAS_PCH_SPLIT(dev)) |
572 | sdvox |= intel_hdmi->color_range; | |
b599c0bc AJ |
573 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
574 | sdvox |= SDVO_VSYNC_ACTIVE_HIGH; | |
575 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) | |
576 | sdvox |= SDVO_HSYNC_ACTIVE_HIGH; | |
7d57382e | 577 | |
020f6704 JB |
578 | if (intel_crtc->bpp > 24) |
579 | sdvox |= COLOR_FORMAT_12bpc; | |
580 | else | |
581 | sdvox |= COLOR_FORMAT_8bpc; | |
582 | ||
2e3d6006 ZW |
583 | /* Required on CPT */ |
584 | if (intel_hdmi->has_hdmi_sink && HAS_PCH_CPT(dev)) | |
585 | sdvox |= HDMI_MODE_SELECT; | |
586 | ||
3c17fe4b | 587 | if (intel_hdmi->has_audio) { |
e0dac65e WF |
588 | DRM_DEBUG_DRIVER("Enabling HDMI audio on pipe %c\n", |
589 | pipe_name(intel_crtc->pipe)); | |
7d57382e | 590 | sdvox |= SDVO_AUDIO_ENABLE; |
3c17fe4b | 591 | sdvox |= SDVO_NULL_PACKETS_DURING_VSYNC; |
e0dac65e | 592 | intel_write_eld(encoder, adjusted_mode); |
3c17fe4b | 593 | } |
7d57382e | 594 | |
75770564 JB |
595 | if (HAS_PCH_CPT(dev)) |
596 | sdvox |= PORT_TRANS_SEL_CPT(intel_crtc->pipe); | |
7a87c289 | 597 | else if (intel_crtc->pipe == PIPE_B) |
75770564 | 598 | sdvox |= SDVO_PIPE_B_SELECT; |
7d57382e | 599 | |
ea5b213a CW |
600 | I915_WRITE(intel_hdmi->sdvox_reg, sdvox); |
601 | POSTING_READ(intel_hdmi->sdvox_reg); | |
3c17fe4b | 602 | |
687f4d06 | 603 | intel_hdmi->set_infoframes(encoder, adjusted_mode); |
7d57382e EA |
604 | } |
605 | ||
85234cdc DV |
606 | static bool intel_hdmi_get_hw_state(struct intel_encoder *encoder, |
607 | enum pipe *pipe) | |
7d57382e | 608 | { |
85234cdc | 609 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 610 | struct drm_i915_private *dev_priv = dev->dev_private; |
85234cdc DV |
611 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
612 | u32 tmp; | |
613 | ||
614 | tmp = I915_READ(intel_hdmi->sdvox_reg); | |
615 | ||
616 | if (!(tmp & SDVO_ENABLE)) | |
617 | return false; | |
618 | ||
619 | if (HAS_PCH_CPT(dev)) | |
620 | *pipe = PORT_TO_PIPE_CPT(tmp); | |
621 | else | |
622 | *pipe = PORT_TO_PIPE(tmp); | |
623 | ||
624 | return true; | |
625 | } | |
626 | ||
5ab432ef | 627 | static void intel_enable_hdmi(struct intel_encoder *encoder) |
7d57382e | 628 | { |
5ab432ef | 629 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 630 | struct drm_i915_private *dev_priv = dev->dev_private; |
5ab432ef | 631 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
7d57382e | 632 | u32 temp; |
2deed761 WF |
633 | u32 enable_bits = SDVO_ENABLE; |
634 | ||
635 | if (intel_hdmi->has_audio) | |
636 | enable_bits |= SDVO_AUDIO_ENABLE; | |
7d57382e | 637 | |
ea5b213a | 638 | temp = I915_READ(intel_hdmi->sdvox_reg); |
d8a2d0e0 | 639 | |
7a87c289 DV |
640 | /* HW workaround for IBX, we need to move the port to transcoder A |
641 | * before disabling it. */ | |
642 | if (HAS_PCH_IBX(dev)) { | |
5ab432ef | 643 | struct drm_crtc *crtc = encoder->base.crtc; |
7a87c289 DV |
644 | int pipe = crtc ? to_intel_crtc(crtc)->pipe : -1; |
645 | ||
5ab432ef DV |
646 | /* Restore the transcoder select bit. */ |
647 | if (pipe == PIPE_B) | |
648 | enable_bits |= SDVO_PIPE_B_SELECT; | |
7a87c289 DV |
649 | } |
650 | ||
d8a2d0e0 ZW |
651 | /* HW workaround, need to toggle enable bit off and on for 12bpc, but |
652 | * we do this anyway which shows more stable in testing. | |
653 | */ | |
c619eed4 | 654 | if (HAS_PCH_SPLIT(dev)) { |
ea5b213a CW |
655 | I915_WRITE(intel_hdmi->sdvox_reg, temp & ~SDVO_ENABLE); |
656 | POSTING_READ(intel_hdmi->sdvox_reg); | |
d8a2d0e0 ZW |
657 | } |
658 | ||
5ab432ef DV |
659 | temp |= enable_bits; |
660 | ||
661 | I915_WRITE(intel_hdmi->sdvox_reg, temp); | |
662 | POSTING_READ(intel_hdmi->sdvox_reg); | |
663 | ||
664 | /* HW workaround, need to write this twice for issue that may result | |
665 | * in first write getting masked. | |
666 | */ | |
667 | if (HAS_PCH_SPLIT(dev)) { | |
668 | I915_WRITE(intel_hdmi->sdvox_reg, temp); | |
669 | POSTING_READ(intel_hdmi->sdvox_reg); | |
7d57382e | 670 | } |
5ab432ef DV |
671 | } |
672 | ||
673 | static void intel_disable_hdmi(struct intel_encoder *encoder) | |
674 | { | |
675 | struct drm_device *dev = encoder->base.dev; | |
676 | struct drm_i915_private *dev_priv = dev->dev_private; | |
677 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
678 | u32 temp; | |
3cce574f | 679 | u32 enable_bits = SDVO_ENABLE | SDVO_AUDIO_ENABLE; |
5ab432ef DV |
680 | |
681 | temp = I915_READ(intel_hdmi->sdvox_reg); | |
682 | ||
683 | /* HW workaround for IBX, we need to move the port to transcoder A | |
684 | * before disabling it. */ | |
685 | if (HAS_PCH_IBX(dev)) { | |
686 | struct drm_crtc *crtc = encoder->base.crtc; | |
687 | int pipe = crtc ? to_intel_crtc(crtc)->pipe : -1; | |
688 | ||
689 | if (temp & SDVO_PIPE_B_SELECT) { | |
690 | temp &= ~SDVO_PIPE_B_SELECT; | |
691 | I915_WRITE(intel_hdmi->sdvox_reg, temp); | |
692 | POSTING_READ(intel_hdmi->sdvox_reg); | |
693 | ||
694 | /* Again we need to write this twice. */ | |
695 | I915_WRITE(intel_hdmi->sdvox_reg, temp); | |
696 | POSTING_READ(intel_hdmi->sdvox_reg); | |
697 | ||
698 | /* Transcoder selection bits only update | |
699 | * effectively on vblank. */ | |
700 | if (crtc) | |
701 | intel_wait_for_vblank(dev, pipe); | |
702 | else | |
703 | msleep(50); | |
704 | } | |
7d57382e | 705 | } |
d8a2d0e0 | 706 | |
5ab432ef DV |
707 | /* HW workaround, need to toggle enable bit off and on for 12bpc, but |
708 | * we do this anyway which shows more stable in testing. | |
709 | */ | |
710 | if (HAS_PCH_SPLIT(dev)) { | |
711 | I915_WRITE(intel_hdmi->sdvox_reg, temp & ~SDVO_ENABLE); | |
712 | POSTING_READ(intel_hdmi->sdvox_reg); | |
713 | } | |
714 | ||
715 | temp &= ~enable_bits; | |
d8a2d0e0 | 716 | |
ea5b213a CW |
717 | I915_WRITE(intel_hdmi->sdvox_reg, temp); |
718 | POSTING_READ(intel_hdmi->sdvox_reg); | |
d8a2d0e0 ZW |
719 | |
720 | /* HW workaround, need to write this twice for issue that may result | |
721 | * in first write getting masked. | |
722 | */ | |
c619eed4 | 723 | if (HAS_PCH_SPLIT(dev)) { |
ea5b213a CW |
724 | I915_WRITE(intel_hdmi->sdvox_reg, temp); |
725 | POSTING_READ(intel_hdmi->sdvox_reg); | |
d8a2d0e0 | 726 | } |
7d57382e EA |
727 | } |
728 | ||
7d57382e EA |
729 | static int intel_hdmi_mode_valid(struct drm_connector *connector, |
730 | struct drm_display_mode *mode) | |
731 | { | |
732 | if (mode->clock > 165000) | |
733 | return MODE_CLOCK_HIGH; | |
734 | if (mode->clock < 20000) | |
5cbba41d | 735 | return MODE_CLOCK_LOW; |
7d57382e EA |
736 | |
737 | if (mode->flags & DRM_MODE_FLAG_DBLSCAN) | |
738 | return MODE_NO_DBLESCAN; | |
739 | ||
740 | return MODE_OK; | |
741 | } | |
742 | ||
743 | static bool intel_hdmi_mode_fixup(struct drm_encoder *encoder, | |
e811f5ae | 744 | const struct drm_display_mode *mode, |
7d57382e EA |
745 | struct drm_display_mode *adjusted_mode) |
746 | { | |
747 | return true; | |
748 | } | |
749 | ||
8ec22b21 CW |
750 | static bool g4x_hdmi_connected(struct intel_hdmi *intel_hdmi) |
751 | { | |
752 | struct drm_device *dev = intel_hdmi->base.base.dev; | |
753 | struct drm_i915_private *dev_priv = dev->dev_private; | |
754 | uint32_t bit; | |
755 | ||
756 | switch (intel_hdmi->sdvox_reg) { | |
eeafaaca | 757 | case SDVOB: |
8ec22b21 CW |
758 | bit = HDMIB_HOTPLUG_LIVE_STATUS; |
759 | break; | |
eeafaaca | 760 | case SDVOC: |
8ec22b21 CW |
761 | bit = HDMIC_HOTPLUG_LIVE_STATUS; |
762 | break; | |
8ec22b21 CW |
763 | default: |
764 | bit = 0; | |
765 | break; | |
766 | } | |
767 | ||
768 | return I915_READ(PORT_HOTPLUG_STAT) & bit; | |
769 | } | |
770 | ||
aa93d632 | 771 | static enum drm_connector_status |
930a9e28 | 772 | intel_hdmi_detect(struct drm_connector *connector, bool force) |
9dff6af8 | 773 | { |
df0e9248 | 774 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
f899fc64 CW |
775 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
776 | struct edid *edid; | |
aa93d632 | 777 | enum drm_connector_status status = connector_status_disconnected; |
9dff6af8 | 778 | |
8ec22b21 CW |
779 | if (IS_G4X(connector->dev) && !g4x_hdmi_connected(intel_hdmi)) |
780 | return status; | |
781 | ||
ea5b213a | 782 | intel_hdmi->has_hdmi_sink = false; |
2e3d6006 | 783 | intel_hdmi->has_audio = false; |
f899fc64 | 784 | edid = drm_get_edid(connector, |
3bd7d909 DK |
785 | intel_gmbus_get_adapter(dev_priv, |
786 | intel_hdmi->ddc_bus)); | |
2ded9e27 | 787 | |
aa93d632 | 788 | if (edid) { |
be9f1c4f | 789 | if (edid->input & DRM_EDID_INPUT_DIGITAL) { |
aa93d632 | 790 | status = connector_status_connected; |
b1d7e4b4 WF |
791 | if (intel_hdmi->force_audio != HDMI_AUDIO_OFF_DVI) |
792 | intel_hdmi->has_hdmi_sink = | |
793 | drm_detect_hdmi_monitor(edid); | |
2e3d6006 | 794 | intel_hdmi->has_audio = drm_detect_monitor_audio(edid); |
aa93d632 | 795 | } |
aa93d632 | 796 | kfree(edid); |
9dff6af8 | 797 | } |
30ad48b7 | 798 | |
55b7d6e8 | 799 | if (status == connector_status_connected) { |
b1d7e4b4 WF |
800 | if (intel_hdmi->force_audio != HDMI_AUDIO_AUTO) |
801 | intel_hdmi->has_audio = | |
802 | (intel_hdmi->force_audio == HDMI_AUDIO_ON); | |
55b7d6e8 CW |
803 | } |
804 | ||
2ded9e27 | 805 | return status; |
7d57382e EA |
806 | } |
807 | ||
808 | static int intel_hdmi_get_modes(struct drm_connector *connector) | |
809 | { | |
df0e9248 | 810 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
f899fc64 | 811 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
7d57382e EA |
812 | |
813 | /* We should parse the EDID data and find out if it's an HDMI sink so | |
814 | * we can send audio to it. | |
815 | */ | |
816 | ||
f899fc64 | 817 | return intel_ddc_get_modes(connector, |
3bd7d909 DK |
818 | intel_gmbus_get_adapter(dev_priv, |
819 | intel_hdmi->ddc_bus)); | |
7d57382e EA |
820 | } |
821 | ||
1aad7ac0 CW |
822 | static bool |
823 | intel_hdmi_detect_audio(struct drm_connector *connector) | |
824 | { | |
825 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
826 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
827 | struct edid *edid; | |
828 | bool has_audio = false; | |
829 | ||
830 | edid = drm_get_edid(connector, | |
3bd7d909 DK |
831 | intel_gmbus_get_adapter(dev_priv, |
832 | intel_hdmi->ddc_bus)); | |
1aad7ac0 CW |
833 | if (edid) { |
834 | if (edid->input & DRM_EDID_INPUT_DIGITAL) | |
835 | has_audio = drm_detect_monitor_audio(edid); | |
1aad7ac0 CW |
836 | kfree(edid); |
837 | } | |
838 | ||
839 | return has_audio; | |
840 | } | |
841 | ||
55b7d6e8 CW |
842 | static int |
843 | intel_hdmi_set_property(struct drm_connector *connector, | |
ed517fbb PZ |
844 | struct drm_property *property, |
845 | uint64_t val) | |
55b7d6e8 CW |
846 | { |
847 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
e953fd7b | 848 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
55b7d6e8 CW |
849 | int ret; |
850 | ||
851 | ret = drm_connector_property_set_value(connector, property, val); | |
852 | if (ret) | |
853 | return ret; | |
854 | ||
3f43c48d | 855 | if (property == dev_priv->force_audio_property) { |
b1d7e4b4 | 856 | enum hdmi_force_audio i = val; |
1aad7ac0 CW |
857 | bool has_audio; |
858 | ||
859 | if (i == intel_hdmi->force_audio) | |
55b7d6e8 CW |
860 | return 0; |
861 | ||
1aad7ac0 | 862 | intel_hdmi->force_audio = i; |
55b7d6e8 | 863 | |
b1d7e4b4 | 864 | if (i == HDMI_AUDIO_AUTO) |
1aad7ac0 CW |
865 | has_audio = intel_hdmi_detect_audio(connector); |
866 | else | |
b1d7e4b4 | 867 | has_audio = (i == HDMI_AUDIO_ON); |
1aad7ac0 | 868 | |
b1d7e4b4 WF |
869 | if (i == HDMI_AUDIO_OFF_DVI) |
870 | intel_hdmi->has_hdmi_sink = 0; | |
55b7d6e8 | 871 | |
1aad7ac0 | 872 | intel_hdmi->has_audio = has_audio; |
55b7d6e8 CW |
873 | goto done; |
874 | } | |
875 | ||
e953fd7b CW |
876 | if (property == dev_priv->broadcast_rgb_property) { |
877 | if (val == !!intel_hdmi->color_range) | |
878 | return 0; | |
879 | ||
880 | intel_hdmi->color_range = val ? SDVO_COLOR_RANGE_16_235 : 0; | |
881 | goto done; | |
882 | } | |
883 | ||
55b7d6e8 CW |
884 | return -EINVAL; |
885 | ||
886 | done: | |
887 | if (intel_hdmi->base.base.crtc) { | |
888 | struct drm_crtc *crtc = intel_hdmi->base.base.crtc; | |
a6778b3c DV |
889 | intel_set_mode(crtc, &crtc->mode, |
890 | crtc->x, crtc->y, crtc->fb); | |
55b7d6e8 CW |
891 | } |
892 | ||
893 | return 0; | |
894 | } | |
895 | ||
7d57382e EA |
896 | static void intel_hdmi_destroy(struct drm_connector *connector) |
897 | { | |
7d57382e EA |
898 | drm_sysfs_connector_remove(connector); |
899 | drm_connector_cleanup(connector); | |
674e2d08 | 900 | kfree(connector); |
7d57382e EA |
901 | } |
902 | ||
72662e10 | 903 | static const struct drm_encoder_helper_funcs intel_hdmi_helper_funcs_hsw = { |
72662e10 | 904 | .mode_fixup = intel_hdmi_mode_fixup, |
72662e10 | 905 | .mode_set = intel_ddi_mode_set, |
1f703855 | 906 | .disable = intel_encoder_noop, |
72662e10 ED |
907 | }; |
908 | ||
7d57382e | 909 | static const struct drm_encoder_helper_funcs intel_hdmi_helper_funcs = { |
7d57382e | 910 | .mode_fixup = intel_hdmi_mode_fixup, |
7d57382e | 911 | .mode_set = intel_hdmi_mode_set, |
1f703855 | 912 | .disable = intel_encoder_noop, |
7d57382e EA |
913 | }; |
914 | ||
915 | static const struct drm_connector_funcs intel_hdmi_connector_funcs = { | |
5ab432ef | 916 | .dpms = intel_connector_dpms, |
7d57382e EA |
917 | .detect = intel_hdmi_detect, |
918 | .fill_modes = drm_helper_probe_single_connector_modes, | |
55b7d6e8 | 919 | .set_property = intel_hdmi_set_property, |
7d57382e EA |
920 | .destroy = intel_hdmi_destroy, |
921 | }; | |
922 | ||
923 | static const struct drm_connector_helper_funcs intel_hdmi_connector_helper_funcs = { | |
924 | .get_modes = intel_hdmi_get_modes, | |
925 | .mode_valid = intel_hdmi_mode_valid, | |
df0e9248 | 926 | .best_encoder = intel_best_encoder, |
7d57382e EA |
927 | }; |
928 | ||
7d57382e | 929 | static const struct drm_encoder_funcs intel_hdmi_enc_funcs = { |
ea5b213a | 930 | .destroy = intel_encoder_destroy, |
7d57382e EA |
931 | }; |
932 | ||
55b7d6e8 CW |
933 | static void |
934 | intel_hdmi_add_properties(struct intel_hdmi *intel_hdmi, struct drm_connector *connector) | |
935 | { | |
3f43c48d | 936 | intel_attach_force_audio_property(connector); |
e953fd7b | 937 | intel_attach_broadcast_rgb_property(connector); |
55b7d6e8 CW |
938 | } |
939 | ||
08d644ad | 940 | void intel_hdmi_init(struct drm_device *dev, int sdvox_reg, enum port port) |
7d57382e EA |
941 | { |
942 | struct drm_i915_private *dev_priv = dev->dev_private; | |
943 | struct drm_connector *connector; | |
21d40d37 | 944 | struct intel_encoder *intel_encoder; |
674e2d08 | 945 | struct intel_connector *intel_connector; |
ea5b213a | 946 | struct intel_hdmi *intel_hdmi; |
7d57382e | 947 | |
ea5b213a CW |
948 | intel_hdmi = kzalloc(sizeof(struct intel_hdmi), GFP_KERNEL); |
949 | if (!intel_hdmi) | |
7d57382e | 950 | return; |
674e2d08 ZW |
951 | |
952 | intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL); | |
953 | if (!intel_connector) { | |
ea5b213a | 954 | kfree(intel_hdmi); |
674e2d08 ZW |
955 | return; |
956 | } | |
957 | ||
ea5b213a | 958 | intel_encoder = &intel_hdmi->base; |
373a3cf7 CW |
959 | drm_encoder_init(dev, &intel_encoder->base, &intel_hdmi_enc_funcs, |
960 | DRM_MODE_ENCODER_TMDS); | |
961 | ||
674e2d08 | 962 | connector = &intel_connector->base; |
7d57382e | 963 | drm_connector_init(dev, connector, &intel_hdmi_connector_funcs, |
8d91104a | 964 | DRM_MODE_CONNECTOR_HDMIA); |
7d57382e EA |
965 | drm_connector_helper_add(connector, &intel_hdmi_connector_helper_funcs); |
966 | ||
21d40d37 | 967 | intel_encoder->type = INTEL_OUTPUT_HDMI; |
7d57382e | 968 | |
eb1f8e4f | 969 | connector->polled = DRM_CONNECTOR_POLL_HPD; |
c3febcc4 | 970 | connector->interlace_allowed = 1; |
7d57382e | 971 | connector->doublescan_allowed = 0; |
27f8227b | 972 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); |
7d57382e | 973 | |
66a9278e DV |
974 | intel_encoder->cloneable = false; |
975 | ||
08d644ad DV |
976 | intel_hdmi->ddi_port = port; |
977 | switch (port) { | |
978 | case PORT_B: | |
f899fc64 | 979 | intel_hdmi->ddc_bus = GMBUS_PORT_DPB; |
b01f2c3a | 980 | dev_priv->hotplug_supported_mask |= HDMIB_HOTPLUG_INT_STATUS; |
08d644ad DV |
981 | break; |
982 | case PORT_C: | |
7ceae0a5 | 983 | intel_hdmi->ddc_bus = GMBUS_PORT_DPC; |
7ceae0a5 | 984 | dev_priv->hotplug_supported_mask |= HDMIC_HOTPLUG_INT_STATUS; |
08d644ad DV |
985 | break; |
986 | case PORT_D: | |
7ceae0a5 | 987 | intel_hdmi->ddc_bus = GMBUS_PORT_DPD; |
7ceae0a5 | 988 | dev_priv->hotplug_supported_mask |= HDMID_HOTPLUG_INT_STATUS; |
08d644ad DV |
989 | break; |
990 | case PORT_A: | |
991 | /* Internal port only for eDP. */ | |
992 | default: | |
6e4c1677 | 993 | BUG(); |
f8aed700 | 994 | } |
7d57382e | 995 | |
ea5b213a | 996 | intel_hdmi->sdvox_reg = sdvox_reg; |
7d57382e | 997 | |
64a8fc01 | 998 | if (!HAS_PCH_SPLIT(dev)) { |
a3da1df7 | 999 | intel_hdmi->write_infoframe = g4x_write_infoframe; |
687f4d06 | 1000 | intel_hdmi->set_infoframes = g4x_set_infoframes; |
90b107c8 SK |
1001 | } else if (IS_VALLEYVIEW(dev)) { |
1002 | intel_hdmi->write_infoframe = vlv_write_infoframe; | |
687f4d06 | 1003 | intel_hdmi->set_infoframes = vlv_set_infoframes; |
8c5f5f7c | 1004 | } else if (IS_HASWELL(dev)) { |
8c5f5f7c | 1005 | intel_hdmi->write_infoframe = hsw_write_infoframe; |
687f4d06 | 1006 | intel_hdmi->set_infoframes = hsw_set_infoframes; |
fdf1250a PZ |
1007 | } else if (HAS_PCH_IBX(dev)) { |
1008 | intel_hdmi->write_infoframe = ibx_write_infoframe; | |
687f4d06 | 1009 | intel_hdmi->set_infoframes = ibx_set_infoframes; |
fdf1250a PZ |
1010 | } else { |
1011 | intel_hdmi->write_infoframe = cpt_write_infoframe; | |
687f4d06 | 1012 | intel_hdmi->set_infoframes = cpt_set_infoframes; |
64a8fc01 | 1013 | } |
45187ace | 1014 | |
5ab432ef | 1015 | if (IS_HASWELL(dev)) { |
6441ab5f | 1016 | intel_encoder->pre_enable = intel_ddi_pre_enable; |
5ab432ef DV |
1017 | intel_encoder->enable = intel_enable_ddi; |
1018 | intel_encoder->disable = intel_disable_ddi; | |
6441ab5f | 1019 | intel_encoder->post_disable = intel_ddi_post_disable; |
85234cdc | 1020 | intel_encoder->get_hw_state = intel_ddi_get_hw_state; |
5ab432ef DV |
1021 | drm_encoder_helper_add(&intel_encoder->base, |
1022 | &intel_hdmi_helper_funcs_hsw); | |
1023 | } else { | |
1024 | intel_encoder->enable = intel_enable_hdmi; | |
1025 | intel_encoder->disable = intel_disable_hdmi; | |
85234cdc | 1026 | intel_encoder->get_hw_state = intel_hdmi_get_hw_state; |
5ab432ef DV |
1027 | drm_encoder_helper_add(&intel_encoder->base, |
1028 | &intel_hdmi_helper_funcs); | |
1029 | } | |
85234cdc | 1030 | intel_connector->get_hw_state = intel_connector_get_hw_state; |
5ab432ef | 1031 | |
7d57382e | 1032 | |
55b7d6e8 CW |
1033 | intel_hdmi_add_properties(intel_hdmi, connector); |
1034 | ||
df0e9248 | 1035 | intel_connector_attach_encoder(intel_connector, intel_encoder); |
7d57382e EA |
1036 | drm_sysfs_connector_add(connector); |
1037 | ||
1038 | /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written | |
1039 | * 0xd. Failure to do so will result in spurious interrupts being | |
1040 | * generated on the port when a cable is not attached. | |
1041 | */ | |
1042 | if (IS_G4X(dev) && !IS_GM45(dev)) { | |
1043 | u32 temp = I915_READ(PEG_BAND_GAP_DATA); | |
1044 | I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd); | |
1045 | } | |
7d57382e | 1046 | } |