Commit | Line | Data |
---|---|---|
8ee1c3db MG |
1 | /* |
2 | * Copyright 2008 Intel Corporation <hong.liu@intel.com> | |
3 | * Copyright 2008 Red Hat <mjg@redhat.com> | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining | |
6 | * a copy of this software and associated documentation files (the | |
7 | * "Software"), to deal in the Software without restriction, including | |
8 | * without limitation the rights to use, copy, modify, merge, publish, | |
9 | * distribute, sub license, and/or sell copies of the Software, and to | |
10 | * permit persons to whom the Software is furnished to do so, subject to | |
11 | * the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the | |
14 | * next paragraph) shall be included in all copies or substantial | |
15 | * portions of the Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
18 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
19 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
20 | * NON-INFRINGEMENT. IN NO EVENT SHALL INTEL AND/OR ITS SUPPLIERS BE | |
21 | * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
22 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
23 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
24 | * SOFTWARE. | |
25 | * | |
26 | */ | |
27 | ||
a70491cc JP |
28 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
29 | ||
8ee1c3db | 30 | #include <linux/acpi.h> |
b705120e | 31 | #include <linux/acpi_io.h> |
74a365b3 | 32 | #include <acpi/video.h> |
8ee1c3db | 33 | |
760285e7 DH |
34 | #include <drm/drmP.h> |
35 | #include <drm/i915_drm.h> | |
8ee1c3db | 36 | #include "i915_drv.h" |
a9573556 | 37 | #include "intel_drv.h" |
8ee1c3db | 38 | |
ebde53c7 JN |
39 | #define PCI_ASLE 0xe4 |
40 | #define PCI_ASLS 0xfc | |
41 | #define PCI_SWSCI 0xe8 | |
42 | #define PCI_SWSCI_SCISEL (1 << 15) | |
43 | #define PCI_SWSCI_GSSCIE (1 << 0) | |
8ee1c3db | 44 | |
8ee1c3db MG |
45 | #define OPREGION_HEADER_OFFSET 0 |
46 | #define OPREGION_ACPI_OFFSET 0x100 | |
82d3c90c CW |
47 | #define ACPI_CLID 0x01ac /* current lid state indicator */ |
48 | #define ACPI_CDCK 0x01b0 /* current docking state indicator */ | |
8ee1c3db MG |
49 | #define OPREGION_SWSCI_OFFSET 0x200 |
50 | #define OPREGION_ASLE_OFFSET 0x300 | |
44834a67 | 51 | #define OPREGION_VBT_OFFSET 0x400 |
8ee1c3db MG |
52 | |
53 | #define OPREGION_SIGNATURE "IntelGraphicsMem" | |
54 | #define MBOX_ACPI (1<<0) | |
55 | #define MBOX_SWSCI (1<<1) | |
56 | #define MBOX_ASLE (1<<2) | |
57 | ||
58 | struct opregion_header { | |
0206e353 AJ |
59 | u8 signature[16]; |
60 | u32 size; | |
61 | u32 opregion_ver; | |
62 | u8 bios_ver[32]; | |
63 | u8 vbios_ver[16]; | |
64 | u8 driver_ver[16]; | |
65 | u32 mboxes; | |
66 | u8 reserved[164]; | |
8ee1c3db MG |
67 | } __attribute__((packed)); |
68 | ||
69 | /* OpRegion mailbox #1: public ACPI methods */ | |
70 | struct opregion_acpi { | |
0206e353 AJ |
71 | u32 drdy; /* driver readiness */ |
72 | u32 csts; /* notification status */ | |
73 | u32 cevt; /* current event */ | |
74 | u8 rsvd1[20]; | |
75 | u32 didl[8]; /* supported display devices ID list */ | |
76 | u32 cpdl[8]; /* currently presented display list */ | |
77 | u32 cadl[8]; /* currently active display list */ | |
78 | u32 nadl[8]; /* next active devices list */ | |
79 | u32 aslp; /* ASL sleep time-out */ | |
80 | u32 tidx; /* toggle table index */ | |
81 | u32 chpd; /* current hotplug enable indicator */ | |
82 | u32 clid; /* current lid state*/ | |
83 | u32 cdck; /* current docking state */ | |
84 | u32 sxsw; /* Sx state resume */ | |
85 | u32 evts; /* ASL supported events */ | |
86 | u32 cnot; /* current OS notification */ | |
87 | u32 nrdy; /* driver status */ | |
88 | u8 rsvd2[60]; | |
8ee1c3db MG |
89 | } __attribute__((packed)); |
90 | ||
91 | /* OpRegion mailbox #2: SWSCI */ | |
92 | struct opregion_swsci { | |
0206e353 AJ |
93 | u32 scic; /* SWSCI command|status|data */ |
94 | u32 parm; /* command parameters */ | |
95 | u32 dslp; /* driver sleep time-out */ | |
96 | u8 rsvd[244]; | |
8ee1c3db MG |
97 | } __attribute__((packed)); |
98 | ||
99 | /* OpRegion mailbox #3: ASLE */ | |
100 | struct opregion_asle { | |
0206e353 AJ |
101 | u32 ardy; /* driver readiness */ |
102 | u32 aslc; /* ASLE interrupt command */ | |
103 | u32 tche; /* technology enabled indicator */ | |
104 | u32 alsi; /* current ALS illuminance reading */ | |
105 | u32 bclp; /* backlight brightness to set */ | |
106 | u32 pfit; /* panel fitting state */ | |
107 | u32 cblv; /* current brightness level */ | |
108 | u16 bclm[20]; /* backlight level duty cycle mapping table */ | |
109 | u32 cpfm; /* current panel fitting mode */ | |
110 | u32 epfm; /* enabled panel fitting modes */ | |
111 | u8 plut[74]; /* panel LUT and identifier */ | |
112 | u32 pfmb; /* PWM freq and min brightness */ | |
507c1a45 PZ |
113 | u32 cddv; /* color correction default values */ |
114 | u32 pcft; /* power conservation features */ | |
115 | u32 srot; /* supported rotation angles */ | |
116 | u32 iuer; /* IUER events */ | |
117 | u8 rsvd[86]; | |
8ee1c3db MG |
118 | } __attribute__((packed)); |
119 | ||
68bca4b0 JN |
120 | /* Driver readiness indicator */ |
121 | #define ASLE_ARDY_READY (1 << 0) | |
122 | #define ASLE_ARDY_NOT_READY (0 << 0) | |
123 | ||
507c1a45 PZ |
124 | /* ASLE Interrupt Command (ASLC) bits */ |
125 | #define ASLC_SET_ALS_ILLUM (1 << 0) | |
126 | #define ASLC_SET_BACKLIGHT (1 << 1) | |
127 | #define ASLC_SET_PFIT (1 << 2) | |
128 | #define ASLC_SET_PWM_FREQ (1 << 3) | |
129 | #define ASLC_SUPPORTED_ROTATION_ANGLES (1 << 4) | |
130 | #define ASLC_BUTTON_ARRAY (1 << 5) | |
131 | #define ASLC_CONVERTIBLE_INDICATOR (1 << 6) | |
132 | #define ASLC_DOCKING_INDICATOR (1 << 7) | |
133 | #define ASLC_ISCT_STATE_CHANGE (1 << 8) | |
134 | #define ASLC_REQ_MSK 0x1ff | |
135 | /* response bits */ | |
136 | #define ASLC_ALS_ILLUM_FAILED (1 << 10) | |
137 | #define ASLC_BACKLIGHT_FAILED (1 << 12) | |
138 | #define ASLC_PFIT_FAILED (1 << 14) | |
139 | #define ASLC_PWM_FREQ_FAILED (1 << 16) | |
140 | #define ASLC_ROTATION_ANGLES_FAILED (1 << 18) | |
141 | #define ASLC_BUTTON_ARRAY_FAILED (1 << 20) | |
142 | #define ASLC_CONVERTIBLE_FAILED (1 << 22) | |
143 | #define ASLC_DOCKING_FAILED (1 << 24) | |
144 | #define ASLC_ISCT_STATE_FAILED (1 << 26) | |
8ee1c3db | 145 | |
f599cc29 JN |
146 | /* Technology enabled indicator */ |
147 | #define ASLE_TCHE_ALS_EN (1 << 0) | |
148 | #define ASLE_TCHE_BLC_EN (1 << 1) | |
149 | #define ASLE_TCHE_PFIT_EN (1 << 2) | |
150 | #define ASLE_TCHE_PFMB_EN (1 << 3) | |
151 | ||
8ee1c3db MG |
152 | /* ASLE backlight brightness to set */ |
153 | #define ASLE_BCLP_VALID (1<<31) | |
154 | #define ASLE_BCLP_MSK (~(1<<31)) | |
155 | ||
156 | /* ASLE panel fitting request */ | |
157 | #define ASLE_PFIT_VALID (1<<31) | |
158 | #define ASLE_PFIT_CENTER (1<<0) | |
159 | #define ASLE_PFIT_STRETCH_TEXT (1<<1) | |
160 | #define ASLE_PFIT_STRETCH_GFX (1<<2) | |
161 | ||
162 | /* PWM frequency and minimum brightness */ | |
163 | #define ASLE_PFMB_BRIGHTNESS_MASK (0xff) | |
164 | #define ASLE_PFMB_BRIGHTNESS_VALID (1<<8) | |
165 | #define ASLE_PFMB_PWM_MASK (0x7ffffe00) | |
166 | #define ASLE_PFMB_PWM_VALID (1<<31) | |
167 | ||
168 | #define ASLE_CBLV_VALID (1<<31) | |
169 | ||
507c1a45 PZ |
170 | /* IUER */ |
171 | #define ASLE_IUER_DOCKING (1 << 7) | |
172 | #define ASLE_IUER_CONVERTIBLE (1 << 6) | |
173 | #define ASLE_IUER_ROTATION_LOCK_BTN (1 << 4) | |
174 | #define ASLE_IUER_VOLUME_DOWN_BTN (1 << 3) | |
175 | #define ASLE_IUER_VOLUME_UP_BTN (1 << 2) | |
176 | #define ASLE_IUER_WINDOWS_BTN (1 << 1) | |
177 | #define ASLE_IUER_POWER_BTN (1 << 0) | |
178 | ||
ebde53c7 JN |
179 | /* Software System Control Interrupt (SWSCI) */ |
180 | #define SWSCI_SCIC_INDICATOR (1 << 0) | |
181 | #define SWSCI_SCIC_MAIN_FUNCTION_SHIFT 1 | |
182 | #define SWSCI_SCIC_MAIN_FUNCTION_MASK (0xf << 1) | |
183 | #define SWSCI_SCIC_SUB_FUNCTION_SHIFT 8 | |
184 | #define SWSCI_SCIC_SUB_FUNCTION_MASK (0xff << 8) | |
185 | #define SWSCI_SCIC_EXIT_PARAMETER_SHIFT 8 | |
186 | #define SWSCI_SCIC_EXIT_PARAMETER_MASK (0xff << 8) | |
187 | #define SWSCI_SCIC_EXIT_STATUS_SHIFT 5 | |
188 | #define SWSCI_SCIC_EXIT_STATUS_MASK (7 << 5) | |
189 | #define SWSCI_SCIC_EXIT_STATUS_SUCCESS 1 | |
190 | ||
191 | #define SWSCI_FUNCTION_CODE(main, sub) \ | |
192 | ((main) << SWSCI_SCIC_MAIN_FUNCTION_SHIFT | \ | |
193 | (sub) << SWSCI_SCIC_SUB_FUNCTION_SHIFT) | |
194 | ||
195 | /* SWSCI: Get BIOS Data (GBDA) */ | |
196 | #define SWSCI_GBDA 4 | |
197 | #define SWSCI_GBDA_SUPPORTED_CALLS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 0) | |
198 | #define SWSCI_GBDA_REQUESTED_CALLBACKS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 1) | |
199 | #define SWSCI_GBDA_BOOT_DISPLAY_PREF SWSCI_FUNCTION_CODE(SWSCI_GBDA, 4) | |
200 | #define SWSCI_GBDA_PANEL_DETAILS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 5) | |
201 | #define SWSCI_GBDA_TV_STANDARD SWSCI_FUNCTION_CODE(SWSCI_GBDA, 6) | |
202 | #define SWSCI_GBDA_INTERNAL_GRAPHICS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 7) | |
203 | #define SWSCI_GBDA_SPREAD_SPECTRUM SWSCI_FUNCTION_CODE(SWSCI_GBDA, 10) | |
204 | ||
205 | /* SWSCI: System BIOS Callbacks (SBCB) */ | |
206 | #define SWSCI_SBCB 6 | |
207 | #define SWSCI_SBCB_SUPPORTED_CALLBACKS SWSCI_FUNCTION_CODE(SWSCI_SBCB, 0) | |
208 | #define SWSCI_SBCB_INIT_COMPLETION SWSCI_FUNCTION_CODE(SWSCI_SBCB, 1) | |
209 | #define SWSCI_SBCB_PRE_HIRES_SET_MODE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 3) | |
210 | #define SWSCI_SBCB_POST_HIRES_SET_MODE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 4) | |
211 | #define SWSCI_SBCB_DISPLAY_SWITCH SWSCI_FUNCTION_CODE(SWSCI_SBCB, 5) | |
212 | #define SWSCI_SBCB_SET_TV_FORMAT SWSCI_FUNCTION_CODE(SWSCI_SBCB, 6) | |
213 | #define SWSCI_SBCB_ADAPTER_POWER_STATE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 7) | |
214 | #define SWSCI_SBCB_DISPLAY_POWER_STATE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 8) | |
215 | #define SWSCI_SBCB_SET_BOOT_DISPLAY SWSCI_FUNCTION_CODE(SWSCI_SBCB, 9) | |
216 | #define SWSCI_SBCB_SET_PANEL_DETAILS SWSCI_FUNCTION_CODE(SWSCI_SBCB, 10) | |
217 | #define SWSCI_SBCB_SET_INTERNAL_GFX SWSCI_FUNCTION_CODE(SWSCI_SBCB, 11) | |
218 | #define SWSCI_SBCB_POST_HIRES_TO_DOS_FS SWSCI_FUNCTION_CODE(SWSCI_SBCB, 16) | |
219 | #define SWSCI_SBCB_SUSPEND_RESUME SWSCI_FUNCTION_CODE(SWSCI_SBCB, 17) | |
220 | #define SWSCI_SBCB_SET_SPREAD_SPECTRUM SWSCI_FUNCTION_CODE(SWSCI_SBCB, 18) | |
221 | #define SWSCI_SBCB_POST_VBE_PM SWSCI_FUNCTION_CODE(SWSCI_SBCB, 19) | |
222 | #define SWSCI_SBCB_ENABLE_DISABLE_AUDIO SWSCI_FUNCTION_CODE(SWSCI_SBCB, 21) | |
223 | ||
74a365b3 MG |
224 | #define ACPI_OTHER_OUTPUT (0<<8) |
225 | #define ACPI_VGA_OUTPUT (1<<8) | |
226 | #define ACPI_TV_OUTPUT (2<<8) | |
227 | #define ACPI_DIGITAL_OUTPUT (3<<8) | |
228 | #define ACPI_LVDS_OUTPUT (4<<8) | |
229 | ||
44834a67 | 230 | #ifdef CONFIG_ACPI |
ebde53c7 JN |
231 | static int swsci(struct drm_device *dev, u32 function, u32 parm, u32 *parm_out) |
232 | { | |
233 | struct drm_i915_private *dev_priv = dev->dev_private; | |
234 | struct opregion_swsci __iomem *swsci = dev_priv->opregion.swsci; | |
235 | u32 main_function, sub_function, scic; | |
236 | u16 pci_swsci; | |
237 | u32 dslp; | |
238 | ||
239 | if (!swsci) | |
240 | return -ENODEV; | |
241 | ||
242 | main_function = (function & SWSCI_SCIC_MAIN_FUNCTION_MASK) >> | |
243 | SWSCI_SCIC_MAIN_FUNCTION_SHIFT; | |
244 | sub_function = (function & SWSCI_SCIC_SUB_FUNCTION_MASK) >> | |
245 | SWSCI_SCIC_SUB_FUNCTION_SHIFT; | |
246 | ||
247 | /* Check if we can call the function. See swsci_setup for details. */ | |
248 | if (main_function == SWSCI_SBCB) { | |
249 | if ((dev_priv->opregion.swsci_sbcb_sub_functions & | |
250 | (1 << sub_function)) == 0) | |
251 | return -EINVAL; | |
252 | } else if (main_function == SWSCI_GBDA) { | |
253 | if ((dev_priv->opregion.swsci_gbda_sub_functions & | |
254 | (1 << sub_function)) == 0) | |
255 | return -EINVAL; | |
256 | } | |
257 | ||
258 | /* Driver sleep timeout in ms. */ | |
259 | dslp = ioread32(&swsci->dslp); | |
260 | if (!dslp) { | |
4994aa8c PZ |
261 | /* The spec says 2ms should be the default, but it's too small |
262 | * for some machines. */ | |
263 | dslp = 50; | |
ebde53c7 JN |
264 | } else if (dslp > 500) { |
265 | /* Hey bios, trust must be earned. */ | |
266 | WARN_ONCE(1, "excessive driver sleep timeout (DSPL) %u\n", dslp); | |
267 | dslp = 500; | |
268 | } | |
269 | ||
270 | /* The spec tells us to do this, but we are the only user... */ | |
271 | scic = ioread32(&swsci->scic); | |
272 | if (scic & SWSCI_SCIC_INDICATOR) { | |
273 | DRM_DEBUG_DRIVER("SWSCI request already in progress\n"); | |
274 | return -EBUSY; | |
275 | } | |
276 | ||
277 | scic = function | SWSCI_SCIC_INDICATOR; | |
278 | ||
279 | iowrite32(parm, &swsci->parm); | |
280 | iowrite32(scic, &swsci->scic); | |
281 | ||
282 | /* Ensure SCI event is selected and event trigger is cleared. */ | |
283 | pci_read_config_word(dev->pdev, PCI_SWSCI, &pci_swsci); | |
284 | if (!(pci_swsci & PCI_SWSCI_SCISEL) || (pci_swsci & PCI_SWSCI_GSSCIE)) { | |
285 | pci_swsci |= PCI_SWSCI_SCISEL; | |
286 | pci_swsci &= ~PCI_SWSCI_GSSCIE; | |
287 | pci_write_config_word(dev->pdev, PCI_SWSCI, pci_swsci); | |
288 | } | |
289 | ||
290 | /* Use event trigger to tell bios to check the mail. */ | |
291 | pci_swsci |= PCI_SWSCI_GSSCIE; | |
292 | pci_write_config_word(dev->pdev, PCI_SWSCI, pci_swsci); | |
293 | ||
294 | /* Poll for the result. */ | |
295 | #define C (((scic = ioread32(&swsci->scic)) & SWSCI_SCIC_INDICATOR) == 0) | |
296 | if (wait_for(C, dslp)) { | |
297 | DRM_DEBUG_DRIVER("SWSCI request timed out\n"); | |
298 | return -ETIMEDOUT; | |
299 | } | |
300 | ||
301 | scic = (scic & SWSCI_SCIC_EXIT_STATUS_MASK) >> | |
302 | SWSCI_SCIC_EXIT_STATUS_SHIFT; | |
303 | ||
304 | /* Note: scic == 0 is an error! */ | |
305 | if (scic != SWSCI_SCIC_EXIT_STATUS_SUCCESS) { | |
306 | DRM_DEBUG_DRIVER("SWSCI request error %u\n", scic); | |
307 | return -EIO; | |
308 | } | |
309 | ||
310 | if (parm_out) | |
311 | *parm_out = ioread32(&swsci->parm); | |
312 | ||
313 | return 0; | |
314 | ||
315 | #undef C | |
316 | } | |
317 | ||
9c4b0a68 JN |
318 | #define DISPLAY_TYPE_CRT 0 |
319 | #define DISPLAY_TYPE_TV 1 | |
320 | #define DISPLAY_TYPE_EXTERNAL_FLAT_PANEL 2 | |
321 | #define DISPLAY_TYPE_INTERNAL_FLAT_PANEL 3 | |
322 | ||
323 | int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, | |
324 | bool enable) | |
325 | { | |
326 | struct drm_device *dev = intel_encoder->base.dev; | |
327 | u32 parm = 0; | |
328 | u32 type = 0; | |
329 | u32 port; | |
330 | ||
331 | /* don't care about old stuff for now */ | |
332 | if (!HAS_DDI(dev)) | |
333 | return 0; | |
334 | ||
335 | port = intel_ddi_get_encoder_port(intel_encoder); | |
336 | if (port == PORT_E) { | |
337 | port = 0; | |
338 | } else { | |
339 | parm |= 1 << port; | |
340 | port++; | |
341 | } | |
342 | ||
343 | if (!enable) | |
344 | parm |= 4 << 8; | |
345 | ||
346 | switch (intel_encoder->type) { | |
347 | case INTEL_OUTPUT_ANALOG: | |
348 | type = DISPLAY_TYPE_CRT; | |
349 | break; | |
350 | case INTEL_OUTPUT_UNKNOWN: | |
351 | case INTEL_OUTPUT_DISPLAYPORT: | |
352 | case INTEL_OUTPUT_HDMI: | |
353 | type = DISPLAY_TYPE_EXTERNAL_FLAT_PANEL; | |
354 | break; | |
355 | case INTEL_OUTPUT_EDP: | |
356 | type = DISPLAY_TYPE_INTERNAL_FLAT_PANEL; | |
357 | break; | |
358 | default: | |
359 | WARN_ONCE(1, "unsupported intel_encoder type %d\n", | |
360 | intel_encoder->type); | |
361 | return -EINVAL; | |
362 | } | |
363 | ||
364 | parm |= type << (16 + port * 3); | |
365 | ||
366 | return swsci(dev, SWSCI_SBCB_DISPLAY_POWER_STATE, parm, NULL); | |
367 | } | |
368 | ||
ecbc5cf3 JN |
369 | static const struct { |
370 | pci_power_t pci_power_state; | |
371 | u32 parm; | |
372 | } power_state_map[] = { | |
373 | { PCI_D0, 0x00 }, | |
374 | { PCI_D1, 0x01 }, | |
375 | { PCI_D2, 0x02 }, | |
376 | { PCI_D3hot, 0x04 }, | |
377 | { PCI_D3cold, 0x04 }, | |
378 | }; | |
379 | ||
380 | int intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state) | |
381 | { | |
382 | int i; | |
383 | ||
384 | if (!HAS_DDI(dev)) | |
385 | return 0; | |
386 | ||
387 | for (i = 0; i < ARRAY_SIZE(power_state_map); i++) { | |
388 | if (state == power_state_map[i].pci_power_state) | |
389 | return swsci(dev, SWSCI_SBCB_ADAPTER_POWER_STATE, | |
390 | power_state_map[i].parm, NULL); | |
391 | } | |
392 | ||
393 | return -EINVAL; | |
394 | } | |
395 | ||
8ee1c3db MG |
396 | static u32 asle_set_backlight(struct drm_device *dev, u32 bclp) |
397 | { | |
398 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5bc4418b | 399 | struct opregion_asle __iomem *asle = dev_priv->opregion.asle; |
8ee1c3db | 400 | |
749052fb JN |
401 | DRM_DEBUG_DRIVER("bclp = 0x%08x\n", bclp); |
402 | ||
8ee1c3db | 403 | if (!(bclp & ASLE_BCLP_VALID)) |
507c1a45 | 404 | return ASLC_BACKLIGHT_FAILED; |
8ee1c3db MG |
405 | |
406 | bclp &= ASLE_BCLP_MSK; | |
a9573556 | 407 | if (bclp > 255) |
507c1a45 | 408 | return ASLC_BACKLIGHT_FAILED; |
8ee1c3db | 409 | |
d6540632 | 410 | intel_panel_set_backlight(dev, bclp, 255); |
cac6a5ae | 411 | iowrite32(DIV_ROUND_UP(bclp * 100, 255) | ASLE_CBLV_VALID, &asle->cblv); |
8ee1c3db MG |
412 | |
413 | return 0; | |
414 | } | |
415 | ||
416 | static u32 asle_set_als_illum(struct drm_device *dev, u32 alsi) | |
417 | { | |
418 | /* alsi is the current ALS reading in lux. 0 indicates below sensor | |
419 | range, 0xffff indicates above sensor range. 1-0xfffe are valid */ | |
e93d440b | 420 | DRM_DEBUG_DRIVER("Illum is not supported\n"); |
507c1a45 | 421 | return ASLC_ALS_ILLUM_FAILED; |
8ee1c3db MG |
422 | } |
423 | ||
424 | static u32 asle_set_pwm_freq(struct drm_device *dev, u32 pfmb) | |
425 | { | |
e93d440b | 426 | DRM_DEBUG_DRIVER("PWM freq is not supported\n"); |
507c1a45 | 427 | return ASLC_PWM_FREQ_FAILED; |
8ee1c3db MG |
428 | } |
429 | ||
430 | static u32 asle_set_pfit(struct drm_device *dev, u32 pfit) | |
431 | { | |
432 | /* Panel fitting is currently controlled by the X code, so this is a | |
433 | noop until modesetting support works fully */ | |
e93d440b | 434 | DRM_DEBUG_DRIVER("Pfit is not supported\n"); |
507c1a45 PZ |
435 | return ASLC_PFIT_FAILED; |
436 | } | |
437 | ||
438 | static u32 asle_set_supported_rotation_angles(struct drm_device *dev, u32 srot) | |
439 | { | |
440 | DRM_DEBUG_DRIVER("SROT is not supported\n"); | |
441 | return ASLC_ROTATION_ANGLES_FAILED; | |
442 | } | |
443 | ||
444 | static u32 asle_set_button_array(struct drm_device *dev, u32 iuer) | |
445 | { | |
446 | if (!iuer) | |
447 | DRM_DEBUG_DRIVER("Button array event is not supported (nothing)\n"); | |
448 | if (iuer & ASLE_IUER_ROTATION_LOCK_BTN) | |
449 | DRM_DEBUG_DRIVER("Button array event is not supported (rotation lock)\n"); | |
450 | if (iuer & ASLE_IUER_VOLUME_DOWN_BTN) | |
451 | DRM_DEBUG_DRIVER("Button array event is not supported (volume down)\n"); | |
452 | if (iuer & ASLE_IUER_VOLUME_UP_BTN) | |
453 | DRM_DEBUG_DRIVER("Button array event is not supported (volume up)\n"); | |
454 | if (iuer & ASLE_IUER_WINDOWS_BTN) | |
455 | DRM_DEBUG_DRIVER("Button array event is not supported (windows)\n"); | |
456 | if (iuer & ASLE_IUER_POWER_BTN) | |
457 | DRM_DEBUG_DRIVER("Button array event is not supported (power)\n"); | |
458 | ||
459 | return ASLC_BUTTON_ARRAY_FAILED; | |
460 | } | |
461 | ||
462 | static u32 asle_set_convertible(struct drm_device *dev, u32 iuer) | |
463 | { | |
464 | if (iuer & ASLE_IUER_CONVERTIBLE) | |
465 | DRM_DEBUG_DRIVER("Convertible is not supported (clamshell)\n"); | |
466 | else | |
467 | DRM_DEBUG_DRIVER("Convertible is not supported (slate)\n"); | |
468 | ||
469 | return ASLC_CONVERTIBLE_FAILED; | |
470 | } | |
471 | ||
472 | static u32 asle_set_docking(struct drm_device *dev, u32 iuer) | |
473 | { | |
474 | if (iuer & ASLE_IUER_DOCKING) | |
475 | DRM_DEBUG_DRIVER("Docking is not supported (docked)\n"); | |
476 | else | |
477 | DRM_DEBUG_DRIVER("Docking is not supported (undocked)\n"); | |
478 | ||
479 | return ASLC_DOCKING_FAILED; | |
480 | } | |
481 | ||
482 | static u32 asle_isct_state(struct drm_device *dev) | |
483 | { | |
484 | DRM_DEBUG_DRIVER("ISCT is not supported\n"); | |
485 | return ASLC_ISCT_STATE_FAILED; | |
8ee1c3db MG |
486 | } |
487 | ||
3b617967 | 488 | void intel_opregion_asle_intr(struct drm_device *dev) |
8ee1c3db MG |
489 | { |
490 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5bc4418b | 491 | struct opregion_asle __iomem *asle = dev_priv->opregion.asle; |
507c1a45 PZ |
492 | u32 aslc_stat = 0; |
493 | u32 aslc_req; | |
8ee1c3db MG |
494 | |
495 | if (!asle) | |
496 | return; | |
497 | ||
507c1a45 | 498 | aslc_req = ioread32(&asle->aslc); |
8ee1c3db | 499 | |
507c1a45 PZ |
500 | if (!(aslc_req & ASLC_REQ_MSK)) { |
501 | DRM_DEBUG_DRIVER("No request on ASLC interrupt 0x%08x\n", | |
502 | aslc_req); | |
8ee1c3db MG |
503 | return; |
504 | } | |
505 | ||
507c1a45 PZ |
506 | if (aslc_req & ASLC_SET_ALS_ILLUM) |
507 | aslc_stat |= asle_set_als_illum(dev, ioread32(&asle->alsi)); | |
508 | ||
509 | if (aslc_req & ASLC_SET_BACKLIGHT) | |
510 | aslc_stat |= asle_set_backlight(dev, ioread32(&asle->bclp)); | |
511 | ||
512 | if (aslc_req & ASLC_SET_PFIT) | |
513 | aslc_stat |= asle_set_pfit(dev, ioread32(&asle->pfit)); | |
514 | ||
515 | if (aslc_req & ASLC_SET_PWM_FREQ) | |
516 | aslc_stat |= asle_set_pwm_freq(dev, ioread32(&asle->pfmb)); | |
517 | ||
518 | if (aslc_req & ASLC_SUPPORTED_ROTATION_ANGLES) | |
519 | aslc_stat |= asle_set_supported_rotation_angles(dev, | |
520 | ioread32(&asle->srot)); | |
521 | ||
522 | if (aslc_req & ASLC_BUTTON_ARRAY) | |
523 | aslc_stat |= asle_set_button_array(dev, ioread32(&asle->iuer)); | |
8ee1c3db | 524 | |
507c1a45 PZ |
525 | if (aslc_req & ASLC_CONVERTIBLE_INDICATOR) |
526 | aslc_stat |= asle_set_convertible(dev, ioread32(&asle->iuer)); | |
8ee1c3db | 527 | |
507c1a45 PZ |
528 | if (aslc_req & ASLC_DOCKING_INDICATOR) |
529 | aslc_stat |= asle_set_docking(dev, ioread32(&asle->iuer)); | |
8ee1c3db | 530 | |
507c1a45 PZ |
531 | if (aslc_req & ASLC_ISCT_STATE_CHANGE) |
532 | aslc_stat |= asle_isct_state(dev); | |
8ee1c3db | 533 | |
507c1a45 | 534 | iowrite32(aslc_stat, &asle->aslc); |
8ee1c3db MG |
535 | } |
536 | ||
8ee1c3db MG |
537 | #define ACPI_EV_DISPLAY_SWITCH (1<<0) |
538 | #define ACPI_EV_LID (1<<1) | |
539 | #define ACPI_EV_DOCK (1<<2) | |
540 | ||
541 | static struct intel_opregion *system_opregion; | |
542 | ||
b358d0a6 HE |
543 | static int intel_opregion_video_event(struct notifier_block *nb, |
544 | unsigned long val, void *data) | |
8ee1c3db MG |
545 | { |
546 | /* The only video events relevant to opregion are 0x80. These indicate | |
547 | either a docking event, lid switch or display switch request. In | |
548 | Linux, these are handled by the dock, button and video drivers. | |
f5a3d0c4 | 549 | */ |
8ee1c3db | 550 | |
5bc4418b | 551 | struct opregion_acpi __iomem *acpi; |
f5a3d0c4 MG |
552 | struct acpi_bus_event *event = data; |
553 | int ret = NOTIFY_OK; | |
554 | ||
555 | if (strcmp(event->device_class, ACPI_VIDEO_CLASS) != 0) | |
556 | return NOTIFY_DONE; | |
8ee1c3db MG |
557 | |
558 | if (!system_opregion) | |
559 | return NOTIFY_DONE; | |
560 | ||
561 | acpi = system_opregion->acpi; | |
f5a3d0c4 | 562 | |
5bc4418b BW |
563 | if (event->type == 0x80 && |
564 | (ioread32(&acpi->cevt) & 1) == 0) | |
f5a3d0c4 MG |
565 | ret = NOTIFY_BAD; |
566 | ||
5bc4418b | 567 | iowrite32(0, &acpi->csts); |
8ee1c3db | 568 | |
f5a3d0c4 | 569 | return ret; |
8ee1c3db MG |
570 | } |
571 | ||
572 | static struct notifier_block intel_opregion_notifier = { | |
573 | .notifier_call = intel_opregion_video_event, | |
574 | }; | |
575 | ||
74a365b3 MG |
576 | /* |
577 | * Initialise the DIDL field in opregion. This passes a list of devices to | |
578 | * the firmware. Values are defined by section B.4.2 of the ACPI specification | |
579 | * (version 3) | |
580 | */ | |
581 | ||
582 | static void intel_didl_outputs(struct drm_device *dev) | |
583 | { | |
584 | struct drm_i915_private *dev_priv = dev->dev_private; | |
585 | struct intel_opregion *opregion = &dev_priv->opregion; | |
586 | struct drm_connector *connector; | |
3143751f ZR |
587 | acpi_handle handle; |
588 | struct acpi_device *acpi_dev, *acpi_cdev, *acpi_video_bus = NULL; | |
589 | unsigned long long device_id; | |
590 | acpi_status status; | |
5bc4418b | 591 | u32 temp; |
74a365b3 MG |
592 | int i = 0; |
593 | ||
3143751f | 594 | handle = DEVICE_ACPI_HANDLE(&dev->pdev->dev); |
7d37beaa | 595 | if (!handle || acpi_bus_get_device(handle, &acpi_dev)) |
3143751f ZR |
596 | return; |
597 | ||
d4e1a692 | 598 | if (acpi_is_video_device(handle)) |
3143751f ZR |
599 | acpi_video_bus = acpi_dev; |
600 | else { | |
601 | list_for_each_entry(acpi_cdev, &acpi_dev->children, node) { | |
d4e1a692 | 602 | if (acpi_is_video_device(acpi_cdev->handle)) { |
3143751f ZR |
603 | acpi_video_bus = acpi_cdev; |
604 | break; | |
605 | } | |
606 | } | |
607 | } | |
608 | ||
609 | if (!acpi_video_bus) { | |
a70491cc | 610 | pr_warn("No ACPI video bus found\n"); |
3143751f ZR |
611 | return; |
612 | } | |
613 | ||
614 | list_for_each_entry(acpi_cdev, &acpi_video_bus->children, node) { | |
615 | if (i >= 8) { | |
0f4f7b57 DV |
616 | dev_dbg(&dev->pdev->dev, |
617 | "More than 8 outputs detected via ACPI\n"); | |
3143751f ZR |
618 | return; |
619 | } | |
620 | status = | |
621 | acpi_evaluate_integer(acpi_cdev->handle, "_ADR", | |
622 | NULL, &device_id); | |
623 | if (ACPI_SUCCESS(status)) { | |
624 | if (!device_id) | |
625 | goto blind_set; | |
5bc4418b BW |
626 | iowrite32((u32)(device_id & 0x0f0f), |
627 | &opregion->acpi->didl[i]); | |
3143751f ZR |
628 | i++; |
629 | } | |
630 | } | |
631 | ||
632 | end: | |
633 | /* If fewer than 8 outputs, the list must be null terminated */ | |
634 | if (i < 8) | |
5bc4418b | 635 | iowrite32(0, &opregion->acpi->didl[i]); |
3143751f ZR |
636 | return; |
637 | ||
638 | blind_set: | |
639 | i = 0; | |
74a365b3 MG |
640 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
641 | int output_type = ACPI_OTHER_OUTPUT; | |
642 | if (i >= 8) { | |
0f4f7b57 DV |
643 | dev_dbg(&dev->pdev->dev, |
644 | "More than 8 outputs in connector list\n"); | |
74a365b3 MG |
645 | return; |
646 | } | |
647 | switch (connector->connector_type) { | |
648 | case DRM_MODE_CONNECTOR_VGA: | |
649 | case DRM_MODE_CONNECTOR_DVIA: | |
650 | output_type = ACPI_VGA_OUTPUT; | |
651 | break; | |
652 | case DRM_MODE_CONNECTOR_Composite: | |
653 | case DRM_MODE_CONNECTOR_SVIDEO: | |
654 | case DRM_MODE_CONNECTOR_Component: | |
655 | case DRM_MODE_CONNECTOR_9PinDIN: | |
656 | output_type = ACPI_TV_OUTPUT; | |
657 | break; | |
658 | case DRM_MODE_CONNECTOR_DVII: | |
659 | case DRM_MODE_CONNECTOR_DVID: | |
660 | case DRM_MODE_CONNECTOR_DisplayPort: | |
661 | case DRM_MODE_CONNECTOR_HDMIA: | |
662 | case DRM_MODE_CONNECTOR_HDMIB: | |
663 | output_type = ACPI_DIGITAL_OUTPUT; | |
664 | break; | |
665 | case DRM_MODE_CONNECTOR_LVDS: | |
666 | output_type = ACPI_LVDS_OUTPUT; | |
667 | break; | |
668 | } | |
5bc4418b BW |
669 | temp = ioread32(&opregion->acpi->didl[i]); |
670 | iowrite32(temp | (1<<31) | output_type | i, | |
671 | &opregion->acpi->didl[i]); | |
74a365b3 MG |
672 | i++; |
673 | } | |
3143751f | 674 | goto end; |
74a365b3 MG |
675 | } |
676 | ||
d627b62f L |
677 | static void intel_setup_cadls(struct drm_device *dev) |
678 | { | |
679 | struct drm_i915_private *dev_priv = dev->dev_private; | |
680 | struct intel_opregion *opregion = &dev_priv->opregion; | |
681 | int i = 0; | |
682 | u32 disp_id; | |
683 | ||
684 | /* Initialize the CADL field by duplicating the DIDL values. | |
685 | * Technically, this is not always correct as display outputs may exist, | |
686 | * but not active. This initialization is necessary for some Clevo | |
687 | * laptops that check this field before processing the brightness and | |
688 | * display switching hotkeys. Just like DIDL, CADL is NULL-terminated if | |
689 | * there are less than eight devices. */ | |
690 | do { | |
691 | disp_id = ioread32(&opregion->acpi->didl[i]); | |
692 | iowrite32(disp_id, &opregion->acpi->cadl[i]); | |
693 | } while (++i < 8 && disp_id != 0); | |
694 | } | |
695 | ||
44834a67 CW |
696 | void intel_opregion_init(struct drm_device *dev) |
697 | { | |
698 | struct drm_i915_private *dev_priv = dev->dev_private; | |
699 | struct intel_opregion *opregion = &dev_priv->opregion; | |
700 | ||
701 | if (!opregion->header) | |
702 | return; | |
703 | ||
704 | if (opregion->acpi) { | |
d627b62f | 705 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
44834a67 | 706 | intel_didl_outputs(dev); |
d627b62f L |
707 | intel_setup_cadls(dev); |
708 | } | |
44834a67 CW |
709 | |
710 | /* Notify BIOS we are ready to handle ACPI video ext notifs. | |
711 | * Right now, all the events are handled by the ACPI video module. | |
712 | * We don't actually need to do anything with them. */ | |
5bc4418b BW |
713 | iowrite32(0, &opregion->acpi->csts); |
714 | iowrite32(1, &opregion->acpi->drdy); | |
44834a67 CW |
715 | |
716 | system_opregion = opregion; | |
717 | register_acpi_notifier(&intel_opregion_notifier); | |
718 | } | |
719 | ||
68bca4b0 | 720 | if (opregion->asle) { |
68bca4b0 JN |
721 | iowrite32(ASLE_TCHE_BLC_EN, &opregion->asle->tche); |
722 | iowrite32(ASLE_ARDY_READY, &opregion->asle->ardy); | |
723 | } | |
44834a67 CW |
724 | } |
725 | ||
726 | void intel_opregion_fini(struct drm_device *dev) | |
727 | { | |
728 | struct drm_i915_private *dev_priv = dev->dev_private; | |
729 | struct intel_opregion *opregion = &dev_priv->opregion; | |
730 | ||
731 | if (!opregion->header) | |
732 | return; | |
733 | ||
68bca4b0 JN |
734 | if (opregion->asle) |
735 | iowrite32(ASLE_ARDY_NOT_READY, &opregion->asle->ardy); | |
736 | ||
44834a67 | 737 | if (opregion->acpi) { |
5bc4418b | 738 | iowrite32(0, &opregion->acpi->drdy); |
44834a67 CW |
739 | |
740 | system_opregion = NULL; | |
741 | unregister_acpi_notifier(&intel_opregion_notifier); | |
742 | } | |
743 | ||
744 | /* just clear all opregion memory pointers now */ | |
745 | iounmap(opregion->header); | |
746 | opregion->header = NULL; | |
747 | opregion->acpi = NULL; | |
748 | opregion->swsci = NULL; | |
749 | opregion->asle = NULL; | |
750 | opregion->vbt = NULL; | |
794a79a6 | 751 | opregion->lid_state = NULL; |
44834a67 | 752 | } |
ebde53c7 JN |
753 | |
754 | static void swsci_setup(struct drm_device *dev) | |
755 | { | |
756 | struct drm_i915_private *dev_priv = dev->dev_private; | |
757 | struct intel_opregion *opregion = &dev_priv->opregion; | |
758 | bool requested_callbacks = false; | |
759 | u32 tmp; | |
760 | ||
761 | /* Sub-function code 0 is okay, let's allow them. */ | |
762 | opregion->swsci_gbda_sub_functions = 1; | |
763 | opregion->swsci_sbcb_sub_functions = 1; | |
764 | ||
765 | /* We use GBDA to ask for supported GBDA calls. */ | |
766 | if (swsci(dev, SWSCI_GBDA_SUPPORTED_CALLS, 0, &tmp) == 0) { | |
767 | /* make the bits match the sub-function codes */ | |
768 | tmp <<= 1; | |
769 | opregion->swsci_gbda_sub_functions |= tmp; | |
770 | } | |
771 | ||
772 | /* | |
773 | * We also use GBDA to ask for _requested_ SBCB callbacks. The driver | |
774 | * must not call interfaces that are not specifically requested by the | |
775 | * bios. | |
776 | */ | |
777 | if (swsci(dev, SWSCI_GBDA_REQUESTED_CALLBACKS, 0, &tmp) == 0) { | |
778 | /* here, the bits already match sub-function codes */ | |
779 | opregion->swsci_sbcb_sub_functions |= tmp; | |
780 | requested_callbacks = true; | |
781 | } | |
782 | ||
783 | /* | |
784 | * But we use SBCB to ask for _supported_ SBCB calls. This does not mean | |
785 | * the callback is _requested_. But we still can't call interfaces that | |
786 | * are not requested. | |
787 | */ | |
788 | if (swsci(dev, SWSCI_SBCB_SUPPORTED_CALLBACKS, 0, &tmp) == 0) { | |
789 | /* make the bits match the sub-function codes */ | |
790 | u32 low = tmp & 0x7ff; | |
791 | u32 high = tmp & ~0xfff; /* bit 11 is reserved */ | |
792 | tmp = (high << 4) | (low << 1) | 1; | |
793 | ||
794 | /* best guess what to do with supported wrt requested */ | |
795 | if (requested_callbacks) { | |
796 | u32 req = opregion->swsci_sbcb_sub_functions; | |
797 | if ((req & tmp) != req) | |
798 | DRM_DEBUG_DRIVER("SWSCI BIOS requested (%08x) SBCB callbacks that are not supported (%08x)\n", req, tmp); | |
799 | /* XXX: for now, trust the requested callbacks */ | |
800 | /* opregion->swsci_sbcb_sub_functions &= tmp; */ | |
801 | } else { | |
802 | opregion->swsci_sbcb_sub_functions |= tmp; | |
803 | } | |
804 | } | |
805 | ||
806 | DRM_DEBUG_DRIVER("SWSCI GBDA callbacks %08x, SBCB callbacks %08x\n", | |
807 | opregion->swsci_gbda_sub_functions, | |
808 | opregion->swsci_sbcb_sub_functions); | |
809 | } | |
810 | #else /* CONFIG_ACPI */ | |
811 | static inline void swsci_setup(struct drm_device *dev) {} | |
812 | #endif /* CONFIG_ACPI */ | |
44834a67 CW |
813 | |
814 | int intel_opregion_setup(struct drm_device *dev) | |
8ee1c3db MG |
815 | { |
816 | struct drm_i915_private *dev_priv = dev->dev_private; | |
817 | struct intel_opregion *opregion = &dev_priv->opregion; | |
5bc4418b | 818 | void __iomem *base; |
8ee1c3db | 819 | u32 asls, mboxes; |
5bc4418b | 820 | char buf[sizeof(OPREGION_SIGNATURE)]; |
8ee1c3db MG |
821 | int err = 0; |
822 | ||
823 | pci_read_config_dword(dev->pdev, PCI_ASLS, &asls); | |
44d98a61 | 824 | DRM_DEBUG_DRIVER("graphic opregion physical addr: 0x%x\n", asls); |
8ee1c3db | 825 | if (asls == 0) { |
44d98a61 | 826 | DRM_DEBUG_DRIVER("ACPI OpRegion not supported!\n"); |
8ee1c3db MG |
827 | return -ENOTSUPP; |
828 | } | |
829 | ||
b705120e | 830 | base = acpi_os_ioremap(asls, OPREGION_SIZE); |
8ee1c3db MG |
831 | if (!base) |
832 | return -ENOMEM; | |
833 | ||
5bc4418b BW |
834 | memcpy_fromio(buf, base, sizeof(buf)); |
835 | ||
836 | if (memcmp(buf, OPREGION_SIGNATURE, 16)) { | |
44d98a61 | 837 | DRM_DEBUG_DRIVER("opregion signature mismatch\n"); |
8ee1c3db MG |
838 | err = -EINVAL; |
839 | goto err_out; | |
840 | } | |
44834a67 CW |
841 | opregion->header = base; |
842 | opregion->vbt = base + OPREGION_VBT_OFFSET; | |
8ee1c3db | 843 | |
82d3c90c | 844 | opregion->lid_state = base + ACPI_CLID; |
01fe9dbd | 845 | |
5bc4418b | 846 | mboxes = ioread32(&opregion->header->mboxes); |
8ee1c3db | 847 | if (mboxes & MBOX_ACPI) { |
44d98a61 | 848 | DRM_DEBUG_DRIVER("Public ACPI methods supported\n"); |
8ee1c3db | 849 | opregion->acpi = base + OPREGION_ACPI_OFFSET; |
8ee1c3db | 850 | } |
8ee1c3db MG |
851 | |
852 | if (mboxes & MBOX_SWSCI) { | |
44d98a61 | 853 | DRM_DEBUG_DRIVER("SWSCI supported\n"); |
8ee1c3db | 854 | opregion->swsci = base + OPREGION_SWSCI_OFFSET; |
ebde53c7 | 855 | swsci_setup(dev); |
8ee1c3db MG |
856 | } |
857 | if (mboxes & MBOX_ASLE) { | |
44d98a61 | 858 | DRM_DEBUG_DRIVER("ASLE supported\n"); |
8ee1c3db | 859 | opregion->asle = base + OPREGION_ASLE_OFFSET; |
68bca4b0 JN |
860 | |
861 | iowrite32(ASLE_ARDY_NOT_READY, &opregion->asle->ardy); | |
8ee1c3db MG |
862 | } |
863 | ||
8ee1c3db MG |
864 | return 0; |
865 | ||
866 | err_out: | |
30c56660 | 867 | iounmap(base); |
8ee1c3db MG |
868 | return err; |
869 | } |