projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Make crtc checking use the atomic state, v2.
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_sdvo.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright 2006 Dave Airlie <airlied@linux.ie>
3 * Copyright © 2006-2007 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE.
24 *
25 * Authors:
26 * Eric Anholt <eric@anholt.net>
27 */
28#include <linux/i2c.h>
5a0e3ad6 29#include <linux/slab.h>
79e53945 30#include <linux/delay.h>
2d1a8a48 31#include <linux/export.h>
760285e7 32#include <drm/drmP.h>
c6f95f27 33#include <drm/drm_atomic_helper.h>
760285e7
DH		 34#include <drm/drm_crtc.h>
35#include <drm/drm_edid.h>
ea5b213a 36#include "intel_drv.h"
760285e7 37#include <drm/i915_drm.h>
79e53945
JB		 38#include "i915_drv.h"
39#include "intel_sdvo_regs.h"
40
14571b4c
ZW		 41#define SDVO_TMDS_MASK (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_TMDS1)
42#define SDVO_RGB_MASK (SDVO_OUTPUT_RGB0 | SDVO_OUTPUT_RGB1)
43#define SDVO_LVDS_MASK (SDVO_OUTPUT_LVDS0 | SDVO_OUTPUT_LVDS1)
a0b1c7a5 44#define SDVO_TV_MASK (SDVO_OUTPUT_CVBS0 | SDVO_OUTPUT_SVID0 | SDVO_OUTPUT_YPRPB0)
14571b4c
ZW		 45
46#define SDVO_OUTPUT_MASK (SDVO_TMDS_MASK | SDVO_RGB_MASK | SDVO_LVDS_MASK |\
0206e353 47 SDVO_TV_MASK)
14571b4c
ZW		 48
49#define IS_TV(c) (c->output_flag & SDVO_TV_MASK)
13946743 50#define IS_TMDS(c) (c->output_flag & SDVO_TMDS_MASK)
14571b4c 51#define IS_LVDS(c) (c->output_flag & SDVO_LVDS_MASK)
32aad86f 52#define IS_TV_OR_LVDS(c) (c->output_flag & (SDVO_TV_MASK | SDVO_LVDS_MASK))
52220085 53#define IS_DIGITAL(c) (c->output_flag & (SDVO_TMDS_MASK | SDVO_LVDS_MASK))
14571b4c 54
79e53945 55
2e88e40b 56static const char *tv_format_names[] = {
ce6feabd
ZY		 57 "NTSC_M" , "NTSC_J" , "NTSC_443",
58 "PAL_B" , "PAL_D" , "PAL_G" ,
59 "PAL_H" , "PAL_I" , "PAL_M" ,
60 "PAL_N" , "PAL_NC" , "PAL_60" ,
61 "SECAM_B" , "SECAM_D" , "SECAM_G" ,
62 "SECAM_K" , "SECAM_K1", "SECAM_L" ,
63 "SECAM_60"
64};
65
66#define TV_FORMAT_NUM (sizeof(tv_format_names) / sizeof(*tv_format_names))
67
ea5b213a
CW		 68struct intel_sdvo {
69 struct intel_encoder base;
70
f899fc64 71 struct i2c_adapter *i2c;
f9c10a9b 72 u8 slave_addr;
e2f0ba97 73
e957d772
CW		 74 struct i2c_adapter ddc;
75
e2f0ba97 76 /* Register for the SDVO device: SDVOB or SDVOC */
eef4eacb 77 uint32_t sdvo_reg;
79e53945 78
e2f0ba97
JB		 79 /* Active outputs controlled by this SDVO output */
80 uint16_t controlled_output;
79e53945 81
e2f0ba97
JB		 82 /*
83 * Capabilities of the SDVO device returned by
19d415a2 84 * intel_sdvo_get_capabilities()
e2f0ba97 85 */
79e53945 86 struct intel_sdvo_caps caps;
e2f0ba97
JB		 87
88 /* Pixel clock limitations reported by the SDVO device, in kHz */
79e53945
JB		 89 int pixel_clock_min, pixel_clock_max;
90
fb7a46f3 91 /*
92 * For multiple function SDVO device,
93 * this is for current attached outputs.
94 */
95 uint16_t attached_output;
96
cc68c81a
SF		 97 /*
98 * Hotplug activation bits for this device
99 */
5fa7ac9c 100 uint16_t hotplug_active;
cc68c81a 101
e953fd7b
CW		 102 /**
103 * This is used to select the color range of RBG outputs in HDMI mode.
104 * It is only valid when using TMDS encoding and 8 bit per color mode.
105 */
106 uint32_t color_range;
55bc60db 107 bool color_range_auto;
e953fd7b 108
e2f0ba97
JB		 109 /**
110 * This is set if we're going to treat the device as TV-out.
111 *
112 * While we have these nice friendly flags for output types that ought
113 * to decide this for us, the S-Video output on our HDMI+S-Video card
114 * shows up as RGB1 (VGA).
115 */
116 bool is_tv;
117
eef4eacb
DV		 118 /* On different gens SDVOB is at different places. */
119 bool is_sdvob;
120
ce6feabd 121 /* This is for current tv format name */
40039750 122 int tv_format_index;
ce6feabd 123
e2f0ba97
JB		 124 /**
125 * This is set if we treat the device as HDMI, instead of DVI.
126 */
127 bool is_hdmi;
da79de97
CW		 128 bool has_hdmi_monitor;
129 bool has_hdmi_audio;
abedc077 130 bool rgb_quant_range_selectable;
12682a97 131
7086c87f 132 /**
6c9547ff
CW		 133 * This is set if we detect output of sdvo device as LVDS and
134 * have a valid fixed mode to use with the panel.
7086c87f
ML		 135 */
136 bool is_lvds;
e2f0ba97 137
12682a97 138 /**
139 * This is sdvo fixed pannel mode pointer
140 */
141 struct drm_display_mode *sdvo_lvds_fixed_mode;
142
c751ce4f 143 /* DDC bus used by this SDVO encoder */
e2f0ba97 144 uint8_t ddc_bus;
e751823d
EE		 145
146 /*
147 * the sdvo flag gets lost in round trip: dtd->adjusted_mode->dtd
148 */
149 uint8_t dtd_sdvo_flags;
14571b4c
ZW		 150};
151
152struct intel_sdvo_connector {
615fb93f
CW		 153 struct intel_connector base;
154
14571b4c
ZW		 155 /* Mark the type of connector */
156 uint16_t output_flag;
157
c3e5f67b 158 enum hdmi_force_audio force_audio;
7f36e7ed 159
14571b4c 160 /* This contains all current supported TV format */
40039750 161 u8 tv_format_supported[TV_FORMAT_NUM];
14571b4c 162 int format_supported_num;
c5521706 163 struct drm_property *tv_format;
14571b4c 164
b9219c5e 165 /* add the property for the SDVO-TV */
c5521706
CW		 166 struct drm_property *left;
167 struct drm_property *right;
168 struct drm_property *top;
169 struct drm_property *bottom;
170 struct drm_property *hpos;
171 struct drm_property *vpos;
172 struct drm_property *contrast;
173 struct drm_property *saturation;
174 struct drm_property *hue;
175 struct drm_property *sharpness;
176 struct drm_property *flicker_filter;
177 struct drm_property *flicker_filter_adaptive;
178 struct drm_property *flicker_filter_2d;
179 struct drm_property *tv_chroma_filter;
180 struct drm_property *tv_luma_filter;
e044218a 181 struct drm_property *dot_crawl;
b9219c5e
ZY		 182
183 /* add the property for the SDVO-TV/LVDS */
c5521706 184 struct drm_property *brightness;
b9219c5e
ZY		 185
186 /* Add variable to record current setting for the above property */
187 u32 left_margin, right_margin, top_margin, bottom_margin;
c5521706 188
b9219c5e
ZY		 189 /* this is to get the range of margin.*/
190 u32 max_hscan, max_vscan;
191 u32 max_hpos, cur_hpos;
192 u32 max_vpos, cur_vpos;
193 u32 cur_brightness, max_brightness;
194 u32 cur_contrast, max_contrast;
195 u32 cur_saturation, max_saturation;
196 u32 cur_hue, max_hue;
c5521706
CW		 197 u32 cur_sharpness, max_sharpness;
198 u32 cur_flicker_filter, max_flicker_filter;
199 u32 cur_flicker_filter_adaptive, max_flicker_filter_adaptive;
200 u32 cur_flicker_filter_2d, max_flicker_filter_2d;
201 u32 cur_tv_chroma_filter, max_tv_chroma_filter;
202 u32 cur_tv_luma_filter, max_tv_luma_filter;
e044218a 203 u32 cur_dot_crawl, max_dot_crawl;
79e53945
JB		 204};
205
8aca63aa 206static struct intel_sdvo *to_sdvo(struct intel_encoder *encoder)
ea5b213a 207{
8aca63aa 208 return container_of(encoder, struct intel_sdvo, base);
ea5b213a
CW		 209}
210
df0e9248
CW		 211static struct intel_sdvo *intel_attached_sdvo(struct drm_connector *connector)
212{
8aca63aa 213 return to_sdvo(intel_attached_encoder(connector));
df0e9248
CW		 214}
215
615fb93f
CW		 216static struct intel_sdvo_connector *to_intel_sdvo_connector(struct drm_connector *connector)
217{
218 return container_of(to_intel_connector(connector), struct intel_sdvo_connector, base);
219}
220
fb7a46f3 221static bool
ea5b213a 222intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags);
32aad86f
CW		 223static bool
224intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
225 struct intel_sdvo_connector *intel_sdvo_connector,
226 int type);
227static bool
228intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
229 struct intel_sdvo_connector *intel_sdvo_connector);
fb7a46f3 230
79e53945
JB		 231/**
232 * Writes the SDVOB or SDVOC with the given value, but always writes both
233 * SDVOB and SDVOC to work around apparent hardware issues (according to
234 * comments in the BIOS).
235 */
ea5b213a 236static void intel_sdvo_write_sdvox(struct intel_sdvo *intel_sdvo, u32 val)
79e53945 237{
4ef69c7a 238 struct drm_device *dev = intel_sdvo->base.base.dev;
79e53945 239 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 240 u32 bval = val, cval = val;
241 int i;
242
ea5b213a
CW		 243 if (intel_sdvo->sdvo_reg == PCH_SDVOB) {
244 I915_WRITE(intel_sdvo->sdvo_reg, val);
abab6311 245 POSTING_READ(intel_sdvo->sdvo_reg);
e8504ee2
VS		 246 /*
247 * HW workaround, need to write this twice for issue
248 * that may result in first write getting masked.
249 */
250 if (HAS_PCH_IBX(dev)) {
251 I915_WRITE(intel_sdvo->sdvo_reg, val);
252 POSTING_READ(intel_sdvo->sdvo_reg);
253 }
461ed3ca
ZY		 254 return;
255 }
256
e2debe91
PZ		 257 if (intel_sdvo->sdvo_reg == GEN3_SDVOB)
258 cval = I915_READ(GEN3_SDVOC);
259 else
260 bval = I915_READ(GEN3_SDVOB);
261
79e53945
JB		 262 /*
263 * Write the registers twice for luck. Sometimes,
264 * writing them only once doesn't appear to 'stick'.
265 * The BIOS does this too. Yay, magic
266 */
267 for (i = 0; i < 2; i++)
268 {
e2debe91 269 I915_WRITE(GEN3_SDVOB, bval);
abab6311 270 POSTING_READ(GEN3_SDVOB);
e2debe91 271 I915_WRITE(GEN3_SDVOC, cval);
abab6311 272 POSTING_READ(GEN3_SDVOC);
79e53945
JB		 273 }
274}
275
32aad86f 276static bool intel_sdvo_read_byte(struct intel_sdvo *intel_sdvo, u8 addr, u8 *ch)
79e53945 277{
79e53945
JB		 278 struct i2c_msg msgs[] = {
279 {
e957d772 280 .addr = intel_sdvo->slave_addr,
79e53945
JB		 281 .flags = 0,
282 .len = 1,
e957d772 283 .buf = &addr,
79e53945
JB		 284 },
285 {
e957d772 286 .addr = intel_sdvo->slave_addr,
79e53945
JB		 287 .flags = I2C_M_RD,
288 .len = 1,
e957d772 289 .buf = ch,
79e53945
JB		 290 }
291 };
32aad86f 292 int ret;
79e53945 293
f899fc64 294 if ((ret = i2c_transfer(intel_sdvo->i2c, msgs, 2)) == 2)
79e53945 295 return true;
79e53945 296
8a4c47f3 297 DRM_DEBUG_KMS("i2c transfer returned %d\n", ret);
79e53945
JB		 298 return false;
299}
300
79e53945
JB		 301#define SDVO_CMD_NAME_ENTRY(cmd) {cmd, #cmd}
302/** Mapping of command numbers to names, for debug output */
005568be 303static const struct _sdvo_cmd_name {
e2f0ba97 304 u8 cmd;
2e88e40b 305 const char *name;
79e53945 306} sdvo_cmd_names[] = {
0206e353
AJ		 307 SDVO_CMD_NAME_ENTRY(SDVO_CMD_RESET),
308 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DEVICE_CAPS),
309 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FIRMWARE_REV),
310 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TRAINED_INPUTS),
311 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_OUTPUTS),
312 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_OUTPUTS),
313 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_IN_OUT_MAP),
314 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_IN_OUT_MAP),
315 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ATTACHED_DISPLAYS),
316 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HOT_PLUG_SUPPORT),
317 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_HOT_PLUG),
318 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_HOT_PLUG),
319 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE),
320 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_INPUT),
321 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_OUTPUT),
322 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART1),
323 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART2),
324 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
325 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART2),
326 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1),
327 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART1),
328 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART2),
329 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART1),
330 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART2),
331 SDVO_CMD_NAME_ENTRY(SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING),
332 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1),
333 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2),
334 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE),
335 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE),
336 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS),
337 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CLOCK_RATE_MULT),
338 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CLOCK_RATE_MULT),
339 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_TV_FORMATS),
340 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_FORMAT),
341 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_FORMAT),
342 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_POWER_STATES),
343 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_POWER_STATE),
344 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODER_POWER_STATE),
345 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DISPLAY_POWER_STATE),
346 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTROL_BUS_SWITCH),
347 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT),
348 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SCALED_HDTV_RESOLUTION_SUPPORT),
349 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS),
350
351 /* Add the op code for SDVO enhancements */
352 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HPOS),
353 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HPOS),
354 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HPOS),
355 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_VPOS),
356 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_VPOS),
357 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_VPOS),
358 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SATURATION),
359 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SATURATION),
360 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SATURATION),
361 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HUE),
362 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HUE),
363 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HUE),
364 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_CONTRAST),
365 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CONTRAST),
366 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTRAST),
367 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_BRIGHTNESS),
368 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_BRIGHTNESS),
369 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_BRIGHTNESS),
370 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_H),
371 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_H),
372 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_H),
373 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_V),
374 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_V),
375 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_V),
376 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER),
377 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER),
378 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER),
379 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_ADAPTIVE),
380 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_ADAPTIVE),
381 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_ADAPTIVE),
382 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_2D),
383 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_2D),
384 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_2D),
385 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SHARPNESS),
386 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SHARPNESS),
387 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SHARPNESS),
388 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DOT_CRAWL),
389 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DOT_CRAWL),
390 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_CHROMA_FILTER),
391 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_CHROMA_FILTER),
392 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_CHROMA_FILTER),
393 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_LUMA_FILTER),
394 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_LUMA_FILTER),
395 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_LUMA_FILTER),
396
397 /* HDMI op code */
398 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPP_ENCODE),
399 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ENCODE),
400 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODE),
401 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_PIXEL_REPLI),
402 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PIXEL_REPLI),
403 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY_CAP),
404 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_COLORIMETRY),
405 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY),
406 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_ENCRYPT_PREFER),
407 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_AUDIO_STAT),
408 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_STAT),
409 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INDEX),
410 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_INDEX),
411 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INFO),
412 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_AV_SPLIT),
413 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_AV_SPLIT),
414 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_TXRATE),
415 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_TXRATE),
416 SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_DATA),
417 SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_DATA),
79e53945
JB		 418};
419
eef4eacb 420#define SDVO_NAME(svdo) ((svdo)->is_sdvob ? "SDVOB" : "SDVOC")
79e53945 421
ea5b213a 422static void intel_sdvo_debug_write(struct intel_sdvo *intel_sdvo, u8 cmd,
32aad86f 423 const void *args, int args_len)
79e53945 424{
84fcb469
DV		 425 int i, pos = 0;
426#define BUF_LEN 256
427 char buffer[BUF_LEN];
428
429#define BUF_PRINT(args...) \
430 pos += snprintf(buffer + pos, max_t(int, BUF_LEN - pos, 0), args)
431
79e53945 432
84fcb469
DV		 433 for (i = 0; i < args_len; i++) {
434 BUF_PRINT("%02X ", ((u8 *)args)[i]);
435 }
436 for (; i < 8; i++) {
437 BUF_PRINT(" ");
438 }
04ad327f 439 for (i = 0; i < ARRAY_SIZE(sdvo_cmd_names); i++) {
79e53945 440 if (cmd == sdvo_cmd_names[i].cmd) {
84fcb469 441 BUF_PRINT("(%s)", sdvo_cmd_names[i].name);
79e53945
JB		 442 break;
443 }
444 }
84fcb469
DV		 445 if (i == ARRAY_SIZE(sdvo_cmd_names)) {
446 BUF_PRINT("(%02X)", cmd);
447 }
448 BUG_ON(pos >= BUF_LEN - 1);
449#undef BUF_PRINT
450#undef BUF_LEN
451
452 DRM_DEBUG_KMS("%s: W: %02X %s\n", SDVO_NAME(intel_sdvo), cmd, buffer);
79e53945 453}
79e53945 454
e957d772
CW		 455static const char *cmd_status_names[] = {
456 "Power on",
457 "Success",
458 "Not supported",
459 "Invalid arg",
460 "Pending",
461 "Target not specified",
462 "Scaling not supported"
463};
464
32aad86f
CW		 465static bool intel_sdvo_write_cmd(struct intel_sdvo *intel_sdvo, u8 cmd,
466 const void *args, int args_len)
79e53945 467{
3bf3f452
BW		 468 u8 *buf, status;
469 struct i2c_msg *msgs;
470 int i, ret = true;
471
0274df3e 472 /* Would be simpler to allocate both in one go ? */
5c67eeb6 473 buf = kzalloc(args_len * 2 + 2, GFP_KERNEL);
3bf3f452
BW		 474 if (!buf)
475 return false;
476
477 msgs = kcalloc(args_len + 3, sizeof(*msgs), GFP_KERNEL);
0274df3e
AC		 478 if (!msgs) {
479 kfree(buf);
3bf3f452 480 return false;
0274df3e 481 }
79e53945 482
ea5b213a 483 intel_sdvo_debug_write(intel_sdvo, cmd, args, args_len);
79e53945
JB		 484
485 for (i = 0; i < args_len; i++) {
e957d772
CW		 486 msgs[i].addr = intel_sdvo->slave_addr;
487 msgs[i].flags = 0;
488 msgs[i].len = 2;
489 msgs[i].buf = buf + 2 *i;
490 buf[2*i + 0] = SDVO_I2C_ARG_0 - i;
491 buf[2*i + 1] = ((u8*)args)[i];
492 }
493 msgs[i].addr = intel_sdvo->slave_addr;
494 msgs[i].flags = 0;
495 msgs[i].len = 2;
496 msgs[i].buf = buf + 2*i;
497 buf[2*i + 0] = SDVO_I2C_OPCODE;
498 buf[2*i + 1] = cmd;
499
500 /* the following two are to read the response */
501 status = SDVO_I2C_CMD_STATUS;
502 msgs[i+1].addr = intel_sdvo->slave_addr;
503 msgs[i+1].flags = 0;
504 msgs[i+1].len = 1;
505 msgs[i+1].buf = &status;
506
507 msgs[i+2].addr = intel_sdvo->slave_addr;
508 msgs[i+2].flags = I2C_M_RD;
509 msgs[i+2].len = 1;
510 msgs[i+2].buf = &status;
511
512 ret = i2c_transfer(intel_sdvo->i2c, msgs, i+3);
513 if (ret < 0) {
514 DRM_DEBUG_KMS("I2c transfer returned %d\n", ret);
3bf3f452
BW		 515 ret = false;
516 goto out;
e957d772
CW		 517 }
518 if (ret != i+3) {
519 /* failure in I2C transfer */
520 DRM_DEBUG_KMS("I2c transfer returned %d/%d\n", ret, i+3);
3bf3f452 521 ret = false;
e957d772
CW		 522 }
523
3bf3f452
BW		 524out:
525 kfree(msgs);
526 kfree(buf);
527 return ret;
79e53945
JB		 528}
529
b5c616a7
CW		 530static bool intel_sdvo_read_response(struct intel_sdvo *intel_sdvo,
531 void *response, int response_len)
79e53945 532{
fc37381c 533 u8 retry = 15; /* 5 quick checks, followed by 10 long checks */
b5c616a7 534 u8 status;
84fcb469
DV		 535 int i, pos = 0;
536#define BUF_LEN 256
537 char buffer[BUF_LEN];
79e53945 538
d121a5d2 539
b5c616a7
CW		 540 /*
541 * The documentation states that all commands will be
542 * processed within 15µs, and that we need only poll
543 * the status byte a maximum of 3 times in order for the
544 * command to be complete.
545 *
546 * Check 5 times in case the hardware failed to read the docs.
fc37381c
CW		 547 *
548 * Also beware that the first response by many devices is to
549 * reply PENDING and stall for time. TVs are notorious for
550 * requiring longer than specified to complete their replies.
551 * Originally (in the DDX long ago), the delay was only ever 15ms
552 * with an additional delay of 30ms applied for TVs added later after
553 * many experiments. To accommodate both sets of delays, we do a
554 * sequence of slow checks if the device is falling behind and fails
555 * to reply within 5*15µs.
b5c616a7 556 */
d121a5d2
CW		 557 if (!intel_sdvo_read_byte(intel_sdvo,
558 SDVO_I2C_CMD_STATUS,
559 &status))
560 goto log_fail;
561
1ad87e72 562 while ((status == SDVO_CMD_STATUS_PENDING ||
46a3f4a3 563 status == SDVO_CMD_STATUS_TARGET_NOT_SPECIFIED) && --retry) {
fc37381c
CW		 564 if (retry < 10)
565 msleep(15);
566 else
567 udelay(15);
568
b5c616a7
CW		 569 if (!intel_sdvo_read_byte(intel_sdvo,
570 SDVO_I2C_CMD_STATUS,
571 &status))
d121a5d2
CW		 572 goto log_fail;
573 }
b5c616a7 574
84fcb469
DV		 575#define BUF_PRINT(args...) \
576 pos += snprintf(buffer + pos, max_t(int, BUF_LEN - pos, 0), args)
577
79e53945 578 if (status <= SDVO_CMD_STATUS_SCALING_NOT_SUPP)
84fcb469 579 BUF_PRINT("(%s)", cmd_status_names[status]);
79e53945 580 else
84fcb469 581 BUF_PRINT("(??? %d)", status);
79e53945 582
b5c616a7
CW		 583 if (status != SDVO_CMD_STATUS_SUCCESS)
584 goto log_fail;
79e53945 585
b5c616a7
CW		 586 /* Read the command response */
587 for (i = 0; i < response_len; i++) {
588 if (!intel_sdvo_read_byte(intel_sdvo,
589 SDVO_I2C_RETURN_0 + i,
590 &((u8 *)response)[i]))
591 goto log_fail;
84fcb469 592 BUF_PRINT(" %02X", ((u8 *)response)[i]);
b5c616a7 593 }
84fcb469
DV		 594 BUG_ON(pos >= BUF_LEN - 1);
595#undef BUF_PRINT
596#undef BUF_LEN
597
598 DRM_DEBUG_KMS("%s: R: %s\n", SDVO_NAME(intel_sdvo), buffer);
b5c616a7 599 return true;
79e53945 600
b5c616a7 601log_fail:
84fcb469 602 DRM_DEBUG_KMS("%s: R: ... failed\n", SDVO_NAME(intel_sdvo));
b5c616a7 603 return false;
79e53945
JB		 604}
605
b358d0a6 606static int intel_sdvo_get_pixel_multiplier(struct drm_display_mode *mode)
79e53945
JB		 607{
608 if (mode->clock >= 100000)
609 return 1;
610 else if (mode->clock >= 50000)
611 return 2;
612 else
613 return 4;
614}
615
e957d772
CW		 616static bool intel_sdvo_set_control_bus_switch(struct intel_sdvo *intel_sdvo,
617 u8 ddc_bus)
79e53945 618{
d121a5d2 619 /* This must be the immediately preceding write before the i2c xfer */
e957d772
CW		 620 return intel_sdvo_write_cmd(intel_sdvo,
621 SDVO_CMD_SET_CONTROL_BUS_SWITCH,
622 &ddc_bus, 1);
79e53945
JB		 623}
624
32aad86f 625static bool intel_sdvo_set_value(struct intel_sdvo *intel_sdvo, u8 cmd, const void *data, int len)
79e53945 626{
d121a5d2
CW		 627 if (!intel_sdvo_write_cmd(intel_sdvo, cmd, data, len))
628 return false;
629
630 return intel_sdvo_read_response(intel_sdvo, NULL, 0);
32aad86f 631}
79e53945 632
32aad86f
CW		 633static bool
634intel_sdvo_get_value(struct intel_sdvo *intel_sdvo, u8 cmd, void *value, int len)
635{
636 if (!intel_sdvo_write_cmd(intel_sdvo, cmd, NULL, 0))
637 return false;
79e53945 638
32aad86f
CW		 639 return intel_sdvo_read_response(intel_sdvo, value, len);
640}
79e53945 641
32aad86f
CW		 642static bool intel_sdvo_set_target_input(struct intel_sdvo *intel_sdvo)
643{
644 struct intel_sdvo_set_target_input_args targets = {0};
645 return intel_sdvo_set_value(intel_sdvo,
646 SDVO_CMD_SET_TARGET_INPUT,
647 &targets, sizeof(targets));
79e53945
JB		 648}
649
650/**
651 * Return whether each input is trained.
652 *
653 * This function is making an assumption about the layout of the response,
654 * which should be checked against the docs.
655 */
ea5b213a 656static bool intel_sdvo_get_trained_inputs(struct intel_sdvo *intel_sdvo, bool *input_1, bool *input_2)
79e53945
JB		 657{
658 struct intel_sdvo_get_trained_inputs_response response;
79e53945 659
1a3665c8 660 BUILD_BUG_ON(sizeof(response) != 1);
32aad86f
CW		 661 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_TRAINED_INPUTS,
662 &response, sizeof(response)))
79e53945
JB		 663 return false;
664
665 *input_1 = response.input0_trained;
666 *input_2 = response.input1_trained;
667 return true;
668}
669
ea5b213a 670static bool intel_sdvo_set_active_outputs(struct intel_sdvo *intel_sdvo,
79e53945
JB		 671 u16 outputs)
672{
32aad86f
CW		 673 return intel_sdvo_set_value(intel_sdvo,
674 SDVO_CMD_SET_ACTIVE_OUTPUTS,
675 &outputs, sizeof(outputs));
79e53945
JB		 676}
677
4ac41f47
DV		 678static bool intel_sdvo_get_active_outputs(struct intel_sdvo *intel_sdvo,
679 u16 *outputs)
680{
681 return intel_sdvo_get_value(intel_sdvo,
682 SDVO_CMD_GET_ACTIVE_OUTPUTS,
683 outputs, sizeof(*outputs));
684}
685
ea5b213a 686static bool intel_sdvo_set_encoder_power_state(struct intel_sdvo *intel_sdvo,
79e53945
JB		 687 int mode)
688{
32aad86f 689 u8 state = SDVO_ENCODER_STATE_ON;
79e53945
JB		 690
691 switch (mode) {
692 case DRM_MODE_DPMS_ON:
693 state = SDVO_ENCODER_STATE_ON;
694 break;
695 case DRM_MODE_DPMS_STANDBY:
696 state = SDVO_ENCODER_STATE_STANDBY;
697 break;
698 case DRM_MODE_DPMS_SUSPEND:
699 state = SDVO_ENCODER_STATE_SUSPEND;
700 break;
701 case DRM_MODE_DPMS_OFF:
702 state = SDVO_ENCODER_STATE_OFF;
703 break;
704 }
705
32aad86f
CW		 706 return intel_sdvo_set_value(intel_sdvo,
707 SDVO_CMD_SET_ENCODER_POWER_STATE, &state, sizeof(state));
79e53945
JB		 708}
709
ea5b213a 710static bool intel_sdvo_get_input_pixel_clock_range(struct intel_sdvo *intel_sdvo,
79e53945
JB		 711 int *clock_min,
712 int *clock_max)
713{
714 struct intel_sdvo_pixel_clock_range clocks;
79e53945 715
1a3665c8 716 BUILD_BUG_ON(sizeof(clocks) != 4);
32aad86f
CW		 717 if (!intel_sdvo_get_value(intel_sdvo,
718 SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE,
719 &clocks, sizeof(clocks)))
79e53945
JB		 720 return false;
721
722 /* Convert the values from units of 10 kHz to kHz. */
723 *clock_min = clocks.min * 10;
724 *clock_max = clocks.max * 10;
79e53945
JB		 725 return true;
726}
727
ea5b213a 728static bool intel_sdvo_set_target_output(struct intel_sdvo *intel_sdvo,
79e53945
JB		 729 u16 outputs)
730{
32aad86f
CW		 731 return intel_sdvo_set_value(intel_sdvo,
732 SDVO_CMD_SET_TARGET_OUTPUT,
733 &outputs, sizeof(outputs));
79e53945
JB		 734}
735
ea5b213a 736static bool intel_sdvo_set_timing(struct intel_sdvo *intel_sdvo, u8 cmd,
79e53945
JB		 737 struct intel_sdvo_dtd *dtd)
738{
32aad86f
CW		 739 return intel_sdvo_set_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) &&
740 intel_sdvo_set_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2));
79e53945
JB		 741}
742
045ac3b5
JB		 743static bool intel_sdvo_get_timing(struct intel_sdvo *intel_sdvo, u8 cmd,
744 struct intel_sdvo_dtd *dtd)
745{
746 return intel_sdvo_get_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) &&
747 intel_sdvo_get_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2));
748}
749
ea5b213a 750static bool intel_sdvo_set_input_timing(struct intel_sdvo *intel_sdvo,
79e53945
JB		 751 struct intel_sdvo_dtd *dtd)
752{
ea5b213a 753 return intel_sdvo_set_timing(intel_sdvo,
79e53945
JB		 754 SDVO_CMD_SET_INPUT_TIMINGS_PART1, dtd);
755}
756
ea5b213a 757static bool intel_sdvo_set_output_timing(struct intel_sdvo *intel_sdvo,
79e53945
JB		 758 struct intel_sdvo_dtd *dtd)
759{
ea5b213a 760 return intel_sdvo_set_timing(intel_sdvo,
79e53945
JB		 761 SDVO_CMD_SET_OUTPUT_TIMINGS_PART1, dtd);
762}
763
045ac3b5
JB		 764static bool intel_sdvo_get_input_timing(struct intel_sdvo *intel_sdvo,
765 struct intel_sdvo_dtd *dtd)
766{
767 return intel_sdvo_get_timing(intel_sdvo,
768 SDVO_CMD_GET_INPUT_TIMINGS_PART1, dtd);
769}
770
e2f0ba97 771static bool
ea5b213a 772intel_sdvo_create_preferred_input_timing(struct intel_sdvo *intel_sdvo,
e2f0ba97
JB		 773 uint16_t clock,
774 uint16_t width,
775 uint16_t height)
776{
777 struct intel_sdvo_preferred_input_timing_args args;
e2f0ba97 778
e642c6f1 779 memset(&args, 0, sizeof(args));
e2f0ba97
JB		 780 args.clock = clock;
781 args.width = width;
782 args.height = height;
e642c6f1 783 args.interlace = 0;
12682a97 784
ea5b213a
CW		 785 if (intel_sdvo->is_lvds &&
786 (intel_sdvo->sdvo_lvds_fixed_mode->hdisplay != width ||
787 intel_sdvo->sdvo_lvds_fixed_mode->vdisplay != height))
12682a97 788 args.scaled = 1;
789
32aad86f
CW		 790 return intel_sdvo_set_value(intel_sdvo,
791 SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING,
792 &args, sizeof(args));
e2f0ba97
JB		 793}
794
ea5b213a 795static bool intel_sdvo_get_preferred_input_timing(struct intel_sdvo *intel_sdvo,
e2f0ba97
JB		 796 struct intel_sdvo_dtd *dtd)
797{
1a3665c8
CW		 798 BUILD_BUG_ON(sizeof(dtd->part1) != 8);
799 BUILD_BUG_ON(sizeof(dtd->part2) != 8);
32aad86f
CW		 800 return intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1,
801 &dtd->part1, sizeof(dtd->part1)) &&
802 intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2,
803 &dtd->part2, sizeof(dtd->part2));
e2f0ba97 804}
79e53945 805
ea5b213a 806static bool intel_sdvo_set_clock_rate_mult(struct intel_sdvo *intel_sdvo, u8 val)
79e53945 807{
32aad86f 808 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_CLOCK_RATE_MULT, &val, 1);
79e53945
JB		 809}
810
e2f0ba97 811static void intel_sdvo_get_dtd_from_mode(struct intel_sdvo_dtd *dtd,
32aad86f 812 const struct drm_display_mode *mode)
79e53945 813{
e2f0ba97
JB		 814 uint16_t width, height;
815 uint16_t h_blank_len, h_sync_len, v_blank_len, v_sync_len;
816 uint16_t h_sync_offset, v_sync_offset;
6651819b 817 int mode_clock;
79e53945 818
1c4a814e
DV		 819 memset(dtd, 0, sizeof(*dtd));
820
c6ebd4c0
DV		 821 width = mode->hdisplay;
822 height = mode->vdisplay;
79e53945
JB		 823
824 /* do some mode translations */
c6ebd4c0
DV		 825 h_blank_len = mode->htotal - mode->hdisplay;
826 h_sync_len = mode->hsync_end - mode->hsync_start;
79e53945 827
c6ebd4c0
DV		 828 v_blank_len = mode->vtotal - mode->vdisplay;
829 v_sync_len = mode->vsync_end - mode->vsync_start;
79e53945 830
c6ebd4c0
DV		 831 h_sync_offset = mode->hsync_start - mode->hdisplay;
832 v_sync_offset = mode->vsync_start - mode->vdisplay;
79e53945 833
6651819b 834 mode_clock = mode->clock;
6651819b
DV		 835 mode_clock /= 10;
836 dtd->part1.clock = mode_clock;
837
e2f0ba97
JB		 838 dtd->part1.h_active = width & 0xff;
839 dtd->part1.h_blank = h_blank_len & 0xff;
840 dtd->part1.h_high = (((width >> 8) & 0xf) << 4) |
79e53945 841 ((h_blank_len >> 8) & 0xf);
e2f0ba97
JB		 842 dtd->part1.v_active = height & 0xff;
843 dtd->part1.v_blank = v_blank_len & 0xff;
844 dtd->part1.v_high = (((height >> 8) & 0xf) << 4) |
79e53945
JB		 845 ((v_blank_len >> 8) & 0xf);
846
171a9e96 847 dtd->part2.h_sync_off = h_sync_offset & 0xff;
e2f0ba97
JB		 848 dtd->part2.h_sync_width = h_sync_len & 0xff;
849 dtd->part2.v_sync_off_width = (v_sync_offset & 0xf) << 4 |
79e53945 850 (v_sync_len & 0xf);
e2f0ba97 851 dtd->part2.sync_off_width_high = ((h_sync_offset & 0x300) >> 2) |
79e53945
JB		 852 ((h_sync_len & 0x300) >> 4) | ((v_sync_offset & 0x30) >> 2) |
853 ((v_sync_len & 0x30) >> 4);
854
e2f0ba97 855 dtd->part2.dtd_flags = 0x18;
59d92bfa
DV		 856 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
857 dtd->part2.dtd_flags |= DTD_FLAG_INTERLACE;
79e53945 858 if (mode->flags & DRM_MODE_FLAG_PHSYNC)
59d92bfa 859 dtd->part2.dtd_flags |= DTD_FLAG_HSYNC_POSITIVE;
79e53945 860 if (mode->flags & DRM_MODE_FLAG_PVSYNC)
59d92bfa 861 dtd->part2.dtd_flags |= DTD_FLAG_VSYNC_POSITIVE;
e2f0ba97 862
e2f0ba97 863 dtd->part2.v_sync_off_high = v_sync_offset & 0xc0;
e2f0ba97
JB		 864}
865
1c4a814e 866static void intel_sdvo_get_mode_from_dtd(struct drm_display_mode *pmode,
32aad86f 867 const struct intel_sdvo_dtd *dtd)
e2f0ba97 868{
1c4a814e
DV		 869 struct drm_display_mode mode = {};
870
871 mode.hdisplay = dtd->part1.h_active;
872 mode.hdisplay += ((dtd->part1.h_high >> 4) & 0x0f) << 8;
873 mode.hsync_start = mode.hdisplay + dtd->part2.h_sync_off;
874 mode.hsync_start += (dtd->part2.sync_off_width_high & 0xc0) << 2;
875 mode.hsync_end = mode.hsync_start + dtd->part2.h_sync_width;
876 mode.hsync_end += (dtd->part2.sync_off_width_high & 0x30) << 4;
877 mode.htotal = mode.hdisplay + dtd->part1.h_blank;
878 mode.htotal += (dtd->part1.h_high & 0xf) << 8;
879
880 mode.vdisplay = dtd->part1.v_active;
881 mode.vdisplay += ((dtd->part1.v_high >> 4) & 0x0f) << 8;
882 mode.vsync_start = mode.vdisplay;
883 mode.vsync_start += (dtd->part2.v_sync_off_width >> 4) & 0xf;
884 mode.vsync_start += (dtd->part2.sync_off_width_high & 0x0c) << 2;
885 mode.vsync_start += dtd->part2.v_sync_off_high & 0xc0;
886 mode.vsync_end = mode.vsync_start +
e2f0ba97 887 (dtd->part2.v_sync_off_width & 0xf);
1c4a814e
DV		 888 mode.vsync_end += (dtd->part2.sync_off_width_high & 0x3) << 4;
889 mode.vtotal = mode.vdisplay + dtd->part1.v_blank;
890 mode.vtotal += (dtd->part1.v_high & 0xf) << 8;
e2f0ba97 891
1c4a814e 892 mode.clock = dtd->part1.clock * 10;
e2f0ba97 893
59d92bfa 894 if (dtd->part2.dtd_flags & DTD_FLAG_INTERLACE)
1c4a814e 895 mode.flags |= DRM_MODE_FLAG_INTERLACE;
59d92bfa 896 if (dtd->part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE)
1c4a814e 897 mode.flags |= DRM_MODE_FLAG_PHSYNC;
3cea210f 898 else
1c4a814e 899 mode.flags |= DRM_MODE_FLAG_NHSYNC;
59d92bfa 900 if (dtd->part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE)
1c4a814e 901 mode.flags |= DRM_MODE_FLAG_PVSYNC;
3cea210f 902 else
1c4a814e
DV		 903 mode.flags |= DRM_MODE_FLAG_NVSYNC;
904
905 drm_mode_set_crtcinfo(&mode, 0);
906
907 drm_mode_copy(pmode, &mode);
e2f0ba97
JB		 908}
909
e27d8538 910static bool intel_sdvo_check_supp_encode(struct intel_sdvo *intel_sdvo)
e2f0ba97 911{
e27d8538 912 struct intel_sdvo_encode encode;
e2f0ba97 913
1a3665c8 914 BUILD_BUG_ON(sizeof(encode) != 2);
e27d8538
CW		 915 return intel_sdvo_get_value(intel_sdvo,
916 SDVO_CMD_GET_SUPP_ENCODE,
917 &encode, sizeof(encode));
e2f0ba97
JB		 918}
919
ea5b213a 920static bool intel_sdvo_set_encode(struct intel_sdvo *intel_sdvo,
c751ce4f 921 uint8_t mode)
e2f0ba97 922{
32aad86f 923 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_ENCODE, &mode, 1);
e2f0ba97
JB		 924}
925
ea5b213a 926static bool intel_sdvo_set_colorimetry(struct intel_sdvo *intel_sdvo,
e2f0ba97
JB		 927 uint8_t mode)
928{
32aad86f 929 return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_COLORIMETRY, &mode, 1);
e2f0ba97
JB		 930}
931
932#if 0
ea5b213a 933static void intel_sdvo_dump_hdmi_buf(struct intel_sdvo *intel_sdvo)
e2f0ba97
JB		 934{
935 int i, j;
936 uint8_t set_buf_index[2];
937 uint8_t av_split;
938 uint8_t buf_size;
939 uint8_t buf[48];
940 uint8_t *pos;
941
32aad86f 942 intel_sdvo_get_value(encoder, SDVO_CMD_GET_HBUF_AV_SPLIT, &av_split, 1);
e2f0ba97
JB		 943
944 for (i = 0; i <= av_split; i++) {
945 set_buf_index[0] = i; set_buf_index[1] = 0;
c751ce4f 946 intel_sdvo_write_cmd(encoder, SDVO_CMD_SET_HBUF_INDEX,
e2f0ba97 947 set_buf_index, 2);
c751ce4f
EA		 948 intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_INFO, NULL, 0);
949 intel_sdvo_read_response(encoder, &buf_size, 1);
e2f0ba97
JB		 950
951 pos = buf;
952 for (j = 0; j <= buf_size; j += 8) {
c751ce4f 953 intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_DATA,
e2f0ba97 954 NULL, 0);
c751ce4f 955 intel_sdvo_read_response(encoder, pos, 8);
e2f0ba97
JB		 956 pos += 8;
957 }
958 }
959}
960#endif
961
b6e0e543
DV		 962static bool intel_sdvo_write_infoframe(struct intel_sdvo *intel_sdvo,
963 unsigned if_index, uint8_t tx_rate,
fff63867 964 const uint8_t *data, unsigned length)
b6e0e543
DV		 965{
966 uint8_t set_buf_index[2] = { if_index, 0 };
967 uint8_t hbuf_size, tmp[8];
968 int i;
969
970 if (!intel_sdvo_set_value(intel_sdvo,
971 SDVO_CMD_SET_HBUF_INDEX,
972 set_buf_index, 2))
973 return false;
974
975 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HBUF_INFO,
976 &hbuf_size, 1))
977 return false;
978
979 /* Buffer size is 0 based, hooray! */
980 hbuf_size++;
981
982 DRM_DEBUG_KMS("writing sdvo hbuf: %i, hbuf_size %i, hbuf_size: %i\n",
983 if_index, length, hbuf_size);
984
985 for (i = 0; i < hbuf_size; i += 8) {
986 memset(tmp, 0, 8);
987 if (i < length)
988 memcpy(tmp, data + i, min_t(unsigned, 8, length - i));
989
990 if (!intel_sdvo_set_value(intel_sdvo,
991 SDVO_CMD_SET_HBUF_DATA,
992 tmp, 8))
993 return false;
994 }
995
996 return intel_sdvo_set_value(intel_sdvo,
997 SDVO_CMD_SET_HBUF_TXRATE,
998 &tx_rate, 1);
999}
1000
abedc077
VS		 1001static bool intel_sdvo_set_avi_infoframe(struct intel_sdvo *intel_sdvo,
1002 const struct drm_display_mode *adjusted_mode)
e2f0ba97 1003{
15dcd350
DL		 1004 uint8_t sdvo_data[HDMI_INFOFRAME_SIZE(AVI)];
1005 struct drm_crtc *crtc = intel_sdvo->base.base.crtc;
1006 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1007 union hdmi_infoframe frame;
1008 int ret;
1009 ssize_t len;
1010
1011 ret = drm_hdmi_avi_infoframe_from_display_mode(&frame.avi,
1012 adjusted_mode);
1013 if (ret < 0) {
1014 DRM_ERROR("couldn't fill AVI infoframe\n");
1015 return false;
1016 }
3c17fe4b 1017
abedc077 1018 if (intel_sdvo->rgb_quant_range_selectable) {
6e3c9717 1019 if (intel_crtc->config->limited_color_range)
15dcd350
DL		 1020 frame.avi.quantization_range =
1021 HDMI_QUANTIZATION_RANGE_LIMITED;
abedc077 1022 else
15dcd350
DL		 1023 frame.avi.quantization_range =
1024 HDMI_QUANTIZATION_RANGE_FULL;
abedc077
VS		 1025 }
1026
15dcd350
DL		 1027 len = hdmi_infoframe_pack(&frame, sdvo_data, sizeof(sdvo_data));
1028 if (len < 0)
1029 return false;
81014b9d 1030
b6e0e543
DV		 1031 return intel_sdvo_write_infoframe(intel_sdvo, SDVO_HBUF_INDEX_AVI_IF,
1032 SDVO_HBUF_TX_VSYNC,
1033 sdvo_data, sizeof(sdvo_data));
e2f0ba97
JB		 1034}
1035
32aad86f 1036static bool intel_sdvo_set_tv_format(struct intel_sdvo *intel_sdvo)
7026d4ac 1037{
ce6feabd 1038 struct intel_sdvo_tv_format format;
40039750 1039 uint32_t format_map;
ce6feabd 1040
40039750 1041 format_map = 1 << intel_sdvo->tv_format_index;
ce6feabd 1042 memset(&format, 0, sizeof(format));
32aad86f 1043 memcpy(&format, &format_map, min(sizeof(format), sizeof(format_map)));
ce6feabd 1044
32aad86f
CW		 1045 BUILD_BUG_ON(sizeof(format) != 6);
1046 return intel_sdvo_set_value(intel_sdvo,
1047 SDVO_CMD_SET_TV_FORMAT,
1048 &format, sizeof(format));
7026d4ac
ZW		 1049}
1050
32aad86f
CW		 1051static bool
1052intel_sdvo_set_output_timings_from_mode(struct intel_sdvo *intel_sdvo,
e811f5ae 1053 const struct drm_display_mode *mode)
e2f0ba97 1054{
32aad86f 1055 struct intel_sdvo_dtd output_dtd;
79e53945 1056
32aad86f
CW		 1057 if (!intel_sdvo_set_target_output(intel_sdvo,
1058 intel_sdvo->attached_output))
1059 return false;
e2f0ba97 1060
32aad86f
CW		 1061 intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
1062 if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd))
1063 return false;
e2f0ba97 1064
32aad86f
CW		 1065 return true;
1066}
1067
c9a29698
DV		 1068/* Asks the sdvo controller for the preferred input mode given the output mode.
1069 * Unfortunately we have to set up the full output mode to do that. */
32aad86f 1070static bool
c9a29698 1071intel_sdvo_get_preferred_input_mode(struct intel_sdvo *intel_sdvo,
e811f5ae 1072 const struct drm_display_mode *mode,
c9a29698 1073 struct drm_display_mode *adjusted_mode)
32aad86f 1074{
c9a29698
DV		 1075 struct intel_sdvo_dtd input_dtd;
1076
32aad86f
CW		 1077 /* Reset the input timing to the screen. Assume always input 0. */
1078 if (!intel_sdvo_set_target_input(intel_sdvo))
1079 return false;
e2f0ba97 1080
32aad86f
CW		 1081 if (!intel_sdvo_create_preferred_input_timing(intel_sdvo,
1082 mode->clock / 10,
1083 mode->hdisplay,
1084 mode->vdisplay))
1085 return false;
e2f0ba97 1086
32aad86f 1087 if (!intel_sdvo_get_preferred_input_timing(intel_sdvo,
c9a29698 1088 &input_dtd))
32aad86f 1089 return false;
e2f0ba97 1090
c9a29698 1091 intel_sdvo_get_mode_from_dtd(adjusted_mode, &input_dtd);
e751823d 1092 intel_sdvo->dtd_sdvo_flags = input_dtd.part2.sdvo_flags;
79e53945 1093
32aad86f
CW		 1094 return true;
1095}
12682a97 1096
5cec258b 1097static void i9xx_adjust_sdvo_tv_clock(struct intel_crtc_state *pipe_config)
70484559 1098{
3c52f4eb 1099 unsigned dotclock = pipe_config->port_clock;
70484559
DV		 1100 struct dpll *clock = &pipe_config->dpll;
1101
1102 /* SDVO TV has fixed PLL values depend on its clock range,
1103 this mirrors vbios setting. */
1104 if (dotclock >= 100000 && dotclock < 140500) {
1105 clock->p1 = 2;
1106 clock->p2 = 10;
1107 clock->n = 3;
1108 clock->m1 = 16;
1109 clock->m2 = 8;
1110 } else if (dotclock >= 140500 && dotclock <= 200000) {
1111 clock->p1 = 1;
1112 clock->p2 = 10;
1113 clock->n = 6;
1114 clock->m1 = 12;
1115 clock->m2 = 8;
1116 } else {
1117 WARN(1, "SDVO TV clock out of range: %i\n", dotclock);
1118 }
1119
1120 pipe_config->clock_set = true;
1121}
1122
6cc5f341 1123static bool intel_sdvo_compute_config(struct intel_encoder *encoder,
5cec258b 1124 struct intel_crtc_state *pipe_config)
32aad86f 1125{
8aca63aa 1126 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
2d112de7
ACO		 1127 struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
1128 struct drm_display_mode *mode = &pipe_config->base.mode;
12682a97 1129
5d2d38dd
DV		 1130 DRM_DEBUG_KMS("forcing bpc to 8 for SDVO\n");
1131 pipe_config->pipe_bpp = 8*3;
1132
5bfe2ac0
DV		 1133 if (HAS_PCH_SPLIT(encoder->base.dev))
1134 pipe_config->has_pch_encoder = true;
1135
32aad86f
CW		 1136 /* We need to construct preferred input timings based on our
1137 * output timings. To do that, we have to set the output
1138 * timings, even though this isn't really the right place in
1139 * the sequence to do it. Oh well.
1140 */
1141 if (intel_sdvo->is_tv) {
1142 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo, mode))
1143 return false;
12682a97 1144
c9a29698
DV		 1145 (void) intel_sdvo_get_preferred_input_mode(intel_sdvo,
1146 mode,
1147 adjusted_mode);
09ede541 1148 pipe_config->sdvo_tv_clock = true;
ea5b213a 1149 } else if (intel_sdvo->is_lvds) {
32aad86f 1150 if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo,
6c9547ff 1151 intel_sdvo->sdvo_lvds_fixed_mode))
e2f0ba97 1152 return false;
12682a97 1153
c9a29698
DV		 1154 (void) intel_sdvo_get_preferred_input_mode(intel_sdvo,
1155 mode,
1156 adjusted_mode);
e2f0ba97 1157 }
32aad86f
CW		 1158
1159 /* Make the CRTC code factor in the SDVO pixel multiplier. The
6c9547ff 1160 * SDVO device will factor out the multiplier during mode_set.
32aad86f 1161 */
6cc5f341
DV		 1162 pipe_config->pixel_multiplier =
1163 intel_sdvo_get_pixel_multiplier(adjusted_mode);
32aad86f 1164
9f04003e
DV		 1165 pipe_config->has_hdmi_sink = intel_sdvo->has_hdmi_monitor;
1166
55bc60db
VS		 1167 if (intel_sdvo->color_range_auto) {
1168 /* See CEA-861-E - 5.1 Default Encoding Parameters */
4f3a8bc7
PZ		 1169 /* FIXME: This bit is only valid when using TMDS encoding and 8
1170 * bit per color mode. */
9f04003e 1171 if (pipe_config->has_hdmi_sink &&
18316c8c 1172 drm_match_cea_mode(adjusted_mode) > 1)
69f5acc8
DV		 1173 pipe_config->limited_color_range = true;
1174 } else {
9f04003e 1175 if (pipe_config->has_hdmi_sink &&
69f5acc8
DV		 1176 intel_sdvo->color_range == HDMI_COLOR_RANGE_16_235)
1177 pipe_config->limited_color_range = true;
55bc60db
VS		 1178 }
1179
70484559
DV		 1180 /* Clock computation needs to happen after pixel multiplier. */
1181 if (intel_sdvo->is_tv)
1182 i9xx_adjust_sdvo_tv_clock(pipe_config);
1183
e2f0ba97
JB		 1184 return true;
1185}
1186
192d47a6 1187static void intel_sdvo_pre_enable(struct intel_encoder *intel_encoder)
e2f0ba97 1188{
6cc5f341 1189 struct drm_device *dev = intel_encoder->base.dev;
e2f0ba97 1190 struct drm_i915_private *dev_priv = dev->dev_private;
eeb47937 1191 struct intel_crtc *crtc = to_intel_crtc(intel_encoder->base.crtc);
6cc5f341 1192 struct drm_display_mode *adjusted_mode =
6e3c9717
ACO		 1193 &crtc->config->base.adjusted_mode;
1194 struct drm_display_mode *mode = &crtc->config->base.mode;
8aca63aa 1195 struct intel_sdvo *intel_sdvo = to_sdvo(intel_encoder);
6c9547ff 1196 u32 sdvox;
e2f0ba97 1197 struct intel_sdvo_in_out_map in_out;
6651819b 1198 struct intel_sdvo_dtd input_dtd, output_dtd;
6c9547ff 1199 int rate;
e2f0ba97
JB		 1200
1201 if (!mode)
1202 return;
1203
1204 /* First, set the input mapping for the first input to our controlled
1205 * output. This is only correct if we're a single-input device, in
1206 * which case the first input is the output from the appropriate SDVO
1207 * channel on the motherboard. In a two-input device, the first input
1208 * will be SDVOB and the second SDVOC.
1209 */
ea5b213a 1210 in_out.in0 = intel_sdvo->attached_output;
e2f0ba97
JB		 1211 in_out.in1 = 0;
1212
c74696b9
PR		 1213 intel_sdvo_set_value(intel_sdvo,
1214 SDVO_CMD_SET_IN_OUT_MAP,
1215 &in_out, sizeof(in_out));
e2f0ba97 1216
6c9547ff
CW		 1217 /* Set the output timings to the screen */
1218 if (!intel_sdvo_set_target_output(intel_sdvo,
1219 intel_sdvo->attached_output))
1220 return;
e2f0ba97 1221
6651819b
DV		 1222 /* lvds has a special fixed output timing. */
1223 if (intel_sdvo->is_lvds)
1224 intel_sdvo_get_dtd_from_mode(&output_dtd,
1225 intel_sdvo->sdvo_lvds_fixed_mode);
1226 else
1227 intel_sdvo_get_dtd_from_mode(&output_dtd, mode);
c8d4bb54
DV		 1228 if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd))
1229 DRM_INFO("Setting output timings on %s failed\n",
1230 SDVO_NAME(intel_sdvo));
79e53945
JB		 1231
1232 /* Set the input timing to the screen. Assume always input 0. */
32aad86f
CW		 1233 if (!intel_sdvo_set_target_input(intel_sdvo))
1234 return;
79e53945 1235
6e3c9717 1236 if (crtc->config->has_hdmi_sink) {
97aaf910
CW		 1237 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_HDMI);
1238 intel_sdvo_set_colorimetry(intel_sdvo,
1239 SDVO_COLORIMETRY_RGB256);
abedc077 1240 intel_sdvo_set_avi_infoframe(intel_sdvo, adjusted_mode);
97aaf910
CW		 1241 } else
1242 intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_DVI);
7026d4ac 1243
6c9547ff
CW		 1244 if (intel_sdvo->is_tv &&
1245 !intel_sdvo_set_tv_format(intel_sdvo))
1246 return;
e2f0ba97 1247
6651819b 1248 intel_sdvo_get_dtd_from_mode(&input_dtd, adjusted_mode);
eeb47937 1249
e751823d
EE		 1250 if (intel_sdvo->is_tv || intel_sdvo->is_lvds)
1251 input_dtd.part2.sdvo_flags = intel_sdvo->dtd_sdvo_flags;
c8d4bb54
DV		 1252 if (!intel_sdvo_set_input_timing(intel_sdvo, &input_dtd))
1253 DRM_INFO("Setting input timings on %s failed\n",
1254 SDVO_NAME(intel_sdvo));
79e53945 1255
6e3c9717 1256 switch (crtc->config->pixel_multiplier) {
6c9547ff 1257 default:
fd0753cf 1258 WARN(1, "unknown pixel multiplier specified\n");
32aad86f
CW		 1259 case 1: rate = SDVO_CLOCK_RATE_MULT_1X; break;
1260 case 2: rate = SDVO_CLOCK_RATE_MULT_2X; break;
1261 case 4: rate = SDVO_CLOCK_RATE_MULT_4X; break;
79e53945 1262 }
32aad86f
CW		 1263 if (!intel_sdvo_set_clock_rate_mult(intel_sdvo, rate))
1264 return;
79e53945
JB		 1265
1266 /* Set the SDVO control regs. */
a6c45cf0 1267 if (INTEL_INFO(dev)->gen >= 4) {
ba68e086
PZ		 1268 /* The real mode polarity is set by the SDVO commands, using
1269 * struct intel_sdvo_dtd. */
1270 sdvox = SDVO_VSYNC_ACTIVE_HIGH | SDVO_HSYNC_ACTIVE_HIGH;
6e3c9717 1271 if (!HAS_PCH_SPLIT(dev) && crtc->config->limited_color_range)
69f5acc8 1272 sdvox |= HDMI_COLOR_RANGE_16_235;
6714afb1
CW		 1273 if (INTEL_INFO(dev)->gen < 5)
1274 sdvox |= SDVO_BORDER_ENABLE;
e2f0ba97 1275 } else {
6c9547ff 1276 sdvox = I915_READ(intel_sdvo->sdvo_reg);
ea5b213a 1277 switch (intel_sdvo->sdvo_reg) {
e2debe91 1278 case GEN3_SDVOB:
e2f0ba97
JB		 1279 sdvox &= SDVOB_PRESERVE_MASK;
1280 break;
e2debe91 1281 case GEN3_SDVOC:
e2f0ba97
JB		 1282 sdvox &= SDVOC_PRESERVE_MASK;
1283 break;
1284 }
1285 sdvox |= (9 << 19) | SDVO_BORDER_ENABLE;
1286 }
3573c410
PZ		 1287
1288 if (INTEL_PCH_TYPE(dev) >= PCH_CPT)
eeb47937 1289 sdvox |= SDVO_PIPE_SEL_CPT(crtc->pipe);
3573c410 1290 else
eeb47937 1291 sdvox |= SDVO_PIPE_SEL(crtc->pipe);
3573c410 1292
da79de97 1293 if (intel_sdvo->has_hdmi_audio)
6c9547ff 1294 sdvox |= SDVO_AUDIO_ENABLE;
79e53945 1295
a6c45cf0 1296 if (INTEL_INFO(dev)->gen >= 4) {
e2f0ba97
JB		 1297 /* done in crtc_mode_set as the dpll_md reg must be written early */
1298 } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
1299 /* done in crtc_mode_set as it lives inside the dpll register */
79e53945 1300 } else {
6e3c9717 1301 sdvox |= (crtc->config->pixel_multiplier - 1)
6cc5f341 1302 << SDVO_PORT_MULTIPLY_SHIFT;
79e53945
JB		 1303 }
1304
6714afb1
CW		 1305 if (input_dtd.part2.sdvo_flags & SDVO_NEED_TO_STALL &&
1306 INTEL_INFO(dev)->gen < 5)
12682a97 1307 sdvox |= SDVO_STALL_SELECT;
ea5b213a 1308 intel_sdvo_write_sdvox(intel_sdvo, sdvox);
79e53945
JB		 1309}
1310
4ac41f47 1311static bool intel_sdvo_connector_get_hw_state(struct intel_connector *connector)
79e53945 1312{
4ac41f47
DV		 1313 struct intel_sdvo_connector *intel_sdvo_connector =
1314 to_intel_sdvo_connector(&connector->base);
1315 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(&connector->base);
2f28c50b 1316 u16 active_outputs = 0;
4ac41f47
DV		 1317
1318 intel_sdvo_get_active_outputs(intel_sdvo, &active_outputs);
1319
1320 if (active_outputs & intel_sdvo_connector->output_flag)
1321 return true;
1322 else
1323 return false;
1324}
1325
1326static bool intel_sdvo_get_hw_state(struct intel_encoder *encoder,
1327 enum pipe *pipe)
1328{
1329 struct drm_device *dev = encoder->base.dev;
79e53945 1330 struct drm_i915_private *dev_priv = dev->dev_private;
8aca63aa 1331 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
2f28c50b 1332 u16 active_outputs = 0;
4ac41f47
DV		 1333 u32 tmp;
1334
1335 tmp = I915_READ(intel_sdvo->sdvo_reg);
7a7d1fb7 1336 intel_sdvo_get_active_outputs(intel_sdvo, &active_outputs);
4ac41f47 1337
7a7d1fb7 1338 if (!(tmp & SDVO_ENABLE) && (active_outputs == 0))
4ac41f47
DV		 1339 return false;
1340
1341 if (HAS_PCH_CPT(dev))
1342 *pipe = PORT_TO_PIPE_CPT(tmp);
1343 else
1344 *pipe = PORT_TO_PIPE(tmp);
1345
1346 return true;
1347}
1348
045ac3b5 1349static void intel_sdvo_get_config(struct intel_encoder *encoder,
5cec258b 1350 struct intel_crtc_state *pipe_config)
045ac3b5 1351{
6c49f241
DV		 1352 struct drm_device *dev = encoder->base.dev;
1353 struct drm_i915_private *dev_priv = dev->dev_private;
8aca63aa 1354 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
045ac3b5 1355 struct intel_sdvo_dtd dtd;
6c49f241 1356 int encoder_pixel_multiplier = 0;
18442d08 1357 int dotclock;
6c49f241
DV		 1358 u32 flags = 0, sdvox;
1359 u8 val;
045ac3b5
JB		 1360 bool ret;
1361
b5a9fa09
DV		 1362 sdvox = I915_READ(intel_sdvo->sdvo_reg);
1363
045ac3b5
JB		 1364 ret = intel_sdvo_get_input_timing(intel_sdvo, &dtd);
1365 if (!ret) {
bb760063
DV		 1366 /* Some sdvo encoders are not spec compliant and don't
1367 * implement the mandatory get_timings function. */
045ac3b5 1368 DRM_DEBUG_DRIVER("failed to retrieve SDVO DTD\n");
bb760063
DV		 1369 pipe_config->quirks |= PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS;
1370 } else {
1371 if (dtd.part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE)
1372 flags |= DRM_MODE_FLAG_PHSYNC;
1373 else
1374 flags |= DRM_MODE_FLAG_NHSYNC;
045ac3b5 1375
bb760063
DV		 1376 if (dtd.part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE)
1377 flags |= DRM_MODE_FLAG_PVSYNC;
1378 else
1379 flags |= DRM_MODE_FLAG_NVSYNC;
045ac3b5
JB		 1380 }
1381
2d112de7 1382 pipe_config->base.adjusted_mode.flags |= flags;
045ac3b5 1383
fdafa9e2
DV		 1384 /*
1385 * pixel multiplier readout is tricky: Only on i915g/gm it is stored in
1386 * the sdvo port register, on all other platforms it is part of the dpll
1387 * state. Since the general pipe state readout happens before the
1388 * encoder->get_config we so already have a valid pixel multplier on all
1389 * other platfroms.
1390 */
6c49f241 1391 if (IS_I915G(dev) || IS_I915GM(dev)) {
6c49f241
DV		 1392 pipe_config->pixel_multiplier =
1393 ((sdvox & SDVO_PORT_MULTIPLY_MASK)
1394 >> SDVO_PORT_MULTIPLY_SHIFT) + 1;
1395 }
045ac3b5 1396
2b85886a
VS		 1397 dotclock = pipe_config->port_clock;
1398 if (pipe_config->pixel_multiplier)
1399 dotclock /= pipe_config->pixel_multiplier;
18442d08
VS		 1400
1401 if (HAS_PCH_SPLIT(dev))
1402 ironlake_check_encoder_dotclock(pipe_config, dotclock);
1403
2d112de7 1404 pipe_config->base.adjusted_mode.crtc_clock = dotclock;
18442d08 1405
6c49f241 1406 /* Cross check the port pixel multiplier with the sdvo encoder state. */
53b91408
DL		 1407 if (intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_CLOCK_RATE_MULT,
1408 &val, 1)) {
1409 switch (val) {
1410 case SDVO_CLOCK_RATE_MULT_1X:
1411 encoder_pixel_multiplier = 1;
1412 break;
1413 case SDVO_CLOCK_RATE_MULT_2X:
1414 encoder_pixel_multiplier = 2;
1415 break;
1416 case SDVO_CLOCK_RATE_MULT_4X:
1417 encoder_pixel_multiplier = 4;
1418 break;
1419 }
6c49f241 1420 }
fdafa9e2 1421
b5a9fa09
DV		 1422 if (sdvox & HDMI_COLOR_RANGE_16_235)
1423 pipe_config->limited_color_range = true;
1424
9f04003e
DV		 1425 if (intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_ENCODE,
1426 &val, 1)) {
1427 if (val == SDVO_ENCODE_HDMI)
1428 pipe_config->has_hdmi_sink = true;
1429 }
1430
6c49f241
DV		 1431 WARN(encoder_pixel_multiplier != pipe_config->pixel_multiplier,
1432 "SDVO pixel multiplier mismatch, port: %i, encoder: %i\n",
1433 pipe_config->pixel_multiplier, encoder_pixel_multiplier);
045ac3b5
JB		 1434}
1435
ce22c320
DV		 1436static void intel_disable_sdvo(struct intel_encoder *encoder)
1437{
1438 struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
8aca63aa 1439 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
1612c8bd 1440 struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
ce22c320
DV		 1441 u32 temp;
1442
1443 intel_sdvo_set_active_outputs(intel_sdvo, 0);
1444 if (0)
1445 intel_sdvo_set_encoder_power_state(intel_sdvo,
1446 DRM_MODE_DPMS_OFF);
1447
1448 temp = I915_READ(intel_sdvo->sdvo_reg);
776ca7cf 1449
1612c8bd
VS		 1450 temp &= ~SDVO_ENABLE;
1451 intel_sdvo_write_sdvox(intel_sdvo, temp);
1452
1453 /*
1454 * HW workaround for IBX, we need to move the port
1455 * to transcoder A after disabling it to allow the
1456 * matching DP port to be enabled on transcoder A.
1457 */
1458 if (HAS_PCH_IBX(dev_priv) && crtc->pipe == PIPE_B) {
1459 temp &= ~SDVO_PIPE_B_SELECT;
1460 temp |= SDVO_ENABLE;
1461 intel_sdvo_write_sdvox(intel_sdvo, temp);
1462
1463 temp &= ~SDVO_ENABLE;
1464 intel_sdvo_write_sdvox(intel_sdvo, temp);
ce22c320
DV		 1465 }
1466}
1467
3c65d1d1
VS		 1468static void pch_disable_sdvo(struct intel_encoder *encoder)
1469{
1470}
1471
1472static void pch_post_disable_sdvo(struct intel_encoder *encoder)
1473{
1474 intel_disable_sdvo(encoder);
1475}
1476
ce22c320
DV		 1477static void intel_enable_sdvo(struct intel_encoder *encoder)
1478{
1479 struct drm_device *dev = encoder->base.dev;
1480 struct drm_i915_private *dev_priv = dev->dev_private;
8aca63aa 1481 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
ce22c320 1482 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
79e53945 1483 u32 temp;
ce22c320
DV		 1484 bool input1, input2;
1485 int i;
d0a7b6de 1486 bool success;
ce22c320
DV		 1487
1488 temp = I915_READ(intel_sdvo->sdvo_reg);
3c65d1d1
VS		 1489 temp |= SDVO_ENABLE;
1490 intel_sdvo_write_sdvox(intel_sdvo, temp);
776ca7cf 1491
ce22c320
DV		 1492 for (i = 0; i < 2; i++)
1493 intel_wait_for_vblank(dev, intel_crtc->pipe);
1494
d0a7b6de 1495 success = intel_sdvo_get_trained_inputs(intel_sdvo, &input1, &input2);
ce22c320
DV		 1496 /* Warn if the device reported failure to sync.
1497 * A lot of SDVO devices fail to notify of sync, but it's
1498 * a given it the status is a success, we succeeded.
1499 */
d0a7b6de 1500 if (success && !input1) {
ce22c320
DV		 1501 DRM_DEBUG_KMS("First %s output reported failure to "
1502 "sync\n", SDVO_NAME(intel_sdvo));
1503 }
1504
1505 if (0)
1506 intel_sdvo_set_encoder_power_state(intel_sdvo,
1507 DRM_MODE_DPMS_ON);
1508 intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output);
1509}
1510
6b1c087b 1511/* Special dpms function to support cloning between dvo/sdvo/crt. */
9a69a9ac 1512static int intel_sdvo_dpms(struct drm_connector *connector, int mode)
79e53945 1513{
b2cabb0e
DV		 1514 struct drm_crtc *crtc;
1515 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
1516
1517 /* dvo supports only 2 dpms states. */
1518 if (mode != DRM_MODE_DPMS_ON)
1519 mode = DRM_MODE_DPMS_OFF;
1520
1521 if (mode == connector->dpms)
9a69a9ac 1522 return 0;
b2cabb0e
DV		 1523
1524 connector->dpms = mode;
1525
1526 /* Only need to change hw state when actually enabled */
1527 crtc = intel_sdvo->base.base.crtc;
1528 if (!crtc) {
1529 intel_sdvo->base.connectors_active = false;
9a69a9ac 1530 return 0;
b2cabb0e 1531 }
79e53945 1532
6b1c087b
JN		 1533 /* We set active outputs manually below in case pipe dpms doesn't change
1534 * due to cloning. */
79e53945 1535 if (mode != DRM_MODE_DPMS_ON) {
ea5b213a 1536 intel_sdvo_set_active_outputs(intel_sdvo, 0);
79e53945 1537 if (0)
ea5b213a 1538 intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
79e53945 1539
b2cabb0e
DV		 1540 intel_sdvo->base.connectors_active = false;
1541
1542 intel_crtc_update_dpms(crtc);
79e53945 1543 } else {
b2cabb0e
DV		 1544 intel_sdvo->base.connectors_active = true;
1545
1546 intel_crtc_update_dpms(crtc);
79e53945
JB		 1547
1548 if (0)
ea5b213a
CW		 1549 intel_sdvo_set_encoder_power_state(intel_sdvo, mode);
1550 intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output);
79e53945 1551 }
0a91ca29 1552
9a69a9ac 1553 return 0;
79e53945
JB		 1554}
1555
c19de8eb
DL		 1556static enum drm_mode_status
1557intel_sdvo_mode_valid(struct drm_connector *connector,
1558 struct drm_display_mode *mode)
79e53945 1559{
df0e9248 1560 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
79e53945
JB		 1561
1562 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
1563 return MODE_NO_DBLESCAN;
1564
ea5b213a 1565 if (intel_sdvo->pixel_clock_min > mode->clock)
79e53945
JB		 1566 return MODE_CLOCK_LOW;
1567
ea5b213a 1568 if (intel_sdvo->pixel_clock_max < mode->clock)
79e53945
JB		 1569 return MODE_CLOCK_HIGH;
1570
8545423a 1571 if (intel_sdvo->is_lvds) {
ea5b213a 1572 if (mode->hdisplay > intel_sdvo->sdvo_lvds_fixed_mode->hdisplay)
12682a97 1573 return MODE_PANEL;
1574
ea5b213a 1575 if (mode->vdisplay > intel_sdvo->sdvo_lvds_fixed_mode->vdisplay)
12682a97 1576 return MODE_PANEL;
1577 }
1578
79e53945
JB		 1579 return MODE_OK;
1580}
1581
ea5b213a 1582static bool intel_sdvo_get_capabilities(struct intel_sdvo *intel_sdvo, struct intel_sdvo_caps *caps)
79e53945 1583{
1a3665c8 1584 BUILD_BUG_ON(sizeof(*caps) != 8);
e957d772
CW		 1585 if (!intel_sdvo_get_value(intel_sdvo,
1586 SDVO_CMD_GET_DEVICE_CAPS,
1587 caps, sizeof(*caps)))
1588 return false;
1589
1590 DRM_DEBUG_KMS("SDVO capabilities:\n"
1591 " vendor_id: %d\n"
1592 " device_id: %d\n"
1593 " device_rev_id: %d\n"
1594 " sdvo_version_major: %d\n"
1595 " sdvo_version_minor: %d\n"
1596 " sdvo_inputs_mask: %d\n"
1597 " smooth_scaling: %d\n"
1598 " sharp_scaling: %d\n"
1599 " up_scaling: %d\n"
1600 " down_scaling: %d\n"
1601 " stall_support: %d\n"
1602 " output_flags: %d\n",
1603 caps->vendor_id,
1604 caps->device_id,
1605 caps->device_rev_id,
1606 caps->sdvo_version_major,
1607 caps->sdvo_version_minor,
1608 caps->sdvo_inputs_mask,
1609 caps->smooth_scaling,
1610 caps->sharp_scaling,
1611 caps->up_scaling,
1612 caps->down_scaling,
1613 caps->stall_support,
1614 caps->output_flags);
1615
1616 return true;
79e53945
JB		 1617}
1618
5fa7ac9c 1619static uint16_t intel_sdvo_get_hotplug_support(struct intel_sdvo *intel_sdvo)
79e53945 1620{
768b107e 1621 struct drm_device *dev = intel_sdvo->base.base.dev;
5fa7ac9c 1622 uint16_t hotplug;
79e53945 1623
1d83d957
VS		 1624 if (!I915_HAS_HOTPLUG(dev))
1625 return 0;
1626
768b107e
DV		 1627 /* HW Erratum: SDVO Hotplug is broken on all i945G chips, there's noise
1628 * on the line. */
1629 if (IS_I945G(dev) || IS_I945GM(dev))
5fa7ac9c 1630 return 0;
768b107e 1631
5fa7ac9c
JN		 1632 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HOT_PLUG_SUPPORT,
1633 &hotplug, sizeof(hotplug)))
1634 return 0;
768b107e 1635
5fa7ac9c 1636 return hotplug;
79e53945
JB		 1637}
1638
cc68c81a 1639static void intel_sdvo_enable_hotplug(struct intel_encoder *encoder)
79e53945 1640{
8aca63aa 1641 struct intel_sdvo *intel_sdvo = to_sdvo(encoder);
79e53945 1642
5fa7ac9c
JN		 1643 intel_sdvo_write_cmd(intel_sdvo, SDVO_CMD_SET_ACTIVE_HOT_PLUG,
1644 &intel_sdvo->hotplug_active, 2);
79e53945
JB		 1645}
1646
fb7a46f3 1647static bool
ea5b213a 1648intel_sdvo_multifunc_encoder(struct intel_sdvo *intel_sdvo)
fb7a46f3 1649{
bc65212c 1650 /* Is there more than one type of output? */
2294488d 1651 return hweight16(intel_sdvo->caps.output_flags) > 1;
fb7a46f3 1652}
1653
f899fc64 1654static struct edid *
e957d772 1655intel_sdvo_get_edid(struct drm_connector *connector)
f899fc64 1656{
e957d772
CW		 1657 struct intel_sdvo *sdvo = intel_attached_sdvo(connector);
1658 return drm_get_edid(connector, &sdvo->ddc);
f899fc64
CW		 1659}
1660
ff482d83
CW		 1661/* Mac mini hack -- use the same DDC as the analog connector */
1662static struct edid *
1663intel_sdvo_get_analog_edid(struct drm_connector *connector)
1664{
f899fc64 1665 struct drm_i915_private *dev_priv = connector->dev->dev_private;
ff482d83 1666
0c1dab89 1667 return drm_get_edid(connector,
3bd7d909 1668 intel_gmbus_get_adapter(dev_priv,
41aa3448 1669 dev_priv->vbt.crt_ddc_pin));
ff482d83
CW		 1670}
1671
c43b5634 1672static enum drm_connector_status
8bf38485 1673intel_sdvo_tmds_sink_detect(struct drm_connector *connector)
9dff6af8 1674{
df0e9248 1675 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
9d1a903d
CW		 1676 enum drm_connector_status status;
1677 struct edid *edid;
9dff6af8 1678
e957d772 1679 edid = intel_sdvo_get_edid(connector);
57cdaf90 1680
ea5b213a 1681 if (edid == NULL && intel_sdvo_multifunc_encoder(intel_sdvo)) {
e957d772 1682 u8 ddc, saved_ddc = intel_sdvo->ddc_bus;
9d1a903d 1683
7c3f0a27
ZY		 1684 /*
1685 * Don't use the 1 as the argument of DDC bus switch to get
1686 * the EDID. It is used for SDVO SPD ROM.
1687 */
9d1a903d 1688 for (ddc = intel_sdvo->ddc_bus >> 1; ddc > 1; ddc >>= 1) {
e957d772
CW		 1689 intel_sdvo->ddc_bus = ddc;
1690 edid = intel_sdvo_get_edid(connector);
1691 if (edid)
7c3f0a27 1692 break;
7c3f0a27 1693 }
e957d772
CW		 1694 /*
1695 * If we found the EDID on the other bus,
1696 * assume that is the correct DDC bus.
1697 */
1698 if (edid == NULL)
1699 intel_sdvo->ddc_bus = saved_ddc;
7c3f0a27 1700 }
9d1a903d
CW		 1701
1702 /*
1703 * When there is no edid and no monitor is connected with VGA
1704 * port, try to use the CRT ddc to read the EDID for DVI-connector.
57cdaf90 1705 */
ff482d83
CW		 1706 if (edid == NULL)
1707 edid = intel_sdvo_get_analog_edid(connector);
149c36a3 1708
2f551c84 1709 status = connector_status_unknown;
9dff6af8 1710 if (edid != NULL) {
149c36a3 1711 /* DDC bus is shared, match EDID to connector type */
9d1a903d
CW		 1712 if (edid->input & DRM_EDID_INPUT_DIGITAL) {
1713 status = connector_status_connected;
da79de97
CW		 1714 if (intel_sdvo->is_hdmi) {
1715 intel_sdvo->has_hdmi_monitor = drm_detect_hdmi_monitor(edid);
1716 intel_sdvo->has_hdmi_audio = drm_detect_monitor_audio(edid);
abedc077
VS		 1717 intel_sdvo->rgb_quant_range_selectable =
1718 drm_rgb_quant_range_selectable(edid);
da79de97 1719 }
13946743
CW		 1720 } else
1721 status = connector_status_disconnected;
9d1a903d
CW		 1722 kfree(edid);
1723 }
7f36e7ed
CW		 1724
1725 if (status == connector_status_connected) {
1726 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
c3e5f67b
DV		 1727 if (intel_sdvo_connector->force_audio != HDMI_AUDIO_AUTO)
1728 intel_sdvo->has_hdmi_audio = (intel_sdvo_connector->force_audio == HDMI_AUDIO_ON);
7f36e7ed
CW		 1729 }
1730
2b8d33f7 1731 return status;
9dff6af8
ML		 1732}
1733
52220085
CW		 1734static bool
1735intel_sdvo_connector_matches_edid(struct intel_sdvo_connector *sdvo,
1736 struct edid *edid)
1737{
1738 bool monitor_is_digital = !!(edid->input & DRM_EDID_INPUT_DIGITAL);
1739 bool connector_is_digital = !!IS_DIGITAL(sdvo);
1740
1741 DRM_DEBUG_KMS("connector_is_digital? %d, monitor_is_digital? %d\n",
1742 connector_is_digital, monitor_is_digital);
1743 return connector_is_digital == monitor_is_digital;
1744}
1745
7b334fcb 1746static enum drm_connector_status
930a9e28 1747intel_sdvo_detect(struct drm_connector *connector, bool force)
79e53945 1748{
fb7a46f3 1749 uint16_t response;
df0e9248 1750 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
615fb93f 1751 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
14571b4c 1752 enum drm_connector_status ret;
79e53945 1753
164c8598 1754 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 1755 connector->base.id, connector->name);
164c8598 1756
fc37381c
CW		 1757 if (!intel_sdvo_get_value(intel_sdvo,
1758 SDVO_CMD_GET_ATTACHED_DISPLAYS,
1759 &response, 2))
32aad86f 1760 return connector_status_unknown;
79e53945 1761
e957d772
CW		 1762 DRM_DEBUG_KMS("SDVO response %d %d [%x]\n",
1763 response & 0xff, response >> 8,
1764 intel_sdvo_connector->output_flag);
e2f0ba97 1765
fb7a46f3 1766 if (response == 0)
79e53945 1767 return connector_status_disconnected;
fb7a46f3 1768
ea5b213a 1769 intel_sdvo->attached_output = response;
14571b4c 1770
97aaf910
CW		 1771 intel_sdvo->has_hdmi_monitor = false;
1772 intel_sdvo->has_hdmi_audio = false;
abedc077 1773 intel_sdvo->rgb_quant_range_selectable = false;
97aaf910 1774
615fb93f 1775 if ((intel_sdvo_connector->output_flag & response) == 0)
14571b4c 1776 ret = connector_status_disconnected;
13946743 1777 else if (IS_TMDS(intel_sdvo_connector))
8bf38485 1778 ret = intel_sdvo_tmds_sink_detect(connector);
13946743
CW		 1779 else {
1780 struct edid *edid;
1781
1782 /* if we have an edid check it matches the connection */
1783 edid = intel_sdvo_get_edid(connector);
1784 if (edid == NULL)
1785 edid = intel_sdvo_get_analog_edid(connector);
1786 if (edid != NULL) {
52220085
CW		 1787 if (intel_sdvo_connector_matches_edid(intel_sdvo_connector,
1788 edid))
13946743 1789 ret = connector_status_connected;
52220085
CW		 1790 else
1791 ret = connector_status_disconnected;
1792
13946743
CW		 1793 kfree(edid);
1794 } else
1795 ret = connector_status_connected;
1796 }
14571b4c
ZW		 1797
1798 /* May update encoder flag for like clock for SDVO TV, etc.*/
1799 if (ret == connector_status_connected) {
ea5b213a
CW		 1800 intel_sdvo->is_tv = false;
1801 intel_sdvo->is_lvds = false;
14571b4c 1802
09ede541 1803 if (response & SDVO_TV_MASK)
ea5b213a 1804 intel_sdvo->is_tv = true;
14571b4c 1805 if (response & SDVO_LVDS_MASK)
8545423a 1806 intel_sdvo->is_lvds = intel_sdvo->sdvo_lvds_fixed_mode != NULL;
fb7a46f3 1807 }
14571b4c
ZW		 1808
1809 return ret;
79e53945
JB		 1810}
1811
e2f0ba97 1812static void intel_sdvo_get_ddc_modes(struct drm_connector *connector)
79e53945 1813{
ff482d83 1814 struct edid *edid;
79e53945 1815
46a3f4a3 1816 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 1817 connector->base.id, connector->name);
46a3f4a3 1818
79e53945 1819 /* set the bus switch and get the modes */
e957d772 1820 edid = intel_sdvo_get_edid(connector);
79e53945 1821
57cdaf90
KP		 1822 /*
1823 * Mac mini hack. On this device, the DVI-I connector shares one DDC
1824 * link between analog and digital outputs. So, if the regular SDVO
1825 * DDC fails, check to see if the analog output is disconnected, in
1826 * which case we'll look there for the digital DDC data.
e2f0ba97 1827 */
f899fc64
CW		 1828 if (edid == NULL)
1829 edid = intel_sdvo_get_analog_edid(connector);
1830
ff482d83 1831 if (edid != NULL) {
52220085
CW		 1832 if (intel_sdvo_connector_matches_edid(to_intel_sdvo_connector(connector),
1833 edid)) {
0c1dab89
CW		 1834 drm_mode_connector_update_edid_property(connector, edid);
1835 drm_add_edid_modes(connector, edid);
1836 }
13946743 1837
ff482d83 1838 kfree(edid);
e2f0ba97 1839 }
e2f0ba97
JB		 1840}
1841
1842/*
1843 * Set of SDVO TV modes.
1844 * Note! This is in reply order (see loop in get_tv_modes).
1845 * XXX: all 60Hz refresh?
1846 */
b1f559ec 1847static const struct drm_display_mode sdvo_tv_modes[] = {
7026d4ac
ZW		 1848 { DRM_MODE("320x200", DRM_MODE_TYPE_DRIVER, 5815, 320, 321, 384,
1849 416, 0, 200, 201, 232, 233, 0,
e2f0ba97 1850 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1851 { DRM_MODE("320x240", DRM_MODE_TYPE_DRIVER, 6814, 320, 321, 384,
1852 416, 0, 240, 241, 272, 273, 0,
e2f0ba97 1853 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1854 { DRM_MODE("400x300", DRM_MODE_TYPE_DRIVER, 9910, 400, 401, 464,
1855 496, 0, 300, 301, 332, 333, 0,
e2f0ba97 1856 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1857 { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 16913, 640, 641, 704,
1858 736, 0, 350, 351, 382, 383, 0,
e2f0ba97 1859 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1860 { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 19121, 640, 641, 704,
1861 736, 0, 400, 401, 432, 433, 0,
e2f0ba97 1862 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1863 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 22654, 640, 641, 704,
1864 736, 0, 480, 481, 512, 513, 0,
e2f0ba97 1865 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1866 { DRM_MODE("704x480", DRM_MODE_TYPE_DRIVER, 24624, 704, 705, 768,
1867 800, 0, 480, 481, 512, 513, 0,
e2f0ba97 1868 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1869 { DRM_MODE("704x576", DRM_MODE_TYPE_DRIVER, 29232, 704, 705, 768,
1870 800, 0, 576, 577, 608, 609, 0,
e2f0ba97 1871 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1872 { DRM_MODE("720x350", DRM_MODE_TYPE_DRIVER, 18751, 720, 721, 784,
1873 816, 0, 350, 351, 382, 383, 0,
e2f0ba97 1874 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1875 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 21199, 720, 721, 784,
1876 816, 0, 400, 401, 432, 433, 0,
e2f0ba97 1877 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1878 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 25116, 720, 721, 784,
1879 816, 0, 480, 481, 512, 513, 0,
e2f0ba97 1880 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1881 { DRM_MODE("720x540", DRM_MODE_TYPE_DRIVER, 28054, 720, 721, 784,
1882 816, 0, 540, 541, 572, 573, 0,
e2f0ba97 1883 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1884 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 29816, 720, 721, 784,
1885 816, 0, 576, 577, 608, 609, 0,
e2f0ba97 1886 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1887 { DRM_MODE("768x576", DRM_MODE_TYPE_DRIVER, 31570, 768, 769, 832,
1888 864, 0, 576, 577, 608, 609, 0,
e2f0ba97 1889 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1890 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 34030, 800, 801, 864,
1891 896, 0, 600, 601, 632, 633, 0,
e2f0ba97 1892 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1893 { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 36581, 832, 833, 896,
1894 928, 0, 624, 625, 656, 657, 0,
e2f0ba97 1895 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1896 { DRM_MODE("920x766", DRM_MODE_TYPE_DRIVER, 48707, 920, 921, 984,
1897 1016, 0, 766, 767, 798, 799, 0,
e2f0ba97 1898 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1899 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 53827, 1024, 1025, 1088,
1900 1120, 0, 768, 769, 800, 801, 0,
e2f0ba97 1901 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
7026d4ac
ZW		 1902 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 87265, 1280, 1281, 1344,
1903 1376, 0, 1024, 1025, 1056, 1057, 0,
e2f0ba97
JB		 1904 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
1905};
1906
1907static void intel_sdvo_get_tv_modes(struct drm_connector *connector)
1908{
df0e9248 1909 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
7026d4ac 1910 struct intel_sdvo_sdtv_resolution_request tv_res;
ce6feabd
ZY		 1911 uint32_t reply = 0, format_map = 0;
1912 int i;
e2f0ba97 1913
46a3f4a3 1914 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 1915 connector->base.id, connector->name);
46a3f4a3 1916
e2f0ba97
JB		 1917 /* Read the list of supported input resolutions for the selected TV
1918 * format.
1919 */
40039750 1920 format_map = 1 << intel_sdvo->tv_format_index;
ce6feabd 1921 memcpy(&tv_res, &format_map,
32aad86f 1922 min(sizeof(format_map), sizeof(struct intel_sdvo_sdtv_resolution_request)));
ce6feabd 1923
32aad86f
CW		 1924 if (!intel_sdvo_set_target_output(intel_sdvo, intel_sdvo->attached_output))
1925 return;
ce6feabd 1926
32aad86f 1927 BUILD_BUG_ON(sizeof(tv_res) != 3);
e957d772
CW		 1928 if (!intel_sdvo_write_cmd(intel_sdvo,
1929 SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT,
32aad86f
CW		 1930 &tv_res, sizeof(tv_res)))
1931 return;
1932 if (!intel_sdvo_read_response(intel_sdvo, &reply, 3))
e2f0ba97
JB		 1933 return;
1934
1935 for (i = 0; i < ARRAY_SIZE(sdvo_tv_modes); i++)
7026d4ac
ZW		 1936 if (reply & (1 << i)) {
1937 struct drm_display_mode *nmode;
1938 nmode = drm_mode_duplicate(connector->dev,
32aad86f 1939 &sdvo_tv_modes[i]);
7026d4ac
ZW		 1940 if (nmode)
1941 drm_mode_probed_add(connector, nmode);
1942 }
e2f0ba97
JB		 1943}
1944
7086c87f
ML		 1945static void intel_sdvo_get_lvds_modes(struct drm_connector *connector)
1946{
df0e9248 1947 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
7086c87f 1948 struct drm_i915_private *dev_priv = connector->dev->dev_private;
12682a97 1949 struct drm_display_mode *newmode;
7086c87f 1950
46a3f4a3 1951 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 1952 connector->base.id, connector->name);
46a3f4a3 1953
7086c87f 1954 /*
c3456fb3 1955 * Fetch modes from VBT. For SDVO prefer the VBT mode since some
4300a0f8 1956 * SDVO->LVDS transcoders can't cope with the EDID mode.
7086c87f 1957 */
41aa3448 1958 if (dev_priv->vbt.sdvo_lvds_vbt_mode != NULL) {
7086c87f 1959 newmode = drm_mode_duplicate(connector->dev,
41aa3448 1960 dev_priv->vbt.sdvo_lvds_vbt_mode);
7086c87f
ML		 1961 if (newmode != NULL) {
1962 /* Guarantee the mode is preferred */
1963 newmode->type = (DRM_MODE_TYPE_PREFERRED |
1964 DRM_MODE_TYPE_DRIVER);
1965 drm_mode_probed_add(connector, newmode);
1966 }
1967 }
12682a97 1968
4300a0f8
DA		 1969 /*
1970 * Attempt to get the mode list from DDC.
1971 * Assume that the preferred modes are
1972 * arranged in priority order.
1973 */
1974 intel_ddc_get_modes(connector, &intel_sdvo->ddc);
1975
12682a97 1976 list_for_each_entry(newmode, &connector->probed_modes, head) {
1977 if (newmode->type & DRM_MODE_TYPE_PREFERRED) {
ea5b213a 1978 intel_sdvo->sdvo_lvds_fixed_mode =
12682a97 1979 drm_mode_duplicate(connector->dev, newmode);
6c9547ff 1980
8545423a 1981 intel_sdvo->is_lvds = true;
12682a97 1982 break;
1983 }
1984 }
7086c87f
ML		 1985}
1986
e2f0ba97
JB		 1987static int intel_sdvo_get_modes(struct drm_connector *connector)
1988{
615fb93f 1989 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
e2f0ba97 1990
615fb93f 1991 if (IS_TV(intel_sdvo_connector))
e2f0ba97 1992 intel_sdvo_get_tv_modes(connector);
615fb93f 1993 else if (IS_LVDS(intel_sdvo_connector))
7086c87f 1994 intel_sdvo_get_lvds_modes(connector);
e2f0ba97
JB		 1995 else
1996 intel_sdvo_get_ddc_modes(connector);
1997
32aad86f 1998 return !list_empty(&connector->probed_modes);
79e53945
JB		 1999}
2000
2001static void intel_sdvo_destroy(struct drm_connector *connector)
2002{
615fb93f 2003 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
79e53945 2004
79e53945 2005 drm_connector_cleanup(connector);
4b745b1e 2006 kfree(intel_sdvo_connector);
79e53945
JB		 2007}
2008
1aad7ac0
CW		 2009static bool intel_sdvo_detect_hdmi_audio(struct drm_connector *connector)
2010{
2011 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
2012 struct edid *edid;
2013 bool has_audio = false;
2014
2015 if (!intel_sdvo->is_hdmi)
2016 return false;
2017
2018 edid = intel_sdvo_get_edid(connector);
2019 if (edid != NULL && edid->input & DRM_EDID_INPUT_DIGITAL)
2020 has_audio = drm_detect_monitor_audio(edid);
38ab8a20 2021 kfree(edid);
1aad7ac0
CW		 2022
2023 return has_audio;
2024}
2025
ce6feabd
ZY		 2026static int
2027intel_sdvo_set_property(struct drm_connector *connector,
2028 struct drm_property *property,
2029 uint64_t val)
2030{
df0e9248 2031 struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector);
615fb93f 2032 struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector);
e953fd7b 2033 struct drm_i915_private *dev_priv = connector->dev->dev_private;
b9219c5e 2034 uint16_t temp_value;
32aad86f
CW		 2035 uint8_t cmd;
2036 int ret;
ce6feabd 2037
662595df 2038 ret = drm_object_property_set_value(&connector->base, property, val);
32aad86f
CW		 2039 if (ret)
2040 return ret;
ce6feabd 2041
3f43c48d 2042 if (property == dev_priv->force_audio_property) {
1aad7ac0
CW		 2043 int i = val;
2044 bool has_audio;
2045
2046 if (i == intel_sdvo_connector->force_audio)
7f36e7ed
CW		 2047 return 0;
2048
1aad7ac0 2049 intel_sdvo_connector->force_audio = i;
7f36e7ed 2050
c3e5f67b 2051 if (i == HDMI_AUDIO_AUTO)
1aad7ac0
CW		 2052 has_audio = intel_sdvo_detect_hdmi_audio(connector);
2053 else
c3e5f67b 2054 has_audio = (i == HDMI_AUDIO_ON);
7f36e7ed 2055
1aad7ac0 2056 if (has_audio == intel_sdvo->has_hdmi_audio)
7f36e7ed 2057 return 0;
7f36e7ed 2058
1aad7ac0 2059 intel_sdvo->has_hdmi_audio = has_audio;
7f36e7ed
CW		 2060 goto done;
2061 }
2062
e953fd7b 2063 if (property == dev_priv->broadcast_rgb_property) {
ae4edb80
DV		 2064 bool old_auto = intel_sdvo->color_range_auto;
2065 uint32_t old_range = intel_sdvo->color_range;
2066
55bc60db
VS		 2067 switch (val) {
2068 case INTEL_BROADCAST_RGB_AUTO:
2069 intel_sdvo->color_range_auto = true;
2070 break;
2071 case INTEL_BROADCAST_RGB_FULL:
2072 intel_sdvo->color_range_auto = false;
2073 intel_sdvo->color_range = 0;
2074 break;
2075 case INTEL_BROADCAST_RGB_LIMITED:
2076 intel_sdvo->color_range_auto = false;
4f3a8bc7
PZ		 2077 /* FIXME: this bit is only valid when using TMDS
2078 * encoding and 8 bit per color mode. */
2079 intel_sdvo->color_range = HDMI_COLOR_RANGE_16_235;
55bc60db
VS		 2080 break;
2081 default:
2082 return -EINVAL;
2083 }
ae4edb80
DV		 2084
2085 if (old_auto == intel_sdvo->color_range_auto &&
2086 old_range == intel_sdvo->color_range)
2087 return 0;
2088
7f36e7ed
CW		 2089 goto done;
2090 }
2091
c5521706
CW		 2092#define CHECK_PROPERTY(name, NAME) \
2093 if (intel_sdvo_connector->name == property) { \
2094 if (intel_sdvo_connector->cur_##name == temp_value) return 0; \
2095 if (intel_sdvo_connector->max_##name < temp_value) return -EINVAL; \
2096 cmd = SDVO_CMD_SET_##NAME; \
2097 intel_sdvo_connector->cur_##name = temp_value; \
2098 goto set_value; \
2099 }
2100
2101 if (property == intel_sdvo_connector->tv_format) {
32aad86f
CW		 2102 if (val >= TV_FORMAT_NUM)
2103 return -EINVAL;
2104
40039750 2105 if (intel_sdvo->tv_format_index ==
615fb93f 2106 intel_sdvo_connector->tv_format_supported[val])
32aad86f 2107 return 0;
ce6feabd 2108
40039750 2109 intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[val];
c5521706 2110 goto done;
32aad86f 2111 } else if (IS_TV_OR_LVDS(intel_sdvo_connector)) {
b9219c5e 2112 temp_value = val;
c5521706 2113 if (intel_sdvo_connector->left == property) {
662595df 2114 drm_object_property_set_value(&connector->base,
c5521706 2115 intel_sdvo_connector->right, val);
615fb93f 2116 if (intel_sdvo_connector->left_margin == temp_value)
32aad86f 2117 return 0;
b9219c5e 2118
615fb93f
CW		 2119 intel_sdvo_connector->left_margin = temp_value;
2120 intel_sdvo_connector->right_margin = temp_value;
2121 temp_value = intel_sdvo_connector->max_hscan -
c5521706 2122 intel_sdvo_connector->left_margin;
b9219c5e 2123 cmd = SDVO_CMD_SET_OVERSCAN_H;
c5521706
CW		 2124 goto set_value;
2125 } else if (intel_sdvo_connector->right == property) {
662595df 2126 drm_object_property_set_value(&connector->base,
c5521706 2127 intel_sdvo_connector->left, val);
615fb93f 2128 if (intel_sdvo_connector->right_margin == temp_value)
32aad86f 2129 return 0;
b9219c5e 2130
615fb93f
CW		 2131 intel_sdvo_connector->left_margin = temp_value;
2132 intel_sdvo_connector->right_margin = temp_value;
2133 temp_value = intel_sdvo_connector->max_hscan -
2134 intel_sdvo_connector->left_margin;
b9219c5e 2135 cmd = SDVO_CMD_SET_OVERSCAN_H;
c5521706
CW		 2136 goto set_value;
2137 } else if (intel_sdvo_connector->top == property) {
662595df 2138 drm_object_property_set_value(&connector->base,
c5521706 2139 intel_sdvo_connector->bottom, val);
615fb93f 2140 if (intel_sdvo_connector->top_margin == temp_value)
32aad86f 2141 return 0;
b9219c5e 2142
615fb93f
CW		 2143 intel_sdvo_connector->top_margin = temp_value;
2144 intel_sdvo_connector->bottom_margin = temp_value;
2145 temp_value = intel_sdvo_connector->max_vscan -
c5521706 2146 intel_sdvo_connector->top_margin;
b9219c5e 2147 cmd = SDVO_CMD_SET_OVERSCAN_V;
c5521706
CW		 2148 goto set_value;
2149 } else if (intel_sdvo_connector->bottom == property) {
662595df 2150 drm_object_property_set_value(&connector->base,
c5521706 2151 intel_sdvo_connector->top, val);
615fb93f 2152 if (intel_sdvo_connector->bottom_margin == temp_value)
32aad86f
CW		 2153 return 0;
2154
615fb93f
CW		 2155 intel_sdvo_connector->top_margin = temp_value;
2156 intel_sdvo_connector->bottom_margin = temp_value;
2157 temp_value = intel_sdvo_connector->max_vscan -
c5521706 2158 intel_sdvo_connector->top_margin;
b9219c5e 2159 cmd = SDVO_CMD_SET_OVERSCAN_V;
c5521706
CW		 2160 goto set_value;
2161 }
2162 CHECK_PROPERTY(hpos, HPOS)
2163 CHECK_PROPERTY(vpos, VPOS)
2164 CHECK_PROPERTY(saturation, SATURATION)
2165 CHECK_PROPERTY(contrast, CONTRAST)
2166 CHECK_PROPERTY(hue, HUE)
2167 CHECK_PROPERTY(brightness, BRIGHTNESS)
2168 CHECK_PROPERTY(sharpness, SHARPNESS)
2169 CHECK_PROPERTY(flicker_filter, FLICKER_FILTER)
2170 CHECK_PROPERTY(flicker_filter_2d, FLICKER_FILTER_2D)
2171 CHECK_PROPERTY(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE)
2172 CHECK_PROPERTY(tv_chroma_filter, TV_CHROMA_FILTER)
2173 CHECK_PROPERTY(tv_luma_filter, TV_LUMA_FILTER)
e044218a 2174 CHECK_PROPERTY(dot_crawl, DOT_CRAWL)
c5521706 2175 }
b9219c5e 2176
c5521706 2177 return -EINVAL; /* unknown property */
b9219c5e 2178
c5521706
CW		 2179set_value:
2180 if (!intel_sdvo_set_value(intel_sdvo, cmd, &temp_value, 2))
2181 return -EIO;
b9219c5e 2182
b9219c5e 2183
c5521706 2184done:
c0c36b94
CW		 2185 if (intel_sdvo->base.base.crtc)
2186 intel_crtc_restore_mode(intel_sdvo->base.base.crtc);
c5521706 2187
32aad86f 2188 return 0;
c5521706 2189#undef CHECK_PROPERTY
ce6feabd
ZY		 2190}
2191
79e53945 2192static const struct drm_connector_funcs intel_sdvo_connector_funcs = {
b2cabb0e 2193 .dpms = intel_sdvo_dpms,
79e53945
JB		 2194 .detect = intel_sdvo_detect,
2195 .fill_modes = drm_helper_probe_single_connector_modes,
ce6feabd 2196 .set_property = intel_sdvo_set_property,
2545e4a6 2197 .atomic_get_property = intel_connector_atomic_get_property,
79e53945 2198 .destroy = intel_sdvo_destroy,
c6f95f27 2199 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
98969725 2200 .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
79e53945
JB		 2201};
2202
2203static const struct drm_connector_helper_funcs intel_sdvo_connector_helper_funcs = {
2204 .get_modes = intel_sdvo_get_modes,
2205 .mode_valid = intel_sdvo_mode_valid,
df0e9248 2206 .best_encoder = intel_best_encoder,
79e53945
JB		 2207};
2208
b358d0a6 2209static void intel_sdvo_enc_destroy(struct drm_encoder *encoder)
79e53945 2210{
8aca63aa 2211 struct intel_sdvo *intel_sdvo = to_sdvo(to_intel_encoder(encoder));
d2a82a6f 2212
ea5b213a 2213 if (intel_sdvo->sdvo_lvds_fixed_mode != NULL)
d2a82a6f 2214 drm_mode_destroy(encoder->dev,
ea5b213a 2215 intel_sdvo->sdvo_lvds_fixed_mode);
d2a82a6f 2216
e957d772 2217 i2c_del_adapter(&intel_sdvo->ddc);
ea5b213a 2218 intel_encoder_destroy(encoder);
79e53945
JB		 2219}
2220
2221static const struct drm_encoder_funcs intel_sdvo_enc_funcs = {
2222 .destroy = intel_sdvo_enc_destroy,
2223};
2224
b66d8424
CW		 2225static void
2226intel_sdvo_guess_ddc_bus(struct intel_sdvo *sdvo)
2227{
2228 uint16_t mask = 0;
2229 unsigned int num_bits;
2230
2231 /* Make a mask of outputs less than or equal to our own priority in the
2232 * list.
2233 */
2234 switch (sdvo->controlled_output) {
2235 case SDVO_OUTPUT_LVDS1:
2236 mask |= SDVO_OUTPUT_LVDS1;
2237 case SDVO_OUTPUT_LVDS0:
2238 mask |= SDVO_OUTPUT_LVDS0;
2239 case SDVO_OUTPUT_TMDS1:
2240 mask |= SDVO_OUTPUT_TMDS1;
2241 case SDVO_OUTPUT_TMDS0:
2242 mask |= SDVO_OUTPUT_TMDS0;
2243 case SDVO_OUTPUT_RGB1:
2244 mask |= SDVO_OUTPUT_RGB1;
2245 case SDVO_OUTPUT_RGB0:
2246 mask |= SDVO_OUTPUT_RGB0;
2247 break;
2248 }
2249
2250 /* Count bits to find what number we are in the priority list. */
2251 mask &= sdvo->caps.output_flags;
2252 num_bits = hweight16(mask);
2253 /* If more than 3 outputs, default to DDC bus 3 for now. */
2254 if (num_bits > 3)
2255 num_bits = 3;
2256
2257 /* Corresponds to SDVO_CONTROL_BUS_DDCx */
2258 sdvo->ddc_bus = 1 << num_bits;
2259}
79e53945 2260
e2f0ba97
JB		 2261/**
2262 * Choose the appropriate DDC bus for control bus switch command for this
2263 * SDVO output based on the controlled output.
2264 *
2265 * DDC bus number assignment is in a priority order of RGB outputs, then TMDS
2266 * outputs, then LVDS outputs.
2267 */
2268static void
b1083333 2269intel_sdvo_select_ddc_bus(struct drm_i915_private *dev_priv,
ea5b213a 2270 struct intel_sdvo *sdvo, u32 reg)
e2f0ba97 2271{
b1083333 2272 struct sdvo_device_mapping *mapping;
e2f0ba97 2273
eef4eacb 2274 if (sdvo->is_sdvob)
b1083333
AJ		 2275 mapping = &(dev_priv->sdvo_mappings[0]);
2276 else
2277 mapping = &(dev_priv->sdvo_mappings[1]);
e2f0ba97 2278
b66d8424
CW		 2279 if (mapping->initialized)
2280 sdvo->ddc_bus = 1 << ((mapping->ddc_pin & 0xf0) >> 4);
2281 else
2282 intel_sdvo_guess_ddc_bus(sdvo);
e2f0ba97
JB		 2283}
2284
e957d772
CW		 2285static void
2286intel_sdvo_select_i2c_bus(struct drm_i915_private *dev_priv,
2287 struct intel_sdvo *sdvo, u32 reg)
2288{
2289 struct sdvo_device_mapping *mapping;
46eb3036 2290 u8 pin;
e957d772 2291
eef4eacb 2292 if (sdvo->is_sdvob)
e957d772
CW		 2293 mapping = &dev_priv->sdvo_mappings[0];
2294 else
2295 mapping = &dev_priv->sdvo_mappings[1];
2296
88ac7939
JN		 2297 if (mapping->initialized &&
2298 intel_gmbus_is_valid_pin(dev_priv, mapping->i2c_pin))
e957d772 2299 pin = mapping->i2c_pin;
6cb1612a 2300 else
988c7015 2301 pin = GMBUS_PIN_DPB;
e957d772 2302
6cb1612a
JN		 2303 sdvo->i2c = intel_gmbus_get_adapter(dev_priv, pin);
2304
2305 /* With gmbus we should be able to drive sdvo i2c at 2MHz, but somehow
2306 * our code totally fails once we start using gmbus. Hence fall back to
2307 * bit banging for now. */
2308 intel_gmbus_force_bit(sdvo->i2c, true);
e957d772
CW		 2309}
2310
fbfcc4f3
JN		 2311/* undo any changes intel_sdvo_select_i2c_bus() did to sdvo->i2c */
2312static void
2313intel_sdvo_unselect_i2c_bus(struct intel_sdvo *sdvo)
2314{
2315 intel_gmbus_force_bit(sdvo->i2c, false);
e957d772
CW		 2316}
2317
e2f0ba97 2318static bool
e27d8538 2319intel_sdvo_is_hdmi_connector(struct intel_sdvo *intel_sdvo, int device)
e2f0ba97 2320{
97aaf910 2321 return intel_sdvo_check_supp_encode(intel_sdvo);
e2f0ba97
JB		 2322}
2323
714605e4 2324static u8
eef4eacb 2325intel_sdvo_get_slave_addr(struct drm_device *dev, struct intel_sdvo *sdvo)
714605e4 2326{
2327 struct drm_i915_private *dev_priv = dev->dev_private;
2328 struct sdvo_device_mapping *my_mapping, *other_mapping;
2329
eef4eacb 2330 if (sdvo->is_sdvob) {
714605e4 2331 my_mapping = &dev_priv->sdvo_mappings[0];
2332 other_mapping = &dev_priv->sdvo_mappings[1];
2333 } else {
2334 my_mapping = &dev_priv->sdvo_mappings[1];
2335 other_mapping = &dev_priv->sdvo_mappings[0];
2336 }
2337
2338 /* If the BIOS described our SDVO device, take advantage of it. */
2339 if (my_mapping->slave_addr)
2340 return my_mapping->slave_addr;
2341
2342 /* If the BIOS only described a different SDVO device, use the
2343 * address that it isn't using.
2344 */
2345 if (other_mapping->slave_addr) {
2346 if (other_mapping->slave_addr == 0x70)
2347 return 0x72;
2348 else
2349 return 0x70;
2350 }
2351
2352 /* No SDVO device info is found for another DVO port,
2353 * so use mapping assumption we had before BIOS parsing.
2354 */
eef4eacb 2355 if (sdvo->is_sdvob)
714605e4 2356 return 0x70;
2357 else
2358 return 0x72;
2359}
2360
931c1c26
ID		 2361static void
2362intel_sdvo_connector_unregister(struct intel_connector *intel_connector)
2363{
2364 struct drm_connector *drm_connector;
2365 struct intel_sdvo *sdvo_encoder;
2366
2367 drm_connector = &intel_connector->base;
2368 sdvo_encoder = intel_attached_sdvo(&intel_connector->base);
2369
2370 sysfs_remove_link(&drm_connector->kdev->kobj,
2371 sdvo_encoder->ddc.dev.kobj.name);
2372 intel_connector_unregister(intel_connector);
2373}
2374
c393454d 2375static int
df0e9248
CW		 2376intel_sdvo_connector_init(struct intel_sdvo_connector *connector,
2377 struct intel_sdvo *encoder)
14571b4c 2378{
c393454d
ID		 2379 struct drm_connector *drm_connector;
2380 int ret;
2381
2382 drm_connector = &connector->base.base;
2383 ret = drm_connector_init(encoder->base.base.dev,
2384 drm_connector,
df0e9248
CW		 2385 &intel_sdvo_connector_funcs,
2386 connector->base.base.connector_type);
c393454d
ID		 2387 if (ret < 0)
2388 return ret;
6070a4a9 2389
c393454d 2390 drm_connector_helper_add(drm_connector,
df0e9248 2391 &intel_sdvo_connector_helper_funcs);
14571b4c 2392
8f4839e2 2393 connector->base.base.interlace_allowed = 1;
df0e9248
CW		 2394 connector->base.base.doublescan_allowed = 0;
2395 connector->base.base.display_info.subpixel_order = SubPixelHorizontalRGB;
4ac41f47 2396 connector->base.get_hw_state = intel_sdvo_connector_get_hw_state;
931c1c26 2397 connector->base.unregister = intel_sdvo_connector_unregister;
14571b4c 2398
df0e9248 2399 intel_connector_attach_encoder(&connector->base, &encoder->base);
34ea3d38 2400 ret = drm_connector_register(drm_connector);
c393454d
ID		 2401 if (ret < 0)
2402 goto err1;
2403
4d43e9bd
EE		 2404 ret = sysfs_create_link(&drm_connector->kdev->kobj,
2405 &encoder->ddc.dev.kobj,
931c1c26
ID		 2406 encoder->ddc.dev.kobj.name);
2407 if (ret < 0)
2408 goto err2;
2409
c393454d
ID		 2410 return 0;
2411
931c1c26 2412err2:
34ea3d38 2413 drm_connector_unregister(drm_connector);
c393454d
ID		 2414err1:
2415 drm_connector_cleanup(drm_connector);
2416
2417 return ret;
14571b4c 2418}
6070a4a9 2419
7f36e7ed 2420static void
55bc60db
VS		 2421intel_sdvo_add_hdmi_properties(struct intel_sdvo *intel_sdvo,
2422 struct intel_sdvo_connector *connector)
7f36e7ed
CW		 2423{
2424 struct drm_device *dev = connector->base.base.dev;
2425
3f43c48d 2426 intel_attach_force_audio_property(&connector->base.base);
55bc60db 2427 if (INTEL_INFO(dev)->gen >= 4 && IS_MOBILE(dev)) {
e953fd7b 2428 intel_attach_broadcast_rgb_property(&connector->base.base);
55bc60db
VS		 2429 intel_sdvo->color_range_auto = true;
2430 }
7f36e7ed
CW		 2431}
2432
08d9bc92
ACO		 2433static struct intel_sdvo_connector *intel_sdvo_connector_alloc(void)
2434{
2435 struct intel_sdvo_connector *sdvo_connector;
2436
2437 sdvo_connector = kzalloc(sizeof(*sdvo_connector), GFP_KERNEL);
2438 if (!sdvo_connector)
2439 return NULL;
2440
2441 if (intel_connector_init(&sdvo_connector->base) < 0) {
2442 kfree(sdvo_connector);
2443 return NULL;
2444 }
2445
2446 return sdvo_connector;
2447}
2448
fb7a46f3 2449static bool
ea5b213a 2450intel_sdvo_dvi_init(struct intel_sdvo *intel_sdvo, int device)
fb7a46f3 2451{
4ef69c7a 2452 struct drm_encoder *encoder = &intel_sdvo->base.base;
14571b4c 2453 struct drm_connector *connector;
cc68c81a 2454 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
14571b4c 2455 struct intel_connector *intel_connector;
615fb93f 2456 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2457
46a3f4a3
CW		 2458 DRM_DEBUG_KMS("initialising DVI device %d\n", device);
2459
08d9bc92 2460 intel_sdvo_connector = intel_sdvo_connector_alloc();
615fb93f 2461 if (!intel_sdvo_connector)
14571b4c
ZW		 2462 return false;
2463
14571b4c 2464 if (device == 0) {
ea5b213a 2465 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS0;
615fb93f 2466 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS0;
14571b4c 2467 } else if (device == 1) {
ea5b213a 2468 intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS1;
615fb93f 2469 intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS1;
14571b4c
ZW		 2470 }
2471
615fb93f 2472 intel_connector = &intel_sdvo_connector->base;
14571b4c 2473 connector = &intel_connector->base;
5fa7ac9c
JN		 2474 if (intel_sdvo_get_hotplug_support(intel_sdvo) &
2475 intel_sdvo_connector->output_flag) {
5fa7ac9c 2476 intel_sdvo->hotplug_active |= intel_sdvo_connector->output_flag;
cc68c81a
SF		 2477 /* Some SDVO devices have one-shot hotplug interrupts.
2478 * Ensure that they get re-enabled when an interrupt happens.
2479 */
2480 intel_encoder->hot_plug = intel_sdvo_enable_hotplug;
2481 intel_sdvo_enable_hotplug(intel_encoder);
5fa7ac9c 2482 } else {
821450c6 2483 intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT | DRM_CONNECTOR_POLL_DISCONNECT;
5fa7ac9c 2484 }
14571b4c
ZW		 2485 encoder->encoder_type = DRM_MODE_ENCODER_TMDS;
2486 connector->connector_type = DRM_MODE_CONNECTOR_DVID;
2487
e27d8538 2488 if (intel_sdvo_is_hdmi_connector(intel_sdvo, device)) {
14571b4c 2489 connector->connector_type = DRM_MODE_CONNECTOR_HDMIA;
e27d8538 2490 intel_sdvo->is_hdmi = true;
14571b4c 2491 }
14571b4c 2492
c393454d
ID		 2493 if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) {
2494 kfree(intel_sdvo_connector);
2495 return false;
2496 }
2497
f797d221 2498 if (intel_sdvo->is_hdmi)
55bc60db 2499 intel_sdvo_add_hdmi_properties(intel_sdvo, intel_sdvo_connector);
14571b4c
ZW		 2500
2501 return true;
2502}
2503
2504static bool
ea5b213a 2505intel_sdvo_tv_init(struct intel_sdvo *intel_sdvo, int type)
14571b4c 2506{
4ef69c7a
CW		 2507 struct drm_encoder *encoder = &intel_sdvo->base.base;
2508 struct drm_connector *connector;
2509 struct intel_connector *intel_connector;
2510 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2511
46a3f4a3
CW		 2512 DRM_DEBUG_KMS("initialising TV type %d\n", type);
2513
08d9bc92 2514 intel_sdvo_connector = intel_sdvo_connector_alloc();
615fb93f
CW		 2515 if (!intel_sdvo_connector)
2516 return false;
14571b4c 2517
615fb93f 2518 intel_connector = &intel_sdvo_connector->base;
4ef69c7a
CW		 2519 connector = &intel_connector->base;
2520 encoder->encoder_type = DRM_MODE_ENCODER_TVDAC;
2521 connector->connector_type = DRM_MODE_CONNECTOR_SVIDEO;
14571b4c 2522
4ef69c7a
CW		 2523 intel_sdvo->controlled_output |= type;
2524 intel_sdvo_connector->output_flag = type;
14571b4c 2525
4ef69c7a 2526 intel_sdvo->is_tv = true;
14571b4c 2527
c393454d
ID		 2528 if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) {
2529 kfree(intel_sdvo_connector);
2530 return false;
2531 }
14571b4c 2532
4ef69c7a 2533 if (!intel_sdvo_tv_create_property(intel_sdvo, intel_sdvo_connector, type))
32aad86f 2534 goto err;
14571b4c 2535
4ef69c7a 2536 if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
32aad86f 2537 goto err;
14571b4c 2538
4ef69c7a 2539 return true;
32aad86f
CW		 2540
2541err:
34ea3d38 2542 drm_connector_unregister(connector);
123d5c01 2543 intel_sdvo_destroy(connector);
32aad86f 2544 return false;
14571b4c
ZW		 2545}
2546
2547static bool
ea5b213a 2548intel_sdvo_analog_init(struct intel_sdvo *intel_sdvo, int device)
14571b4c 2549{
4ef69c7a
CW		 2550 struct drm_encoder *encoder = &intel_sdvo->base.base;
2551 struct drm_connector *connector;
2552 struct intel_connector *intel_connector;
2553 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2554
46a3f4a3
CW		 2555 DRM_DEBUG_KMS("initialising analog device %d\n", device);
2556
8ce7da47 2557 intel_sdvo_connector = intel_sdvo_connector_alloc();
615fb93f
CW		 2558 if (!intel_sdvo_connector)
2559 return false;
14571b4c 2560
615fb93f 2561 intel_connector = &intel_sdvo_connector->base;
4ef69c7a 2562 connector = &intel_connector->base;
821450c6 2563 intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT;
4ef69c7a
CW		 2564 encoder->encoder_type = DRM_MODE_ENCODER_DAC;
2565 connector->connector_type = DRM_MODE_CONNECTOR_VGA;
2566
2567 if (device == 0) {
2568 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB0;
2569 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB0;
2570 } else if (device == 1) {
2571 intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB1;
2572 intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB1;
2573 }
2574
c393454d
ID		 2575 if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) {
2576 kfree(intel_sdvo_connector);
2577 return false;
2578 }
2579
4ef69c7a 2580 return true;
14571b4c
ZW		 2581}
2582
2583static bool
ea5b213a 2584intel_sdvo_lvds_init(struct intel_sdvo *intel_sdvo, int device)
14571b4c 2585{
4ef69c7a
CW		 2586 struct drm_encoder *encoder = &intel_sdvo->base.base;
2587 struct drm_connector *connector;
2588 struct intel_connector *intel_connector;
2589 struct intel_sdvo_connector *intel_sdvo_connector;
14571b4c 2590
46a3f4a3
CW		 2591 DRM_DEBUG_KMS("initialising LVDS device %d\n", device);
2592
08d9bc92 2593 intel_sdvo_connector = intel_sdvo_connector_alloc();
615fb93f
CW		 2594 if (!intel_sdvo_connector)
2595 return false;
14571b4c 2596
615fb93f
CW		 2597 intel_connector = &intel_sdvo_connector->base;
2598 connector = &intel_connector->base;
4ef69c7a
CW		 2599 encoder->encoder_type = DRM_MODE_ENCODER_LVDS;
2600 connector->connector_type = DRM_MODE_CONNECTOR_LVDS;
2601
2602 if (device == 0) {
2603 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS0;
2604 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS0;
2605 } else if (device == 1) {
2606 intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS1;
2607 intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS1;
2608 }
2609
c393454d
ID		 2610 if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) {
2611 kfree(intel_sdvo_connector);
2612 return false;
2613 }
2614
4ef69c7a 2615 if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector))
32aad86f
CW		 2616 goto err;
2617
2618 return true;
2619
2620err:
34ea3d38 2621 drm_connector_unregister(connector);
123d5c01 2622 intel_sdvo_destroy(connector);
32aad86f 2623 return false;
14571b4c
ZW		 2624}
2625
2626static bool
ea5b213a 2627intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags)
14571b4c 2628{
ea5b213a 2629 intel_sdvo->is_tv = false;
ea5b213a 2630 intel_sdvo->is_lvds = false;
fb7a46f3 2631
14571b4c 2632 /* SDVO requires XXX1 function may not exist unless it has XXX0 function.*/
fb7a46f3 2633
14571b4c 2634 if (flags & SDVO_OUTPUT_TMDS0)
ea5b213a 2635 if (!intel_sdvo_dvi_init(intel_sdvo, 0))
14571b4c
ZW		 2636 return false;
2637
2638 if ((flags & SDVO_TMDS_MASK) == SDVO_TMDS_MASK)
ea5b213a 2639 if (!intel_sdvo_dvi_init(intel_sdvo, 1))
14571b4c
ZW		 2640 return false;
2641
2642 /* TV has no XXX1 function block */
a1f4b7ff 2643 if (flags & SDVO_OUTPUT_SVID0)
ea5b213a 2644 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_SVID0))
14571b4c
ZW		 2645 return false;
2646
2647 if (flags & SDVO_OUTPUT_CVBS0)
ea5b213a 2648 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_CVBS0))
14571b4c 2649 return false;
fb7a46f3 2650
a0b1c7a5
CW		 2651 if (flags & SDVO_OUTPUT_YPRPB0)
2652 if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_YPRPB0))
2653 return false;
2654
14571b4c 2655 if (flags & SDVO_OUTPUT_RGB0)
ea5b213a 2656 if (!intel_sdvo_analog_init(intel_sdvo, 0))
14571b4c
ZW		 2657 return false;
2658
2659 if ((flags & SDVO_RGB_MASK) == SDVO_RGB_MASK)
ea5b213a 2660 if (!intel_sdvo_analog_init(intel_sdvo, 1))
14571b4c
ZW		 2661 return false;
2662
2663 if (flags & SDVO_OUTPUT_LVDS0)
ea5b213a 2664 if (!intel_sdvo_lvds_init(intel_sdvo, 0))
14571b4c
ZW		 2665 return false;
2666
2667 if ((flags & SDVO_LVDS_MASK) == SDVO_LVDS_MASK)
ea5b213a 2668 if (!intel_sdvo_lvds_init(intel_sdvo, 1))
14571b4c 2669 return false;
fb7a46f3 2670
14571b4c 2671 if ((flags & SDVO_OUTPUT_MASK) == 0) {
fb7a46f3 2672 unsigned char bytes[2];
2673
ea5b213a
CW		 2674 intel_sdvo->controlled_output = 0;
2675 memcpy(bytes, &intel_sdvo->caps.output_flags, 2);
51c8b407 2676 DRM_DEBUG_KMS("%s: Unknown SDVO output type (0x%02x%02x)\n",
ea5b213a 2677 SDVO_NAME(intel_sdvo),
51c8b407 2678 bytes[0], bytes[1]);
14571b4c 2679 return false;
fb7a46f3 2680 }
27f8227b 2681 intel_sdvo->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
fb7a46f3 2682
14571b4c 2683 return true;
fb7a46f3 2684}
2685
d0ddfbd3
JN		 2686static void intel_sdvo_output_cleanup(struct intel_sdvo *intel_sdvo)
2687{
2688 struct drm_device *dev = intel_sdvo->base.base.dev;
2689 struct drm_connector *connector, *tmp;
2690
2691 list_for_each_entry_safe(connector, tmp,
2692 &dev->mode_config.connector_list, head) {
d9255d57 2693 if (intel_attached_encoder(connector) == &intel_sdvo->base) {
34ea3d38 2694 drm_connector_unregister(connector);
d0ddfbd3 2695 intel_sdvo_destroy(connector);
d9255d57 2696 }
d0ddfbd3
JN		 2697 }
2698}
2699
32aad86f
CW		 2700static bool intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo,
2701 struct intel_sdvo_connector *intel_sdvo_connector,
2702 int type)
ce6feabd 2703{
4ef69c7a 2704 struct drm_device *dev = intel_sdvo->base.base.dev;
ce6feabd
ZY		 2705 struct intel_sdvo_tv_format format;
2706 uint32_t format_map, i;
ce6feabd 2707
32aad86f
CW		 2708 if (!intel_sdvo_set_target_output(intel_sdvo, type))
2709 return false;
ce6feabd 2710
1a3665c8 2711 BUILD_BUG_ON(sizeof(format) != 6);
32aad86f
CW		 2712 if (!intel_sdvo_get_value(intel_sdvo,
2713 SDVO_CMD_GET_SUPPORTED_TV_FORMATS,
2714 &format, sizeof(format)))
2715 return false;
ce6feabd 2716
32aad86f 2717 memcpy(&format_map, &format, min(sizeof(format_map), sizeof(format)));
ce6feabd
ZY		 2718
2719 if (format_map == 0)
32aad86f 2720 return false;
ce6feabd 2721
615fb93f 2722 intel_sdvo_connector->format_supported_num = 0;
ce6feabd 2723 for (i = 0 ; i < TV_FORMAT_NUM; i++)
40039750
CW		 2724 if (format_map & (1 << i))
2725 intel_sdvo_connector->tv_format_supported[intel_sdvo_connector->format_supported_num++] = i;
ce6feabd
ZY		 2726
2727
c5521706 2728 intel_sdvo_connector->tv_format =
32aad86f
CW		 2729 drm_property_create(dev, DRM_MODE_PROP_ENUM,
2730 "mode", intel_sdvo_connector->format_supported_num);
c5521706 2731 if (!intel_sdvo_connector->tv_format)
fcc8d672 2732 return false;
ce6feabd 2733
615fb93f 2734 for (i = 0; i < intel_sdvo_connector->format_supported_num; i++)
ce6feabd 2735 drm_property_add_enum(
c5521706 2736 intel_sdvo_connector->tv_format, i,
40039750 2737 i, tv_format_names[intel_sdvo_connector->tv_format_supported[i]]);
ce6feabd 2738
40039750 2739 intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[0];
662595df 2740 drm_object_attach_property(&intel_sdvo_connector->base.base.base,
c5521706 2741 intel_sdvo_connector->tv_format, 0);
32aad86f 2742 return true;
ce6feabd
ZY		 2743
2744}
2745
c5521706
CW		 2746#define ENHANCEMENT(name, NAME) do { \
2747 if (enhancements.name) { \
2748 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_MAX_##NAME, &data_value, 4) || \
2749 !intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_##NAME, &response, 2)) \
2750 return false; \
2751 intel_sdvo_connector->max_##name = data_value[0]; \
2752 intel_sdvo_connector->cur_##name = response; \
2753 intel_sdvo_connector->name = \
d9bc3c02 2754 drm_property_create_range(dev, 0, #name, 0, data_value[0]); \
c5521706 2755 if (!intel_sdvo_connector->name) return false; \
662595df 2756 drm_object_attach_property(&connector->base, \
c5521706
CW		 2757 intel_sdvo_connector->name, \
2758 intel_sdvo_connector->cur_##name); \
2759 DRM_DEBUG_KMS(#name ": max %d, default %d, current %d\n", \
2760 data_value[0], data_value[1], response); \
2761 } \
0206e353 2762} while (0)
c5521706
CW		 2763
2764static bool
2765intel_sdvo_create_enhance_property_tv(struct intel_sdvo *intel_sdvo,
2766 struct intel_sdvo_connector *intel_sdvo_connector,
2767 struct intel_sdvo_enhancements_reply enhancements)
b9219c5e 2768{
4ef69c7a 2769 struct drm_device *dev = intel_sdvo->base.base.dev;
32aad86f 2770 struct drm_connector *connector = &intel_sdvo_connector->base.base;
b9219c5e
ZY		 2771 uint16_t response, data_value[2];
2772
c5521706
CW		 2773 /* when horizontal overscan is supported, Add the left/right property */
2774 if (enhancements.overscan_h) {
2775 if (!intel_sdvo_get_value(intel_sdvo,
2776 SDVO_CMD_GET_MAX_OVERSCAN_H,
2777 &data_value, 4))
2778 return false;
32aad86f 2779
c5521706
CW		 2780 if (!intel_sdvo_get_value(intel_sdvo,
2781 SDVO_CMD_GET_OVERSCAN_H,
2782 &response, 2))
2783 return false;
fcc8d672 2784
c5521706
CW		 2785 intel_sdvo_connector->max_hscan = data_value[0];
2786 intel_sdvo_connector->left_margin = data_value[0] - response;
2787 intel_sdvo_connector->right_margin = intel_sdvo_connector->left_margin;
2788 intel_sdvo_connector->left =
d9bc3c02 2789 drm_property_create_range(dev, 0, "left_margin", 0, data_value[0]);
c5521706
CW		 2790 if (!intel_sdvo_connector->left)
2791 return false;
fcc8d672 2792
662595df 2793 drm_object_attach_property(&connector->base,
c5521706
CW		 2794 intel_sdvo_connector->left,
2795 intel_sdvo_connector->left_margin);
fcc8d672 2796
c5521706 2797 intel_sdvo_connector->right =
d9bc3c02 2798 drm_property_create_range(dev, 0, "right_margin", 0, data_value[0]);
c5521706
CW		 2799 if (!intel_sdvo_connector->right)
2800 return false;
32aad86f 2801
662595df 2802 drm_object_attach_property(&connector->base,
c5521706
CW		 2803 intel_sdvo_connector->right,
2804 intel_sdvo_connector->right_margin);
2805 DRM_DEBUG_KMS("h_overscan: max %d, "
2806 "default %d, current %d\n",
2807 data_value[0], data_value[1], response);
2808 }
32aad86f 2809
c5521706
CW		 2810 if (enhancements.overscan_v) {
2811 if (!intel_sdvo_get_value(intel_sdvo,
2812 SDVO_CMD_GET_MAX_OVERSCAN_V,
2813 &data_value, 4))
2814 return false;
fcc8d672 2815
c5521706
CW		 2816 if (!intel_sdvo_get_value(intel_sdvo,
2817 SDVO_CMD_GET_OVERSCAN_V,
2818 &response, 2))
2819 return false;
32aad86f 2820
c5521706
CW		 2821 intel_sdvo_connector->max_vscan = data_value[0];
2822 intel_sdvo_connector->top_margin = data_value[0] - response;
2823 intel_sdvo_connector->bottom_margin = intel_sdvo_connector->top_margin;
2824 intel_sdvo_connector->top =
d9bc3c02
SH		 2825 drm_property_create_range(dev, 0,
2826 "top_margin", 0, data_value[0]);
c5521706
CW		 2827 if (!intel_sdvo_connector->top)
2828 return false;
32aad86f 2829
662595df 2830 drm_object_attach_property(&connector->base,
c5521706
CW		 2831 intel_sdvo_connector->top,
2832 intel_sdvo_connector->top_margin);
fcc8d672 2833
c5521706 2834 intel_sdvo_connector->bottom =
d9bc3c02
SH		 2835 drm_property_create_range(dev, 0,
2836 "bottom_margin", 0, data_value[0]);
c5521706
CW		 2837 if (!intel_sdvo_connector->bottom)
2838 return false;
32aad86f 2839
662595df 2840 drm_object_attach_property(&connector->base,
c5521706
CW		 2841 intel_sdvo_connector->bottom,
2842 intel_sdvo_connector->bottom_margin);
2843 DRM_DEBUG_KMS("v_overscan: max %d, "
2844 "default %d, current %d\n",
2845 data_value[0], data_value[1], response);
2846 }
32aad86f 2847
c5521706
CW		 2848 ENHANCEMENT(hpos, HPOS);
2849 ENHANCEMENT(vpos, VPOS);
2850 ENHANCEMENT(saturation, SATURATION);
2851 ENHANCEMENT(contrast, CONTRAST);
2852 ENHANCEMENT(hue, HUE);
2853 ENHANCEMENT(sharpness, SHARPNESS);
2854 ENHANCEMENT(brightness, BRIGHTNESS);
2855 ENHANCEMENT(flicker_filter, FLICKER_FILTER);
2856 ENHANCEMENT(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE);
2857 ENHANCEMENT(flicker_filter_2d, FLICKER_FILTER_2D);
2858 ENHANCEMENT(tv_chroma_filter, TV_CHROMA_FILTER);
2859 ENHANCEMENT(tv_luma_filter, TV_LUMA_FILTER);
fcc8d672 2860
e044218a
CW		 2861 if (enhancements.dot_crawl) {
2862 if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_DOT_CRAWL, &response, 2))
2863 return false;
2864
2865 intel_sdvo_connector->max_dot_crawl = 1;
2866 intel_sdvo_connector->cur_dot_crawl = response & 0x1;
2867 intel_sdvo_connector->dot_crawl =
d9bc3c02 2868 drm_property_create_range(dev, 0, "dot_crawl", 0, 1);
e044218a
CW		 2869 if (!intel_sdvo_connector->dot_crawl)
2870 return false;
2871
662595df 2872 drm_object_attach_property(&connector->base,
e044218a
CW		 2873 intel_sdvo_connector->dot_crawl,
2874 intel_sdvo_connector->cur_dot_crawl);
2875 DRM_DEBUG_KMS("dot crawl: current %d\n", response);
2876 }
2877
c5521706
CW		 2878 return true;
2879}
32aad86f 2880
c5521706
CW		 2881static bool
2882intel_sdvo_create_enhance_property_lvds(struct intel_sdvo *intel_sdvo,
2883 struct intel_sdvo_connector *intel_sdvo_connector,
2884 struct intel_sdvo_enhancements_reply enhancements)
2885{
4ef69c7a 2886 struct drm_device *dev = intel_sdvo->base.base.dev;
c5521706
CW		 2887 struct drm_connector *connector = &intel_sdvo_connector->base.base;
2888 uint16_t response, data_value[2];
32aad86f 2889
c5521706 2890 ENHANCEMENT(brightness, BRIGHTNESS);
fcc8d672 2891
c5521706
CW		 2892 return true;
2893}
2894#undef ENHANCEMENT
32aad86f 2895
c5521706
CW		 2896static bool intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo,
2897 struct intel_sdvo_connector *intel_sdvo_connector)
2898{
2899 union {
2900 struct intel_sdvo_enhancements_reply reply;
2901 uint16_t response;
2902 } enhancements;
32aad86f 2903
1a3665c8
CW		 2904 BUILD_BUG_ON(sizeof(enhancements) != 2);
2905
cf9a2f3a
CW		 2906 enhancements.response = 0;
2907 intel_sdvo_get_value(intel_sdvo,
2908 SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS,
2909 &enhancements, sizeof(enhancements));
c5521706
CW		 2910 if (enhancements.response == 0) {
2911 DRM_DEBUG_KMS("No enhancement is supported\n");
2912 return true;
b9219c5e 2913 }
32aad86f 2914
c5521706
CW		 2915 if (IS_TV(intel_sdvo_connector))
2916 return intel_sdvo_create_enhance_property_tv(intel_sdvo, intel_sdvo_connector, enhancements.reply);
0206e353 2917 else if (IS_LVDS(intel_sdvo_connector))
c5521706
CW		 2918 return intel_sdvo_create_enhance_property_lvds(intel_sdvo, intel_sdvo_connector, enhancements.reply);
2919 else
2920 return true;
e957d772
CW		 2921}
2922
2923static int intel_sdvo_ddc_proxy_xfer(struct i2c_adapter *adapter,
2924 struct i2c_msg *msgs,
2925 int num)
2926{
2927 struct intel_sdvo *sdvo = adapter->algo_data;
fcc8d672 2928
e957d772
CW		 2929 if (!intel_sdvo_set_control_bus_switch(sdvo, sdvo->ddc_bus))
2930 return -EIO;
2931
2932 return sdvo->i2c->algo->master_xfer(sdvo->i2c, msgs, num);
2933}
2934
2935static u32 intel_sdvo_ddc_proxy_func(struct i2c_adapter *adapter)
2936{
2937 struct intel_sdvo *sdvo = adapter->algo_data;
2938 return sdvo->i2c->algo->functionality(sdvo->i2c);
2939}
2940
2941static const struct i2c_algorithm intel_sdvo_ddc_proxy = {
2942 .master_xfer = intel_sdvo_ddc_proxy_xfer,
2943 .functionality = intel_sdvo_ddc_proxy_func
2944};
2945
2946static bool
2947intel_sdvo_init_ddc_proxy(struct intel_sdvo *sdvo,
2948 struct drm_device *dev)
2949{
2950 sdvo->ddc.owner = THIS_MODULE;
2951 sdvo->ddc.class = I2C_CLASS_DDC;
2952 snprintf(sdvo->ddc.name, I2C_NAME_SIZE, "SDVO DDC proxy");
2953 sdvo->ddc.dev.parent = &dev->pdev->dev;
2954 sdvo->ddc.algo_data = sdvo;
2955 sdvo->ddc.algo = &intel_sdvo_ddc_proxy;
2956
2957 return i2c_add_adapter(&sdvo->ddc) == 0;
b9219c5e
ZY		 2958}
2959
eef4eacb 2960bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, bool is_sdvob)
79e53945 2961{
b01f2c3a 2962 struct drm_i915_private *dev_priv = dev->dev_private;
21d40d37 2963 struct intel_encoder *intel_encoder;
ea5b213a 2964 struct intel_sdvo *intel_sdvo;
79e53945 2965 int i;
b14c5679 2966 intel_sdvo = kzalloc(sizeof(*intel_sdvo), GFP_KERNEL);
ea5b213a 2967 if (!intel_sdvo)
7d57382e 2968 return false;
79e53945 2969
56184e3d 2970 intel_sdvo->sdvo_reg = sdvo_reg;
eef4eacb
DV		 2971 intel_sdvo->is_sdvob = is_sdvob;
2972 intel_sdvo->slave_addr = intel_sdvo_get_slave_addr(dev, intel_sdvo) >> 1;
56184e3d 2973 intel_sdvo_select_i2c_bus(dev_priv, intel_sdvo, sdvo_reg);
fbfcc4f3
JN		 2974 if (!intel_sdvo_init_ddc_proxy(intel_sdvo, dev))
2975 goto err_i2c_bus;
e957d772 2976
56184e3d 2977 /* encoder type will be decided later */
ea5b213a 2978 intel_encoder = &intel_sdvo->base;
21d40d37 2979 intel_encoder->type = INTEL_OUTPUT_SDVO;
373a3cf7 2980 drm_encoder_init(dev, &intel_encoder->base, &intel_sdvo_enc_funcs, 0);
79e53945 2981
79e53945
JB		 2982 /* Read the regs to test if we can talk to the device */
2983 for (i = 0; i < 0x40; i++) {
f899fc64
CW		 2984 u8 byte;
2985
2986 if (!intel_sdvo_read_byte(intel_sdvo, i, &byte)) {
eef4eacb
DV		 2987 DRM_DEBUG_KMS("No SDVO device found on %s\n",
2988 SDVO_NAME(intel_sdvo));
f899fc64 2989 goto err;
79e53945
JB		 2990 }
2991 }
2992
6cc5f341 2993 intel_encoder->compute_config = intel_sdvo_compute_config;
3c65d1d1
VS		 2994 if (HAS_PCH_SPLIT(dev)) {
2995 intel_encoder->disable = pch_disable_sdvo;
2996 intel_encoder->post_disable = pch_post_disable_sdvo;
2997 } else {
2998 intel_encoder->disable = intel_disable_sdvo;
2999 }
192d47a6 3000 intel_encoder->pre_enable = intel_sdvo_pre_enable;
ce22c320 3001 intel_encoder->enable = intel_enable_sdvo;
4ac41f47 3002 intel_encoder->get_hw_state = intel_sdvo_get_hw_state;
045ac3b5 3003 intel_encoder->get_config = intel_sdvo_get_config;
ce22c320 3004
af901ca1 3005 /* In default case sdvo lvds is false */
32aad86f 3006 if (!intel_sdvo_get_capabilities(intel_sdvo, &intel_sdvo->caps))
f899fc64 3007 goto err;
79e53945 3008
ea5b213a
CW		 3009 if (intel_sdvo_output_setup(intel_sdvo,
3010 intel_sdvo->caps.output_flags) != true) {
eef4eacb
DV		 3011 DRM_DEBUG_KMS("SDVO output failed to setup on %s\n",
3012 SDVO_NAME(intel_sdvo));
d0ddfbd3
JN		 3013 /* Output_setup can leave behind connectors! */
3014 goto err_output;
79e53945
JB		 3015 }
3016
7ba220ce
CW		 3017 /* Only enable the hotplug irq if we need it, to work around noisy
3018 * hotplug lines.
3019 */
3020 if (intel_sdvo->hotplug_active) {
3021 intel_encoder->hpd_pin =
3022 intel_sdvo->is_sdvob ? HPD_SDVO_B : HPD_SDVO_C;
3023 }
3024
e506d6fd
DV		 3025 /*
3026 * Cloning SDVO with anything is often impossible, since the SDVO
3027 * encoder can request a special input timing mode. And even if that's
3028 * not the case we have evidence that cloning a plain unscaled mode with
3029 * VGA doesn't really work. Furthermore the cloning flags are way too
3030 * simplistic anyway to express such constraints, so just give up on
3031 * cloning for SDVO encoders.
3032 */
bc079e8b 3033 intel_sdvo->base.cloneable = 0;
e506d6fd 3034
ea5b213a 3035 intel_sdvo_select_ddc_bus(dev_priv, intel_sdvo, sdvo_reg);
e2f0ba97 3036
79e53945 3037 /* Set the input timing to the screen. Assume always input 0. */
32aad86f 3038 if (!intel_sdvo_set_target_input(intel_sdvo))
d0ddfbd3 3039 goto err_output;
79e53945 3040
32aad86f
CW		 3041 if (!intel_sdvo_get_input_pixel_clock_range(intel_sdvo,
3042 &intel_sdvo->pixel_clock_min,
3043 &intel_sdvo->pixel_clock_max))
d0ddfbd3 3044 goto err_output;
79e53945 3045
8a4c47f3 3046 DRM_DEBUG_KMS("%s device VID/DID: %02X:%02X.%02X, "
342dc382 3047 "clock range %dMHz - %dMHz, "
3048 "input 1: %c, input 2: %c, "
3049 "output 1: %c, output 2: %c\n",
ea5b213a
CW		 3050 SDVO_NAME(intel_sdvo),
3051 intel_sdvo->caps.vendor_id, intel_sdvo->caps.device_id,
3052 intel_sdvo->caps.device_rev_id,
3053 intel_sdvo->pixel_clock_min / 1000,
3054 intel_sdvo->pixel_clock_max / 1000,
3055 (intel_sdvo->caps.sdvo_inputs_mask & 0x1) ? 'Y' : 'N',
3056 (intel_sdvo->caps.sdvo_inputs_mask & 0x2) ? 'Y' : 'N',
342dc382 3057 /* check currently supported outputs */
ea5b213a 3058 intel_sdvo->caps.output_flags &
79e53945 3059 (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_RGB0) ? 'Y' : 'N',
ea5b213a 3060 intel_sdvo->caps.output_flags &
79e53945 3061 (SDVO_OUTPUT_TMDS1 | SDVO_OUTPUT_RGB1) ? 'Y' : 'N');
7d57382e 3062 return true;
79e53945 3063
d0ddfbd3
JN		 3064err_output:
3065 intel_sdvo_output_cleanup(intel_sdvo);
3066
f899fc64 3067err:
373a3cf7 3068 drm_encoder_cleanup(&intel_encoder->base);
e957d772 3069 i2c_del_adapter(&intel_sdvo->ddc);
fbfcc4f3
JN		 3070err_i2c_bus:
3071 intel_sdvo_unselect_i2c_bus(intel_sdvo);
ea5b213a 3072 kfree(intel_sdvo);
79e53945 3073
7d57382e 3074 return false;
79e53945 3075}
Linux kernel - Deliverables
This page took 1.112918 seconds and 5 git commands to generate.