Commit | Line | Data |
---|---|---|
9274f4a9 BS |
1 | /* |
2 | * Copyright 2012 Red Hat Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * Authors: Ben Skeggs | |
23 | */ | |
24 | ||
70c0f263 | 25 | #include <subdev/bios.h> |
a10220bb | 26 | #include <subdev/bus.h> |
e0996aea | 27 | #include <subdev/gpio.h> |
4196faa8 | 28 | #include <subdev/i2c.h> |
8aceb7de | 29 | #include <subdev/clock.h> |
aa1b9b48 | 30 | #include <subdev/therm.h> |
d38ac521 | 31 | #include <subdev/mxm.h> |
cb75d97e | 32 | #include <subdev/devinit.h> |
7d9115de | 33 | #include <subdev/mc.h> |
5a5c7432 | 34 | #include <subdev/timer.h> |
861d2107 BS |
35 | #include <subdev/fb.h> |
36 | #include <subdev/ltcg.h> | |
2c1a425e | 37 | #include <subdev/ibus.h> |
3863c9bc BS |
38 | #include <subdev/instmem.h> |
39 | #include <subdev/vm.h> | |
40 | #include <subdev/bar.h> | |
ff4b42c7 | 41 | #include <subdev/pwr.h> |
c9c0ccae | 42 | #include <subdev/volt.h> |
9274f4a9 | 43 | |
dded35de | 44 | #include <engine/device.h> |
ebb945a9 BS |
45 | #include <engine/dmaobj.h> |
46 | #include <engine/fifo.h> | |
47 | #include <engine/software.h> | |
48 | #include <engine/graph.h> | |
49 | #include <engine/disp.h> | |
4f32656d | 50 | #include <engine/copy.h> |
b2f04fc6 | 51 | #include <engine/bsp.h> |
a7416d0d | 52 | #include <engine/vp.h> |
fb9bff26 | 53 | #include <engine/ppp.h> |
aa4d7a4d | 54 | #include <engine/perfmon.h> |
ebb945a9 | 55 | |
9274f4a9 BS |
56 | int |
57 | nve0_identify(struct nouveau_device *device) | |
58 | { | |
59 | switch (device->chipset) { | |
60 | case 0xe4: | |
2094dd82 | 61 | device->cname = "GK104"; |
70c0f263 | 62 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
d93174ec | 63 | device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass; |
0ff32977 | 64 | device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass; |
7c856522 | 65 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass; |
bc79202f | 66 | device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass; |
d38ac521 | 67 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
cf336014 | 68 | device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass; |
1b4fea0f | 69 | device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass; |
48ae0b35 | 70 | device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass; |
5a5c7432 | 71 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
aae95ca7 | 72 | device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass; |
f6bad8ab | 73 | device->oclass[NVDEV_SUBDEV_LTCG ] = gf100_ltcg_oclass; |
2c1a425e | 74 | device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass; |
24a4ae86 | 75 | device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass; |
3863c9bc BS |
76 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
77 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; | |
61854bdb | 78 | device->oclass[NVDEV_SUBDEV_PWR ] = gk104_pwr_oclass; |
c9c0ccae | 79 | device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass; |
344e107d | 80 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvd0_dmaeng_oclass; |
16c4f227 | 81 | device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass; |
c46c3ddf | 82 | device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass; |
30f4e087 | 83 | device->oclass[NVDEV_ENGINE_GR ] = nve4_graph_oclass; |
a8f8b489 | 84 | device->oclass[NVDEV_ENGINE_DISP ] = nve0_disp_oclass; |
4f32656d BS |
85 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass; |
86 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass; | |
b0bc5304 | 87 | device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass; |
b2f04fc6 | 88 | device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass; |
a7416d0d | 89 | device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass; |
fb9bff26 | 90 | device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass; |
aa4d7a4d | 91 | device->oclass[NVDEV_ENGINE_PERFMON] = &nve0_perfmon_oclass; |
9274f4a9 BS |
92 | break; |
93 | case 0xe7: | |
2094dd82 | 94 | device->cname = "GK107"; |
70c0f263 | 95 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; |
d93174ec | 96 | device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass; |
0ff32977 | 97 | device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass; |
7c856522 | 98 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass; |
bc79202f | 99 | device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass; |
d38ac521 | 100 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
cf336014 | 101 | device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass; |
1b4fea0f | 102 | device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass; |
48ae0b35 | 103 | device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass; |
5a5c7432 | 104 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
aae95ca7 | 105 | device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass; |
f6bad8ab | 106 | device->oclass[NVDEV_SUBDEV_LTCG ] = gf100_ltcg_oclass; |
caba5570 | 107 | device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass; |
24a4ae86 | 108 | device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass; |
caba5570 BS |
109 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
110 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; | |
adec9bc3 | 111 | device->oclass[NVDEV_SUBDEV_PWR ] = nvd0_pwr_oclass; |
c9c0ccae | 112 | device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass; |
caba5570 | 113 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvd0_dmaeng_oclass; |
16c4f227 | 114 | device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass; |
c46c3ddf | 115 | device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass; |
30f4e087 | 116 | device->oclass[NVDEV_ENGINE_GR ] = nve4_graph_oclass; |
a8f8b489 | 117 | device->oclass[NVDEV_ENGINE_DISP ] = nve0_disp_oclass; |
caba5570 BS |
118 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass; |
119 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass; | |
b0bc5304 | 120 | device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass; |
caba5570 BS |
121 | device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass; |
122 | device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass; | |
123 | device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass; | |
aa4d7a4d | 124 | device->oclass[NVDEV_ENGINE_PERFMON] = &nve0_perfmon_oclass; |
caba5570 BS |
125 | break; |
126 | case 0xe6: | |
127 | device->cname = "GK106"; | |
128 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; | |
d93174ec | 129 | device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass; |
0ff32977 | 130 | device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass; |
7c856522 | 131 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass; |
bc79202f | 132 | device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass; |
caba5570 | 133 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; |
cf336014 | 134 | device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass; |
1b4fea0f | 135 | device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass; |
48ae0b35 | 136 | device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass; |
caba5570 | 137 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
aae95ca7 | 138 | device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass; |
f6bad8ab | 139 | device->oclass[NVDEV_SUBDEV_LTCG ] = gf100_ltcg_oclass; |
2c1a425e | 140 | device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass; |
24a4ae86 | 141 | device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass; |
3863c9bc BS |
142 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
143 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; | |
61854bdb | 144 | device->oclass[NVDEV_SUBDEV_PWR ] = gk104_pwr_oclass; |
c9c0ccae | 145 | device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass; |
344e107d | 146 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvd0_dmaeng_oclass; |
16c4f227 | 147 | device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass; |
c46c3ddf | 148 | device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass; |
30f4e087 | 149 | device->oclass[NVDEV_ENGINE_GR ] = nve4_graph_oclass; |
a8f8b489 | 150 | device->oclass[NVDEV_ENGINE_DISP ] = nve0_disp_oclass; |
4f32656d BS |
151 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass; |
152 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass; | |
b0bc5304 | 153 | device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass; |
b2f04fc6 | 154 | device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass; |
a7416d0d | 155 | device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass; |
fb9bff26 | 156 | device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass; |
aa4d7a4d | 157 | device->oclass[NVDEV_ENGINE_PERFMON] = &nve0_perfmon_oclass; |
9274f4a9 | 158 | break; |
52e98f1a AC |
159 | case 0xea: |
160 | device->cname = "GK20A"; | |
161 | device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass; | |
162 | device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass; | |
163 | device->oclass[NVDEV_SUBDEV_TIMER ] = &gk20a_timer_oclass; | |
164 | device->oclass[NVDEV_SUBDEV_FB ] = gk20a_fb_oclass; | |
165 | device->oclass[NVDEV_SUBDEV_IBUS ] = &gk20a_ibus_oclass; | |
166 | device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass; | |
167 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; | |
168 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; | |
169 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvd0_dmaeng_oclass; | |
170 | device->oclass[NVDEV_ENGINE_FIFO ] = gk20a_fifo_oclass; | |
171 | device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass; | |
172 | device->oclass[NVDEV_ENGINE_GR ] = gk20a_graph_oclass; | |
173 | device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass; | |
174 | device->oclass[NVDEV_ENGINE_PERFMON] = &nve0_perfmon_oclass; | |
175 | break; | |
7b4f638b BS |
176 | case 0xf0: |
177 | device->cname = "GK110"; | |
178 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; | |
d93174ec | 179 | device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass; |
0ff32977 | 180 | device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass; |
7c856522 | 181 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass; |
7b4f638b BS |
182 | device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass; |
183 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; | |
cf336014 | 184 | device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass; |
1b4fea0f | 185 | device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass; |
48ae0b35 | 186 | device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass; |
7b4f638b | 187 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
aae95ca7 | 188 | device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass; |
f6bad8ab | 189 | device->oclass[NVDEV_SUBDEV_LTCG ] = gf100_ltcg_oclass; |
9abdbab0 JR |
190 | device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass; |
191 | device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass; | |
192 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; | |
193 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; | |
adec9bc3 | 194 | device->oclass[NVDEV_SUBDEV_PWR ] = nvd0_pwr_oclass; |
9abdbab0 JR |
195 | device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass; |
196 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvd0_dmaeng_oclass; | |
197 | device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass; | |
198 | device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass; | |
199 | device->oclass[NVDEV_ENGINE_GR ] = nvf0_graph_oclass; | |
200 | device->oclass[NVDEV_ENGINE_DISP ] = nvf0_disp_oclass; | |
201 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass; | |
202 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass; | |
203 | device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass; | |
9abdbab0 JR |
204 | device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass; |
205 | device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass; | |
206 | device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass; | |
9abdbab0 JR |
207 | device->oclass[NVDEV_ENGINE_PERFMON] = &nvf0_perfmon_oclass; |
208 | break; | |
209 | case 0xf1: | |
210 | device->cname = "GK110B"; | |
211 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; | |
d93174ec | 212 | device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass; |
c26fe843 | 213 | device->oclass[NVDEV_SUBDEV_I2C ] = nvd0_i2c_oclass; |
9abdbab0 JR |
214 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass; |
215 | device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass; | |
216 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; | |
217 | device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass; | |
218 | device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass; | |
219 | device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass; | |
220 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; | |
221 | device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass; | |
222 | device->oclass[NVDEV_SUBDEV_LTCG ] = gf100_ltcg_oclass; | |
7b4f638b | 223 | device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass; |
24a4ae86 | 224 | device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass; |
7b4f638b BS |
225 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
226 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; | |
adec9bc3 | 227 | device->oclass[NVDEV_SUBDEV_PWR ] = nvd0_pwr_oclass; |
c9c0ccae | 228 | device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass; |
7b4f638b | 229 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvd0_dmaeng_oclass; |
16c4f227 | 230 | device->oclass[NVDEV_ENGINE_FIFO ] = nve0_fifo_oclass; |
c46c3ddf | 231 | device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass; |
579b7f3f | 232 | device->oclass[NVDEV_ENGINE_GR ] = gk110b_graph_oclass; |
a8f8b489 | 233 | device->oclass[NVDEV_ENGINE_DISP ] = nvf0_disp_oclass; |
7b4f638b BS |
234 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass; |
235 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass; | |
236 | device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass; | |
237 | device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass; | |
238 | device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass; | |
239 | device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass; | |
aa4d7a4d | 240 | device->oclass[NVDEV_ENGINE_PERFMON] = &nvf0_perfmon_oclass; |
aabf19c2 BS |
241 | break; |
242 | case 0x108: | |
243 | device->cname = "GK208"; | |
244 | device->oclass[NVDEV_SUBDEV_VBIOS ] = &nouveau_bios_oclass; | |
d93174ec | 245 | device->oclass[NVDEV_SUBDEV_GPIO ] = nve0_gpio_oclass; |
0ff32977 | 246 | device->oclass[NVDEV_SUBDEV_I2C ] = nve0_i2c_oclass; |
7c856522 | 247 | device->oclass[NVDEV_SUBDEV_CLOCK ] = &nve0_clock_oclass; |
aabf19c2 BS |
248 | device->oclass[NVDEV_SUBDEV_THERM ] = &nvd0_therm_oclass; |
249 | device->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass; | |
cf336014 | 250 | device->oclass[NVDEV_SUBDEV_DEVINIT] = nvc0_devinit_oclass; |
aabf19c2 | 251 | device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass; |
48ae0b35 | 252 | device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass; |
aabf19c2 | 253 | device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass; |
aae95ca7 | 254 | device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass; |
f6bad8ab | 255 | device->oclass[NVDEV_SUBDEV_LTCG ] = gf100_ltcg_oclass; |
aabf19c2 | 256 | device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass; |
24a4ae86 | 257 | device->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass; |
aabf19c2 BS |
258 | device->oclass[NVDEV_SUBDEV_VM ] = &nvc0_vmmgr_oclass; |
259 | device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; | |
adec9bc3 | 260 | device->oclass[NVDEV_SUBDEV_PWR ] = nv108_pwr_oclass; |
c9c0ccae | 261 | device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass; |
aabf19c2 | 262 | device->oclass[NVDEV_ENGINE_DMAOBJ ] = &nvd0_dmaeng_oclass; |
a763951a | 263 | device->oclass[NVDEV_ENGINE_FIFO ] = nv108_fifo_oclass; |
aabf19c2 | 264 | device->oclass[NVDEV_ENGINE_SW ] = nvc0_software_oclass; |
96616b4c | 265 | device->oclass[NVDEV_ENGINE_GR ] = nv108_graph_oclass; |
a8f8b489 | 266 | device->oclass[NVDEV_ENGINE_DISP ] = nvf0_disp_oclass; |
aabf19c2 BS |
267 | device->oclass[NVDEV_ENGINE_COPY0 ] = &nve0_copy0_oclass; |
268 | device->oclass[NVDEV_ENGINE_COPY1 ] = &nve0_copy1_oclass; | |
269 | device->oclass[NVDEV_ENGINE_COPY2 ] = &nve0_copy2_oclass; | |
270 | device->oclass[NVDEV_ENGINE_BSP ] = &nve0_bsp_oclass; | |
271 | device->oclass[NVDEV_ENGINE_VP ] = &nve0_vp_oclass; | |
272 | device->oclass[NVDEV_ENGINE_PPP ] = &nvc0_ppp_oclass; | |
7b4f638b | 273 | break; |
9274f4a9 BS |
274 | default: |
275 | nv_fatal(device, "unknown Kepler chipset\n"); | |
276 | return -EINVAL; | |
277 | } | |
278 | ||
279 | return 0; | |
280 | } |