Commit | Line | Data |
---|---|---|
a032fb9d AC |
1 | /* |
2 | * Copyright (c) 2015, NVIDIA CORPORATION. All rights reserved. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
18 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
19 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
20 | * DEALINGS IN THE SOFTWARE. | |
21 | */ | |
22 | #include "gk20a.h" | |
23 | #include "ctxgf100.h" | |
24 | ||
a032fb9d AC |
25 | #include <subdev/timer.h> |
26 | ||
27f3d6cf | 27 | #include <nvif/class.h> |
a032fb9d AC |
28 | |
29 | static void | |
bfee3f3d | 30 | gm20b_gr_init_gpc_mmu(struct gf100_gr *gr) |
a032fb9d | 31 | { |
276836d4 | 32 | struct nvkm_device *device = gr->base.engine.subdev.device; |
a032fb9d AC |
33 | u32 val; |
34 | ||
35 | /* TODO this needs to be removed once secure boot works */ | |
36 | if (1) { | |
276836d4 | 37 | nvkm_wr32(device, 0x100ce4, 0xffffffff); |
a032fb9d AC |
38 | } |
39 | ||
40 | /* TODO update once secure boot works */ | |
276836d4 | 41 | val = nvkm_rd32(device, 0x100c80); |
a032fb9d | 42 | val &= 0xf000087f; |
276836d4 BS |
43 | nvkm_wr32(device, 0x418880, val); |
44 | nvkm_wr32(device, 0x418890, 0); | |
45 | nvkm_wr32(device, 0x418894, 0); | |
a032fb9d | 46 | |
276836d4 BS |
47 | nvkm_wr32(device, 0x4188b0, nvkm_rd32(device, 0x100cc4)); |
48 | nvkm_wr32(device, 0x4188b4, nvkm_rd32(device, 0x100cc8)); | |
49 | nvkm_wr32(device, 0x4188b8, nvkm_rd32(device, 0x100ccc)); | |
a032fb9d | 50 | |
276836d4 | 51 | nvkm_wr32(device, 0x4188ac, nvkm_rd32(device, 0x100800)); |
a032fb9d AC |
52 | } |
53 | ||
54 | static void | |
bfee3f3d | 55 | gm20b_gr_set_hww_esr_report_mask(struct gf100_gr *gr) |
a032fb9d | 56 | { |
276836d4 BS |
57 | struct nvkm_device *device = gr->base.engine.subdev.device; |
58 | nvkm_wr32(device, 0x419e44, 0xdffffe); | |
59 | nvkm_wr32(device, 0x419e4c, 0x5); | |
a032fb9d AC |
60 | } |
61 | ||
27f3d6cf BS |
62 | static const struct gf100_gr_func |
63 | gm20b_gr = { | |
64 | .grctx = &gm20b_grctx, | |
65 | .sclass = { | |
66 | { -1, -1, FERMI_TWOD_A }, | |
67 | { -1, -1, KEPLER_INLINE_TO_MEMORY_B }, | |
68 | { -1, -1, MAXWELL_B, &gf100_fermi }, | |
69 | { -1, -1, MAXWELL_COMPUTE_B }, | |
70 | {} | |
71 | } | |
72 | }; | |
73 | ||
a032fb9d AC |
74 | struct nvkm_oclass * |
75 | gm20b_gr_oclass = &(struct gk20a_gr_oclass) { | |
76 | .gf100 = { | |
77 | .base.handle = NV_ENGINE(GR, 0x2b), | |
78 | .base.ofuncs = &(struct nvkm_ofuncs) { | |
79 | .ctor = gk20a_gr_ctor, | |
80 | .dtor = gf100_gr_dtor, | |
81 | .init = gk20a_gr_init, | |
82 | .fini = _nvkm_gr_fini, | |
83 | }, | |
27f3d6cf | 84 | .func = &gm20b_gr, |
a032fb9d AC |
85 | .ppc_nr = 1, |
86 | }, | |
87 | .init_gpc_mmu = gm20b_gr_init_gpc_mmu, | |
88 | .set_hww_esr_report_mask = gm20b_gr_set_hww_esr_report_mask, | |
89 | }.gf100.base; |