Commit | Line | Data |
---|---|---|
746c1aa4 DA |
1 | /* |
2 | * Copyright 2007-8 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice shall be included in | |
13 | * all copies or substantial portions of the Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
21 | * OTHER DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: Dave Airlie | |
24 | * Alex Deucher | |
8d1c702a | 25 | * Jerome Glisse |
746c1aa4 | 26 | */ |
760285e7 DH |
27 | #include <drm/drmP.h> |
28 | #include <drm/radeon_drm.h> | |
746c1aa4 DA |
29 | #include "radeon.h" |
30 | ||
31 | #include "atom.h" | |
32 | #include "atom-bits.h" | |
760285e7 | 33 | #include <drm/drm_dp_helper.h> |
746c1aa4 | 34 | |
f92a8b67 | 35 | /* move these to drm_dp_helper.c/h */ |
5801ead6 | 36 | #define DP_LINK_CONFIGURATION_SIZE 9 |
1a644cd4 | 37 | #define DP_DPCD_SIZE DP_RECEIVER_CAP_SIZE |
5801ead6 AD |
38 | |
39 | static char *voltage_names[] = { | |
40 | "0.4V", "0.6V", "0.8V", "1.2V" | |
41 | }; | |
42 | static char *pre_emph_names[] = { | |
43 | "0dB", "3.5dB", "6dB", "9.5dB" | |
44 | }; | |
f92a8b67 | 45 | |
224d94b1 | 46 | /***** radeon AUX functions *****/ |
34be8c9a AD |
47 | |
48 | /* Atom needs data in little endian format | |
49 | * so swap as appropriate when copying data to | |
50 | * or from atom. Note that atom operates on | |
51 | * dw units. | |
52 | */ | |
4543eda5 | 53 | void radeon_atom_copy_swap(u8 *dst, u8 *src, u8 num_bytes, bool to_le) |
34be8c9a AD |
54 | { |
55 | #ifdef __BIG_ENDIAN | |
56 | u8 src_tmp[20], dst_tmp[20]; /* used for byteswapping */ | |
57 | u32 *dst32, *src32; | |
58 | int i; | |
59 | ||
60 | memcpy(src_tmp, src, num_bytes); | |
61 | src32 = (u32 *)src_tmp; | |
62 | dst32 = (u32 *)dst_tmp; | |
63 | if (to_le) { | |
64 | for (i = 0; i < ((num_bytes + 3) / 4); i++) | |
65 | dst32[i] = cpu_to_le32(src32[i]); | |
66 | memcpy(dst, dst_tmp, num_bytes); | |
67 | } else { | |
68 | u8 dws = num_bytes & ~3; | |
69 | for (i = 0; i < ((num_bytes + 3) / 4); i++) | |
70 | dst32[i] = le32_to_cpu(src32[i]); | |
71 | memcpy(dst, dst_tmp, dws); | |
72 | if (num_bytes % 4) { | |
73 | for (i = 0; i < (num_bytes % 4); i++) | |
74 | dst[dws+i] = dst_tmp[dws+i]; | |
75 | } | |
76 | } | |
77 | #else | |
78 | memcpy(dst, src, num_bytes); | |
79 | #endif | |
80 | } | |
81 | ||
224d94b1 AD |
82 | union aux_channel_transaction { |
83 | PROCESS_AUX_CHANNEL_TRANSACTION_PS_ALLOCATION v1; | |
84 | PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2 v2; | |
f92a8b67 AD |
85 | }; |
86 | ||
224d94b1 AD |
87 | static int radeon_process_aux_ch(struct radeon_i2c_chan *chan, |
88 | u8 *send, int send_bytes, | |
89 | u8 *recv, int recv_size, | |
90 | u8 delay, u8 *ack) | |
91 | { | |
92 | struct drm_device *dev = chan->dev; | |
93 | struct radeon_device *rdev = dev->dev_private; | |
94 | union aux_channel_transaction args; | |
95 | int index = GetIndexIntoMasterTable(COMMAND, ProcessAuxChannelTransaction); | |
96 | unsigned char *base; | |
97 | int recv_bytes; | |
831719d6 | 98 | int r = 0; |
224d94b1 AD |
99 | |
100 | memset(&args, 0, sizeof(args)); | |
f92a8b67 | 101 | |
831719d6 | 102 | mutex_lock(&chan->mutex); |
1c949842 | 103 | mutex_lock(&rdev->mode_info.atom_context->scratch_mutex); |
831719d6 | 104 | |
97412a7a | 105 | base = (unsigned char *)(rdev->mode_info.atom_context->scratch + 1); |
224d94b1 | 106 | |
4543eda5 | 107 | radeon_atom_copy_swap(base, send, send_bytes, true); |
224d94b1 | 108 | |
34be8c9a AD |
109 | args.v1.lpAuxRequest = cpu_to_le16((u16)(0 + 4)); |
110 | args.v1.lpDataOut = cpu_to_le16((u16)(16 + 4)); | |
224d94b1 AD |
111 | args.v1.ucDataOutLen = 0; |
112 | args.v1.ucChannelID = chan->rec.i2c_id; | |
113 | args.v1.ucDelay = delay / 10; | |
114 | if (ASIC_IS_DCE4(rdev)) | |
115 | args.v2.ucHPD_ID = chan->rec.hpd; | |
116 | ||
1c949842 | 117 | atom_execute_table_scratch_unlocked(rdev->mode_info.atom_context, index, (uint32_t *)&args); |
224d94b1 AD |
118 | |
119 | *ack = args.v1.ucReplyStatus; | |
120 | ||
121 | /* timeout */ | |
122 | if (args.v1.ucReplyStatus == 1) { | |
123 | DRM_DEBUG_KMS("dp_aux_ch timeout\n"); | |
831719d6 AD |
124 | r = -ETIMEDOUT; |
125 | goto done; | |
224d94b1 AD |
126 | } |
127 | ||
128 | /* flags not zero */ | |
129 | if (args.v1.ucReplyStatus == 2) { | |
130 | DRM_DEBUG_KMS("dp_aux_ch flags not zero\n"); | |
f6be5e64 | 131 | r = -EIO; |
831719d6 | 132 | goto done; |
224d94b1 AD |
133 | } |
134 | ||
135 | /* error */ | |
136 | if (args.v1.ucReplyStatus == 3) { | |
137 | DRM_DEBUG_KMS("dp_aux_ch error\n"); | |
831719d6 AD |
138 | r = -EIO; |
139 | goto done; | |
224d94b1 AD |
140 | } |
141 | ||
142 | recv_bytes = args.v1.ucDataOutLen; | |
143 | if (recv_bytes > recv_size) | |
144 | recv_bytes = recv_size; | |
145 | ||
146 | if (recv && recv_size) | |
4543eda5 | 147 | radeon_atom_copy_swap(recv, base + 16, recv_bytes, false); |
224d94b1 | 148 | |
831719d6 AD |
149 | r = recv_bytes; |
150 | done: | |
1c949842 | 151 | mutex_unlock(&rdev->mode_info.atom_context->scratch_mutex); |
831719d6 AD |
152 | mutex_unlock(&chan->mutex); |
153 | ||
154 | return r; | |
224d94b1 AD |
155 | } |
156 | ||
25377b92 AD |
157 | #define BARE_ADDRESS_SIZE 3 |
158 | #define HEADER_SIZE (BARE_ADDRESS_SIZE + 1) | |
5801ead6 | 159 | |
496263bf | 160 | static ssize_t |
875711f0 | 161 | radeon_dp_aux_transfer_atom(struct drm_dp_aux *aux, struct drm_dp_aux_msg *msg) |
f92a8b67 | 162 | { |
496263bf AD |
163 | struct radeon_i2c_chan *chan = |
164 | container_of(aux, struct radeon_i2c_chan, aux); | |
224d94b1 | 165 | int ret; |
496263bf AD |
166 | u8 tx_buf[20]; |
167 | size_t tx_size; | |
168 | u8 ack, delay = 0; | |
169 | ||
170 | if (WARN_ON(msg->size > 16)) | |
171 | return -E2BIG; | |
172 | ||
173 | tx_buf[0] = msg->address & 0xff; | |
3f8340cc VS |
174 | tx_buf[1] = (msg->address >> 8) & 0xff; |
175 | tx_buf[2] = (msg->request << 4) | | |
176 | ((msg->address >> 16) & 0xf); | |
25377b92 | 177 | tx_buf[3] = msg->size ? (msg->size - 1) : 0; |
496263bf AD |
178 | |
179 | switch (msg->request & ~DP_AUX_I2C_MOT) { | |
180 | case DP_AUX_NATIVE_WRITE: | |
181 | case DP_AUX_I2C_WRITE: | |
1f75b29d | 182 | case DP_AUX_I2C_WRITE_STATUS_UPDATE: |
94a47c49 AD |
183 | /* The atom implementation only supports writes with a max payload of |
184 | * 12 bytes since it uses 4 bits for the total count (header + payload) | |
185 | * in the parameter space. The atom interface supports 16 byte | |
186 | * payloads for reads. The hw itself supports up to 16 bytes of payload. | |
187 | */ | |
188 | if (WARN_ON_ONCE(msg->size > 12)) | |
189 | return -E2BIG; | |
25377b92 AD |
190 | /* tx_size needs to be 4 even for bare address packets since the atom |
191 | * table needs the info in tx_buf[3]. | |
192 | */ | |
496263bf | 193 | tx_size = HEADER_SIZE + msg->size; |
25377b92 AD |
194 | if (msg->size == 0) |
195 | tx_buf[3] |= BARE_ADDRESS_SIZE << 4; | |
196 | else | |
197 | tx_buf[3] |= tx_size << 4; | |
496263bf AD |
198 | memcpy(tx_buf + HEADER_SIZE, msg->buffer, msg->size); |
199 | ret = radeon_process_aux_ch(chan, | |
200 | tx_buf, tx_size, NULL, 0, delay, &ack); | |
201 | if (ret >= 0) | |
202 | /* Return payload size. */ | |
203 | ret = msg->size; | |
204 | break; | |
205 | case DP_AUX_NATIVE_READ: | |
206 | case DP_AUX_I2C_READ: | |
25377b92 AD |
207 | /* tx_size needs to be 4 even for bare address packets since the atom |
208 | * table needs the info in tx_buf[3]. | |
209 | */ | |
496263bf | 210 | tx_size = HEADER_SIZE; |
25377b92 AD |
211 | if (msg->size == 0) |
212 | tx_buf[3] |= BARE_ADDRESS_SIZE << 4; | |
213 | else | |
214 | tx_buf[3] |= tx_size << 4; | |
496263bf AD |
215 | ret = radeon_process_aux_ch(chan, |
216 | tx_buf, tx_size, msg->buffer, msg->size, delay, &ack); | |
217 | break; | |
218 | default: | |
219 | ret = -EINVAL; | |
220 | break; | |
224d94b1 | 221 | } |
6375bda0 | 222 | |
25377b92 | 223 | if (ret >= 0) |
496263bf | 224 | msg->reply = ack >> 4; |
f92a8b67 | 225 | |
496263bf | 226 | return ret; |
224d94b1 AD |
227 | } |
228 | ||
496263bf | 229 | void radeon_dp_aux_init(struct radeon_connector *radeon_connector) |
224d94b1 | 230 | { |
875711f0 DA |
231 | struct drm_device *dev = radeon_connector->base.dev; |
232 | struct radeon_device *rdev = dev->dev_private; | |
224d94b1 | 233 | int ret; |
f92a8b67 | 234 | |
ad47b8fa | 235 | radeon_connector->ddc_bus->rec.hpd = radeon_connector->hpd.hpd; |
379dfc25 | 236 | radeon_connector->ddc_bus->aux.dev = radeon_connector->base.kdev; |
875711f0 DA |
237 | if (ASIC_IS_DCE5(rdev)) { |
238 | if (radeon_auxch) | |
239 | radeon_connector->ddc_bus->aux.transfer = radeon_dp_aux_transfer_native; | |
240 | else | |
241 | radeon_connector->ddc_bus->aux.transfer = radeon_dp_aux_transfer_atom; | |
242 | } else { | |
243 | radeon_connector->ddc_bus->aux.transfer = radeon_dp_aux_transfer_atom; | |
244 | } | |
4f71d0cb DA |
245 | |
246 | ret = drm_dp_aux_register(&radeon_connector->ddc_bus->aux); | |
379dfc25 AD |
247 | if (!ret) |
248 | radeon_connector->ddc_bus->has_aux = true; | |
f92a8b67 | 249 | |
4f71d0cb | 250 | WARN(ret, "drm_dp_aux_register() failed with error %d\n", ret); |
5801ead6 AD |
251 | } |
252 | ||
224d94b1 AD |
253 | /***** general DP utility functions *****/ |
254 | ||
9cecb371 SJ |
255 | #define DP_VOLTAGE_MAX DP_TRAIN_VOLTAGE_SWING_LEVEL_3 |
256 | #define DP_PRE_EMPHASIS_MAX DP_TRAIN_PRE_EMPH_LEVEL_3 | |
5801ead6 | 257 | |
0c3a8840 | 258 | static void dp_get_adjust_train(const u8 link_status[DP_LINK_STATUS_SIZE], |
5801ead6 AD |
259 | int lane_count, |
260 | u8 train_set[4]) | |
261 | { | |
262 | u8 v = 0; | |
263 | u8 p = 0; | |
264 | int lane; | |
265 | ||
266 | for (lane = 0; lane < lane_count; lane++) { | |
0f037bde DV |
267 | u8 this_v = drm_dp_get_adjust_request_voltage(link_status, lane); |
268 | u8 this_p = drm_dp_get_adjust_request_pre_emphasis(link_status, lane); | |
5801ead6 | 269 | |
d9fdaafb | 270 | DRM_DEBUG_KMS("requested signal parameters: lane %d voltage %s pre_emph %s\n", |
53c1e09f AD |
271 | lane, |
272 | voltage_names[this_v >> DP_TRAIN_VOLTAGE_SWING_SHIFT], | |
273 | pre_emph_names[this_p >> DP_TRAIN_PRE_EMPHASIS_SHIFT]); | |
5801ead6 AD |
274 | |
275 | if (this_v > v) | |
276 | v = this_v; | |
277 | if (this_p > p) | |
278 | p = this_p; | |
279 | } | |
280 | ||
281 | if (v >= DP_VOLTAGE_MAX) | |
224d94b1 | 282 | v |= DP_TRAIN_MAX_SWING_REACHED; |
5801ead6 | 283 | |
224d94b1 AD |
284 | if (p >= DP_PRE_EMPHASIS_MAX) |
285 | p |= DP_TRAIN_MAX_PRE_EMPHASIS_REACHED; | |
5801ead6 | 286 | |
d9fdaafb | 287 | DRM_DEBUG_KMS("using signal parameters: voltage %s pre_emph %s\n", |
53c1e09f AD |
288 | voltage_names[(v & DP_TRAIN_VOLTAGE_SWING_MASK) >> DP_TRAIN_VOLTAGE_SWING_SHIFT], |
289 | pre_emph_names[(p & DP_TRAIN_PRE_EMPHASIS_MASK) >> DP_TRAIN_PRE_EMPHASIS_SHIFT]); | |
5801ead6 AD |
290 | |
291 | for (lane = 0; lane < 4; lane++) | |
292 | train_set[lane] = v | p; | |
293 | } | |
294 | ||
224d94b1 AD |
295 | /* convert bits per color to bits per pixel */ |
296 | /* get bpc from the EDID */ | |
297 | static int convert_bpc_to_bpp(int bpc) | |
746c1aa4 | 298 | { |
224d94b1 AD |
299 | if (bpc == 0) |
300 | return 24; | |
301 | else | |
302 | return bpc * 3; | |
303 | } | |
746c1aa4 | 304 | |
224d94b1 | 305 | /***** radeon specific DP functions *****/ |
746c1aa4 | 306 | |
092c96a8 AD |
307 | int radeon_dp_get_dp_link_config(struct drm_connector *connector, |
308 | const u8 dpcd[DP_DPCD_SIZE], | |
309 | unsigned pix_clock, | |
310 | unsigned *dp_lanes, unsigned *dp_rate) | |
224d94b1 | 311 | { |
eccea792 | 312 | int bpp = convert_bpc_to_bpp(radeon_get_monitor_bpc(connector)); |
092c96a8 AD |
313 | static const unsigned link_rates[3] = { 162000, 270000, 540000 }; |
314 | unsigned max_link_rate = drm_dp_max_link_rate(dpcd); | |
315 | unsigned max_lane_num = drm_dp_max_lane_count(dpcd); | |
316 | unsigned lane_num, i, max_pix_clock; | |
317 | ||
c8213a63 AD |
318 | if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) == |
319 | ENCODER_OBJECT_ID_NUTMEG) { | |
320 | for (lane_num = 1; lane_num <= max_lane_num; lane_num <<= 1) { | |
321 | max_pix_clock = (lane_num * 270000 * 8) / bpp; | |
092c96a8 AD |
322 | if (max_pix_clock >= pix_clock) { |
323 | *dp_lanes = lane_num; | |
c8213a63 | 324 | *dp_rate = 270000; |
092c96a8 AD |
325 | return 0; |
326 | } | |
327 | } | |
c8213a63 AD |
328 | } else { |
329 | for (lane_num = 1; lane_num <= max_lane_num; lane_num <<= 1) { | |
330 | for (i = 0; i < ARRAY_SIZE(link_rates) && link_rates[i] <= max_link_rate; i++) { | |
331 | max_pix_clock = (lane_num * link_rates[i] * 8) / bpp; | |
332 | if (max_pix_clock >= pix_clock) { | |
333 | *dp_lanes = lane_num; | |
334 | *dp_rate = link_rates[i]; | |
335 | return 0; | |
336 | } | |
337 | } | |
338 | } | |
834b2904 | 339 | } |
224d94b1 | 340 | |
092c96a8 | 341 | return -EINVAL; |
746c1aa4 DA |
342 | } |
343 | ||
834b2904 AD |
344 | static u8 radeon_dp_encoder_service(struct radeon_device *rdev, |
345 | int action, int dp_clock, | |
224d94b1 | 346 | u8 ucconfig, u8 lane_num) |
5801ead6 AD |
347 | { |
348 | DP_ENCODER_SERVICE_PARAMETERS args; | |
349 | int index = GetIndexIntoMasterTable(COMMAND, DPEncoderService); | |
350 | ||
351 | memset(&args, 0, sizeof(args)); | |
352 | args.ucLinkClock = dp_clock / 10; | |
353 | args.ucConfig = ucconfig; | |
354 | args.ucAction = action; | |
355 | args.ucLaneNum = lane_num; | |
356 | args.ucStatus = 0; | |
357 | ||
358 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
359 | return args.ucStatus; | |
360 | } | |
361 | ||
362 | u8 radeon_dp_getsinktype(struct radeon_connector *radeon_connector) | |
363 | { | |
5801ead6 AD |
364 | struct drm_device *dev = radeon_connector->base.dev; |
365 | struct radeon_device *rdev = dev->dev_private; | |
366 | ||
367 | return radeon_dp_encoder_service(rdev, ATOM_DP_ACTION_GET_SINK_TYPE, 0, | |
379dfc25 | 368 | radeon_connector->ddc_bus->rec.i2c_id, 0); |
5801ead6 AD |
369 | } |
370 | ||
40c5d876 AJ |
371 | static void radeon_dp_probe_oui(struct radeon_connector *radeon_connector) |
372 | { | |
373 | struct radeon_connector_atom_dig *dig_connector = radeon_connector->con_priv; | |
374 | u8 buf[3]; | |
375 | ||
376 | if (!(dig_connector->dpcd[DP_DOWN_STREAM_PORT_COUNT] & DP_OUI_SUPPORT)) | |
377 | return; | |
378 | ||
aa019b79 | 379 | if (drm_dp_dpcd_read(&radeon_connector->ddc_bus->aux, DP_SINK_OUI, buf, 3) == 3) |
40c5d876 AJ |
380 | DRM_DEBUG_KMS("Sink OUI: %02hx%02hx%02hx\n", |
381 | buf[0], buf[1], buf[2]); | |
382 | ||
aa019b79 | 383 | if (drm_dp_dpcd_read(&radeon_connector->ddc_bus->aux, DP_BRANCH_OUI, buf, 3) == 3) |
40c5d876 AJ |
384 | DRM_DEBUG_KMS("Branch OUI: %02hx%02hx%02hx\n", |
385 | buf[0], buf[1], buf[2]); | |
386 | } | |
387 | ||
9fa05c98 | 388 | bool radeon_dp_getdpcd(struct radeon_connector *radeon_connector) |
746c1aa4 | 389 | { |
5801ead6 | 390 | struct radeon_connector_atom_dig *dig_connector = radeon_connector->con_priv; |
1a644cd4 | 391 | u8 msg[DP_DPCD_SIZE]; |
0f28d128 | 392 | int ret, i; |
4e5f97de | 393 | |
0f28d128 AD |
394 | for (i = 0; i < 7; i++) { |
395 | ret = drm_dp_dpcd_read(&radeon_connector->ddc_bus->aux, DP_DPCD_REV, msg, | |
396 | DP_DPCD_SIZE); | |
397 | if (ret == DP_DPCD_SIZE) { | |
398 | memcpy(dig_connector->dpcd, msg, DP_DPCD_SIZE); | |
4e5f97de | 399 | |
0f28d128 AD |
400 | DRM_DEBUG_KMS("DPCD: %*ph\n", (int)sizeof(dig_connector->dpcd), |
401 | dig_connector->dpcd); | |
40c5d876 | 402 | |
0f28d128 | 403 | radeon_dp_probe_oui(radeon_connector); |
40c5d876 | 404 | |
0f28d128 AD |
405 | return true; |
406 | } | |
746c1aa4 | 407 | } |
5801ead6 | 408 | dig_connector->dpcd[0] = 0; |
9fa05c98 | 409 | return false; |
746c1aa4 DA |
410 | } |
411 | ||
386d4d75 AD |
412 | int radeon_dp_get_panel_mode(struct drm_encoder *encoder, |
413 | struct drm_connector *connector) | |
224d94b1 AD |
414 | { |
415 | struct drm_device *dev = encoder->dev; | |
416 | struct radeon_device *rdev = dev->dev_private; | |
00dfb8df | 417 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
496263bf | 418 | struct radeon_connector_atom_dig *dig_connector; |
224d94b1 | 419 | int panel_mode = DP_PANEL_MODE_EXTERNAL_DP_MODE; |
0ceb996c AD |
420 | u16 dp_bridge = radeon_connector_encoder_get_dp_bridge_encoder_id(connector); |
421 | u8 tmp; | |
224d94b1 AD |
422 | |
423 | if (!ASIC_IS_DCE4(rdev)) | |
386d4d75 | 424 | return panel_mode; |
224d94b1 | 425 | |
496263bf AD |
426 | if (!radeon_connector->con_priv) |
427 | return panel_mode; | |
428 | ||
429 | dig_connector = radeon_connector->con_priv; | |
430 | ||
0ceb996c AD |
431 | if (dp_bridge != ENCODER_OBJECT_ID_NONE) { |
432 | /* DP bridge chips */ | |
aa019b79 AD |
433 | if (drm_dp_dpcd_readb(&radeon_connector->ddc_bus->aux, |
434 | DP_EDP_CONFIGURATION_CAP, &tmp) == 1) { | |
435 | if (tmp & 1) | |
436 | panel_mode = DP_PANEL_MODE_INTERNAL_DP2_MODE; | |
437 | else if ((dp_bridge == ENCODER_OBJECT_ID_NUTMEG) || | |
438 | (dp_bridge == ENCODER_OBJECT_ID_TRAVIS)) | |
439 | panel_mode = DP_PANEL_MODE_INTERNAL_DP1_MODE; | |
440 | else | |
441 | panel_mode = DP_PANEL_MODE_EXTERNAL_DP_MODE; | |
442 | } | |
304a4840 | 443 | } else if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) { |
0ceb996c | 444 | /* eDP */ |
aa019b79 AD |
445 | if (drm_dp_dpcd_readb(&radeon_connector->ddc_bus->aux, |
446 | DP_EDP_CONFIGURATION_CAP, &tmp) == 1) { | |
447 | if (tmp & 1) | |
448 | panel_mode = DP_PANEL_MODE_INTERNAL_DP2_MODE; | |
449 | } | |
00dfb8df | 450 | } |
224d94b1 | 451 | |
386d4d75 | 452 | return panel_mode; |
224d94b1 AD |
453 | } |
454 | ||
5801ead6 | 455 | void radeon_dp_set_link_config(struct drm_connector *connector, |
e811f5ae | 456 | const struct drm_display_mode *mode) |
5801ead6 | 457 | { |
224d94b1 | 458 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
5801ead6 | 459 | struct radeon_connector_atom_dig *dig_connector; |
092c96a8 | 460 | int ret; |
5801ead6 | 461 | |
5801ead6 AD |
462 | if (!radeon_connector->con_priv) |
463 | return; | |
464 | dig_connector = radeon_connector->con_priv; | |
465 | ||
224d94b1 AD |
466 | if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) || |
467 | (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) { | |
092c96a8 AD |
468 | ret = radeon_dp_get_dp_link_config(connector, dig_connector->dpcd, |
469 | mode->clock, | |
470 | &dig_connector->dp_lane_count, | |
471 | &dig_connector->dp_clock); | |
472 | if (ret) { | |
473 | dig_connector->dp_clock = 0; | |
474 | dig_connector->dp_lane_count = 0; | |
475 | } | |
224d94b1 | 476 | } |
5801ead6 AD |
477 | } |
478 | ||
224d94b1 | 479 | int radeon_dp_mode_valid_helper(struct drm_connector *connector, |
5801ead6 AD |
480 | struct drm_display_mode *mode) |
481 | { | |
224d94b1 AD |
482 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
483 | struct radeon_connector_atom_dig *dig_connector; | |
092c96a8 AD |
484 | unsigned dp_clock, dp_lanes; |
485 | int ret; | |
5801ead6 | 486 | |
410cce2a AD |
487 | if ((mode->clock > 340000) && |
488 | (!radeon_connector_is_dp12_capable(connector))) | |
489 | return MODE_CLOCK_HIGH; | |
490 | ||
224d94b1 AD |
491 | if (!radeon_connector->con_priv) |
492 | return MODE_CLOCK_HIGH; | |
493 | dig_connector = radeon_connector->con_priv; | |
494 | ||
092c96a8 AD |
495 | ret = radeon_dp_get_dp_link_config(connector, dig_connector->dpcd, |
496 | mode->clock, | |
497 | &dp_lanes, | |
498 | &dp_clock); | |
499 | if (ret) | |
500 | return MODE_CLOCK_HIGH; | |
224d94b1 AD |
501 | |
502 | if ((dp_clock == 540000) && | |
503 | (!radeon_connector_is_dp12_capable(connector))) | |
504 | return MODE_CLOCK_HIGH; | |
505 | ||
506 | return MODE_OK; | |
5801ead6 AD |
507 | } |
508 | ||
d5811e87 AD |
509 | bool radeon_dp_needs_link_train(struct radeon_connector *radeon_connector) |
510 | { | |
511 | u8 link_status[DP_LINK_STATUS_SIZE]; | |
512 | struct radeon_connector_atom_dig *dig = radeon_connector->con_priv; | |
513 | ||
379dfc25 AD |
514 | if (drm_dp_dpcd_read_link_status(&radeon_connector->ddc_bus->aux, link_status) |
515 | <= 0) | |
d5811e87 | 516 | return false; |
1ffdff13 | 517 | if (drm_dp_channel_eq_ok(link_status, dig->dp_lane_count)) |
d5811e87 AD |
518 | return false; |
519 | return true; | |
520 | } | |
521 | ||
2953da15 AD |
522 | void radeon_dp_set_rx_power_state(struct drm_connector *connector, |
523 | u8 power_state) | |
524 | { | |
525 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
526 | struct radeon_connector_atom_dig *dig_connector; | |
527 | ||
528 | if (!radeon_connector->con_priv) | |
529 | return; | |
530 | ||
531 | dig_connector = radeon_connector->con_priv; | |
532 | ||
533 | /* power up/down the sink */ | |
534 | if (dig_connector->dpcd[0] >= 0x11) { | |
379dfc25 | 535 | drm_dp_dpcd_writeb(&radeon_connector->ddc_bus->aux, |
2953da15 AD |
536 | DP_SET_POWER, power_state); |
537 | usleep_range(1000, 2000); | |
538 | } | |
539 | } | |
540 | ||
541 | ||
224d94b1 AD |
542 | struct radeon_dp_link_train_info { |
543 | struct radeon_device *rdev; | |
544 | struct drm_encoder *encoder; | |
545 | struct drm_connector *connector; | |
224d94b1 AD |
546 | int enc_id; |
547 | int dp_clock; | |
548 | int dp_lane_count; | |
224d94b1 | 549 | bool tp3_supported; |
1a644cd4 | 550 | u8 dpcd[DP_RECEIVER_CAP_SIZE]; |
224d94b1 AD |
551 | u8 train_set[4]; |
552 | u8 link_status[DP_LINK_STATUS_SIZE]; | |
553 | u8 tries; | |
5a96a899 | 554 | bool use_dpencoder; |
496263bf | 555 | struct drm_dp_aux *aux; |
224d94b1 | 556 | }; |
5801ead6 | 557 | |
224d94b1 | 558 | static void radeon_dp_update_vs_emph(struct radeon_dp_link_train_info *dp_info) |
5801ead6 | 559 | { |
224d94b1 AD |
560 | /* set the initial vs/emph on the source */ |
561 | atombios_dig_transmitter_setup(dp_info->encoder, | |
562 | ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH, | |
563 | 0, dp_info->train_set[0]); /* sets all lanes at once */ | |
564 | ||
565 | /* set the vs/emph on the sink */ | |
496263bf AD |
566 | drm_dp_dpcd_write(dp_info->aux, DP_TRAINING_LANE0_SET, |
567 | dp_info->train_set, dp_info->dp_lane_count); | |
5801ead6 AD |
568 | } |
569 | ||
224d94b1 | 570 | static void radeon_dp_set_tp(struct radeon_dp_link_train_info *dp_info, int tp) |
746c1aa4 | 571 | { |
224d94b1 | 572 | int rtp = 0; |
746c1aa4 | 573 | |
224d94b1 | 574 | /* set training pattern on the source */ |
5a96a899 | 575 | if (ASIC_IS_DCE4(dp_info->rdev) || !dp_info->use_dpencoder) { |
224d94b1 AD |
576 | switch (tp) { |
577 | case DP_TRAINING_PATTERN_1: | |
578 | rtp = ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN1; | |
579 | break; | |
580 | case DP_TRAINING_PATTERN_2: | |
581 | rtp = ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN2; | |
582 | break; | |
583 | case DP_TRAINING_PATTERN_3: | |
584 | rtp = ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN3; | |
585 | break; | |
586 | } | |
587 | atombios_dig_encoder_setup(dp_info->encoder, rtp, 0); | |
588 | } else { | |
589 | switch (tp) { | |
590 | case DP_TRAINING_PATTERN_1: | |
591 | rtp = 0; | |
592 | break; | |
593 | case DP_TRAINING_PATTERN_2: | |
594 | rtp = 1; | |
595 | break; | |
596 | } | |
597 | radeon_dp_encoder_service(dp_info->rdev, ATOM_DP_ACTION_TRAINING_PATTERN_SEL, | |
598 | dp_info->dp_clock, dp_info->enc_id, rtp); | |
599 | } | |
746c1aa4 | 600 | |
224d94b1 | 601 | /* enable training pattern on the sink */ |
496263bf | 602 | drm_dp_dpcd_writeb(dp_info->aux, DP_TRAINING_PATTERN_SET, tp); |
746c1aa4 DA |
603 | } |
604 | ||
224d94b1 | 605 | static int radeon_dp_link_train_init(struct radeon_dp_link_train_info *dp_info) |
5801ead6 | 606 | { |
386d4d75 AD |
607 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(dp_info->encoder); |
608 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
224d94b1 | 609 | u8 tmp; |
5801ead6 | 610 | |
224d94b1 | 611 | /* power up the sink */ |
2953da15 | 612 | radeon_dp_set_rx_power_state(dp_info->connector, DP_SET_POWER_D0); |
224d94b1 AD |
613 | |
614 | /* possibly enable downspread on the sink */ | |
615 | if (dp_info->dpcd[3] & 0x1) | |
496263bf AD |
616 | drm_dp_dpcd_writeb(dp_info->aux, |
617 | DP_DOWNSPREAD_CTRL, DP_SPREAD_AMP_0_5); | |
224d94b1 | 618 | else |
496263bf AD |
619 | drm_dp_dpcd_writeb(dp_info->aux, |
620 | DP_DOWNSPREAD_CTRL, 0); | |
5801ead6 | 621 | |
66c2b84b | 622 | if (dig->panel_mode == DP_PANEL_MODE_INTERNAL_DP2_MODE) |
496263bf | 623 | drm_dp_dpcd_writeb(dp_info->aux, DP_EDP_CONFIGURATION_SET, 1); |
5801ead6 | 624 | |
224d94b1 AD |
625 | /* set the lane count on the sink */ |
626 | tmp = dp_info->dp_lane_count; | |
27f75dc6 | 627 | if (drm_dp_enhanced_frame_cap(dp_info->dpcd)) |
224d94b1 | 628 | tmp |= DP_LANE_COUNT_ENHANCED_FRAME_EN; |
496263bf | 629 | drm_dp_dpcd_writeb(dp_info->aux, DP_LANE_COUNT_SET, tmp); |
5801ead6 | 630 | |
224d94b1 | 631 | /* set the link rate on the sink */ |
3b5c662e | 632 | tmp = drm_dp_link_rate_to_bw_code(dp_info->dp_clock); |
496263bf | 633 | drm_dp_dpcd_writeb(dp_info->aux, DP_LINK_BW_SET, tmp); |
5801ead6 | 634 | |
224d94b1 | 635 | /* start training on the source */ |
5a96a899 | 636 | if (ASIC_IS_DCE4(dp_info->rdev) || !dp_info->use_dpencoder) |
224d94b1 AD |
637 | atombios_dig_encoder_setup(dp_info->encoder, |
638 | ATOM_ENCODER_CMD_DP_LINK_TRAINING_START, 0); | |
5801ead6 | 639 | else |
224d94b1 AD |
640 | radeon_dp_encoder_service(dp_info->rdev, ATOM_DP_ACTION_TRAINING_START, |
641 | dp_info->dp_clock, dp_info->enc_id, 0); | |
5801ead6 | 642 | |
5801ead6 | 643 | /* disable the training pattern on the sink */ |
496263bf AD |
644 | drm_dp_dpcd_writeb(dp_info->aux, |
645 | DP_TRAINING_PATTERN_SET, | |
646 | DP_TRAINING_PATTERN_DISABLE); | |
224d94b1 AD |
647 | |
648 | return 0; | |
649 | } | |
5801ead6 | 650 | |
224d94b1 AD |
651 | static int radeon_dp_link_train_finish(struct radeon_dp_link_train_info *dp_info) |
652 | { | |
5801ead6 | 653 | udelay(400); |
5801ead6 | 654 | |
224d94b1 | 655 | /* disable the training pattern on the sink */ |
496263bf AD |
656 | drm_dp_dpcd_writeb(dp_info->aux, |
657 | DP_TRAINING_PATTERN_SET, | |
658 | DP_TRAINING_PATTERN_DISABLE); | |
224d94b1 AD |
659 | |
660 | /* disable the training pattern on the source */ | |
5a96a899 | 661 | if (ASIC_IS_DCE4(dp_info->rdev) || !dp_info->use_dpencoder) |
224d94b1 AD |
662 | atombios_dig_encoder_setup(dp_info->encoder, |
663 | ATOM_ENCODER_CMD_DP_LINK_TRAINING_COMPLETE, 0); | |
664 | else | |
665 | radeon_dp_encoder_service(dp_info->rdev, ATOM_DP_ACTION_TRAINING_COMPLETE, | |
666 | dp_info->dp_clock, dp_info->enc_id, 0); | |
667 | ||
668 | return 0; | |
669 | } | |
670 | ||
671 | static int radeon_dp_link_train_cr(struct radeon_dp_link_train_info *dp_info) | |
672 | { | |
673 | bool clock_recovery; | |
674 | u8 voltage; | |
675 | int i; | |
676 | ||
677 | radeon_dp_set_tp(dp_info, DP_TRAINING_PATTERN_1); | |
678 | memset(dp_info->train_set, 0, 4); | |
679 | radeon_dp_update_vs_emph(dp_info); | |
680 | ||
681 | udelay(400); | |
5fbfce7f | 682 | |
5801ead6 AD |
683 | /* clock recovery loop */ |
684 | clock_recovery = false; | |
224d94b1 | 685 | dp_info->tries = 0; |
5801ead6 | 686 | voltage = 0xff; |
224d94b1 | 687 | while (1) { |
1a644cd4 | 688 | drm_dp_link_train_clock_recovery_delay(dp_info->dpcd); |
224d94b1 | 689 | |
ab8f1a2a AD |
690 | if (drm_dp_dpcd_read_link_status(dp_info->aux, |
691 | dp_info->link_status) <= 0) { | |
8d1c702a | 692 | DRM_ERROR("displayport link status failed\n"); |
5801ead6 | 693 | break; |
8d1c702a | 694 | } |
5801ead6 | 695 | |
01916270 | 696 | if (drm_dp_clock_recovery_ok(dp_info->link_status, dp_info->dp_lane_count)) { |
5801ead6 AD |
697 | clock_recovery = true; |
698 | break; | |
699 | } | |
700 | ||
224d94b1 AD |
701 | for (i = 0; i < dp_info->dp_lane_count; i++) { |
702 | if ((dp_info->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0) | |
5801ead6 AD |
703 | break; |
704 | } | |
224d94b1 | 705 | if (i == dp_info->dp_lane_count) { |
5801ead6 AD |
706 | DRM_ERROR("clock recovery reached max voltage\n"); |
707 | break; | |
708 | } | |
709 | ||
224d94b1 AD |
710 | if ((dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK) == voltage) { |
711 | ++dp_info->tries; | |
712 | if (dp_info->tries == 5) { | |
5801ead6 AD |
713 | DRM_ERROR("clock recovery tried 5 times\n"); |
714 | break; | |
715 | } | |
716 | } else | |
224d94b1 | 717 | dp_info->tries = 0; |
5801ead6 | 718 | |
224d94b1 | 719 | voltage = dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK; |
5801ead6 AD |
720 | |
721 | /* Compute new train_set as requested by sink */ | |
224d94b1 AD |
722 | dp_get_adjust_train(dp_info->link_status, dp_info->dp_lane_count, dp_info->train_set); |
723 | ||
724 | radeon_dp_update_vs_emph(dp_info); | |
5801ead6 | 725 | } |
224d94b1 | 726 | if (!clock_recovery) { |
5801ead6 | 727 | DRM_ERROR("clock recovery failed\n"); |
224d94b1 AD |
728 | return -1; |
729 | } else { | |
d9fdaafb | 730 | DRM_DEBUG_KMS("clock recovery at voltage %d pre-emphasis %d\n", |
224d94b1 AD |
731 | dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK, |
732 | (dp_info->train_set[0] & DP_TRAIN_PRE_EMPHASIS_MASK) >> | |
53c1e09f | 733 | DP_TRAIN_PRE_EMPHASIS_SHIFT); |
224d94b1 AD |
734 | return 0; |
735 | } | |
736 | } | |
5801ead6 | 737 | |
224d94b1 AD |
738 | static int radeon_dp_link_train_ce(struct radeon_dp_link_train_info *dp_info) |
739 | { | |
740 | bool channel_eq; | |
5801ead6 | 741 | |
224d94b1 AD |
742 | if (dp_info->tp3_supported) |
743 | radeon_dp_set_tp(dp_info, DP_TRAINING_PATTERN_3); | |
bcc1c2a1 | 744 | else |
224d94b1 | 745 | radeon_dp_set_tp(dp_info, DP_TRAINING_PATTERN_2); |
5801ead6 AD |
746 | |
747 | /* channel equalization loop */ | |
224d94b1 | 748 | dp_info->tries = 0; |
5801ead6 | 749 | channel_eq = false; |
224d94b1 | 750 | while (1) { |
1a644cd4 | 751 | drm_dp_link_train_channel_eq_delay(dp_info->dpcd); |
224d94b1 | 752 | |
ab8f1a2a AD |
753 | if (drm_dp_dpcd_read_link_status(dp_info->aux, |
754 | dp_info->link_status) <= 0) { | |
8d1c702a | 755 | DRM_ERROR("displayport link status failed\n"); |
5801ead6 | 756 | break; |
8d1c702a | 757 | } |
5801ead6 | 758 | |
1ffdff13 | 759 | if (drm_dp_channel_eq_ok(dp_info->link_status, dp_info->dp_lane_count)) { |
5801ead6 AD |
760 | channel_eq = true; |
761 | break; | |
762 | } | |
763 | ||
764 | /* Try 5 times */ | |
224d94b1 | 765 | if (dp_info->tries > 5) { |
5801ead6 AD |
766 | DRM_ERROR("channel eq failed: 5 tries\n"); |
767 | break; | |
768 | } | |
769 | ||
770 | /* Compute new train_set as requested by sink */ | |
224d94b1 | 771 | dp_get_adjust_train(dp_info->link_status, dp_info->dp_lane_count, dp_info->train_set); |
5801ead6 | 772 | |
224d94b1 AD |
773 | radeon_dp_update_vs_emph(dp_info); |
774 | dp_info->tries++; | |
5801ead6 AD |
775 | } |
776 | ||
224d94b1 | 777 | if (!channel_eq) { |
5801ead6 | 778 | DRM_ERROR("channel eq failed\n"); |
224d94b1 AD |
779 | return -1; |
780 | } else { | |
d9fdaafb | 781 | DRM_DEBUG_KMS("channel eq at voltage %d pre-emphasis %d\n", |
224d94b1 AD |
782 | dp_info->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK, |
783 | (dp_info->train_set[0] & DP_TRAIN_PRE_EMPHASIS_MASK) | |
53c1e09f | 784 | >> DP_TRAIN_PRE_EMPHASIS_SHIFT); |
224d94b1 AD |
785 | return 0; |
786 | } | |
5801ead6 AD |
787 | } |
788 | ||
224d94b1 AD |
789 | void radeon_dp_link_train(struct drm_encoder *encoder, |
790 | struct drm_connector *connector) | |
746c1aa4 | 791 | { |
224d94b1 AD |
792 | struct drm_device *dev = encoder->dev; |
793 | struct radeon_device *rdev = dev->dev_private; | |
794 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
795 | struct radeon_encoder_atom_dig *dig; | |
796 | struct radeon_connector *radeon_connector; | |
797 | struct radeon_connector_atom_dig *dig_connector; | |
798 | struct radeon_dp_link_train_info dp_info; | |
5a96a899 JG |
799 | int index; |
800 | u8 tmp, frev, crev; | |
746c1aa4 | 801 | |
224d94b1 AD |
802 | if (!radeon_encoder->enc_priv) |
803 | return; | |
804 | dig = radeon_encoder->enc_priv; | |
746c1aa4 | 805 | |
224d94b1 AD |
806 | radeon_connector = to_radeon_connector(connector); |
807 | if (!radeon_connector->con_priv) | |
808 | return; | |
809 | dig_connector = radeon_connector->con_priv; | |
834b2904 | 810 | |
224d94b1 AD |
811 | if ((dig_connector->dp_sink_type != CONNECTOR_OBJECT_ID_DISPLAYPORT) && |
812 | (dig_connector->dp_sink_type != CONNECTOR_OBJECT_ID_eDP)) | |
813 | return; | |
746c1aa4 | 814 | |
5a96a899 JG |
815 | /* DPEncoderService newer than 1.1 can't program properly the |
816 | * training pattern. When facing such version use the | |
817 | * DIGXEncoderControl (X== 1 | 2) | |
818 | */ | |
819 | dp_info.use_dpencoder = true; | |
820 | index = GetIndexIntoMasterTable(COMMAND, DPEncoderService); | |
821 | if (atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) { | |
822 | if (crev > 1) { | |
823 | dp_info.use_dpencoder = false; | |
824 | } | |
825 | } | |
826 | ||
224d94b1 AD |
827 | dp_info.enc_id = 0; |
828 | if (dig->dig_encoder) | |
829 | dp_info.enc_id |= ATOM_DP_CONFIG_DIG2_ENCODER; | |
830 | else | |
831 | dp_info.enc_id |= ATOM_DP_CONFIG_DIG1_ENCODER; | |
832 | if (dig->linkb) | |
833 | dp_info.enc_id |= ATOM_DP_CONFIG_LINK_B; | |
834 | else | |
835 | dp_info.enc_id |= ATOM_DP_CONFIG_LINK_A; | |
834b2904 | 836 | |
aa019b79 AD |
837 | if (drm_dp_dpcd_readb(&radeon_connector->ddc_bus->aux, DP_MAX_LANE_COUNT, &tmp) |
838 | == 1) { | |
839 | if (ASIC_IS_DCE5(rdev) && (tmp & DP_TPS3_SUPPORTED)) | |
840 | dp_info.tp3_supported = true; | |
841 | else | |
842 | dp_info.tp3_supported = false; | |
843 | } else { | |
224d94b1 | 844 | dp_info.tp3_supported = false; |
aa019b79 | 845 | } |
224d94b1 | 846 | |
1a644cd4 | 847 | memcpy(dp_info.dpcd, dig_connector->dpcd, DP_RECEIVER_CAP_SIZE); |
224d94b1 AD |
848 | dp_info.rdev = rdev; |
849 | dp_info.encoder = encoder; | |
850 | dp_info.connector = connector; | |
224d94b1 AD |
851 | dp_info.dp_lane_count = dig_connector->dp_lane_count; |
852 | dp_info.dp_clock = dig_connector->dp_clock; | |
379dfc25 | 853 | dp_info.aux = &radeon_connector->ddc_bus->aux; |
224d94b1 AD |
854 | |
855 | if (radeon_dp_link_train_init(&dp_info)) | |
856 | goto done; | |
857 | if (radeon_dp_link_train_cr(&dp_info)) | |
858 | goto done; | |
859 | if (radeon_dp_link_train_ce(&dp_info)) | |
860 | goto done; | |
861 | done: | |
862 | if (radeon_dp_link_train_finish(&dp_info)) | |
863 | return; | |
746c1aa4 | 864 | } |