Commit | Line | Data |
---|---|---|
771fe6b9 JG |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * Copyright 2009 Jerome Glisse. | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
22 | * OTHER DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: Dave Airlie | |
25 | * Alex Deucher | |
26 | * Jerome Glisse | |
27 | */ | |
28 | #ifndef __RADEON_H__ | |
29 | #define __RADEON_H__ | |
30 | ||
31 | #include "radeon_object.h" | |
32 | ||
33 | /* TODO: Here are things that needs to be done : | |
34 | * - surface allocator & initializer : (bit like scratch reg) should | |
35 | * initialize HDP_ stuff on RS600, R600, R700 hw, well anythings | |
36 | * related to surface | |
37 | * - WB : write back stuff (do it bit like scratch reg things) | |
38 | * - Vblank : look at Jesse's rework and what we should do | |
39 | * - r600/r700: gart & cp | |
40 | * - cs : clean cs ioctl use bitmap & things like that. | |
41 | * - power management stuff | |
42 | * - Barrier in gart code | |
43 | * - Unmappabled vram ? | |
44 | * - TESTING, TESTING, TESTING | |
45 | */ | |
46 | ||
d39c3b89 JG |
47 | /* Initialization path: |
48 | * We expect that acceleration initialization might fail for various | |
49 | * reasons even thought we work hard to make it works on most | |
50 | * configurations. In order to still have a working userspace in such | |
51 | * situation the init path must succeed up to the memory controller | |
52 | * initialization point. Failure before this point are considered as | |
53 | * fatal error. Here is the init callchain : | |
54 | * radeon_device_init perform common structure, mutex initialization | |
55 | * asic_init setup the GPU memory layout and perform all | |
56 | * one time initialization (failure in this | |
57 | * function are considered fatal) | |
58 | * asic_startup setup the GPU acceleration, in order to | |
59 | * follow guideline the first thing this | |
60 | * function should do is setting the GPU | |
61 | * memory controller (only MC setup failure | |
62 | * are considered as fatal) | |
63 | */ | |
64 | ||
771fe6b9 JG |
65 | #include <asm/atomic.h> |
66 | #include <linux/wait.h> | |
67 | #include <linux/list.h> | |
68 | #include <linux/kref.h> | |
69 | ||
c2142715 | 70 | #include "radeon_family.h" |
771fe6b9 JG |
71 | #include "radeon_mode.h" |
72 | #include "radeon_reg.h" | |
771fe6b9 JG |
73 | |
74 | /* | |
75 | * Modules parameters. | |
76 | */ | |
77 | extern int radeon_no_wb; | |
78 | extern int radeon_modeset; | |
79 | extern int radeon_dynclks; | |
80 | extern int radeon_r4xx_atom; | |
81 | extern int radeon_agpmode; | |
82 | extern int radeon_vram_limit; | |
83 | extern int radeon_gart_size; | |
84 | extern int radeon_benchmarking; | |
ecc0b326 | 85 | extern int radeon_testing; |
771fe6b9 | 86 | extern int radeon_connector_table; |
4ce001ab | 87 | extern int radeon_tv; |
771fe6b9 JG |
88 | |
89 | /* | |
90 | * Copy from radeon_drv.h so we don't have to include both and have conflicting | |
91 | * symbol; | |
92 | */ | |
93 | #define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */ | |
94 | #define RADEON_IB_POOL_SIZE 16 | |
95 | #define RADEON_DEBUGFS_MAX_NUM_FILES 32 | |
96 | #define RADEONFB_CONN_LIMIT 4 | |
f657c2a7 | 97 | #define RADEON_BIOS_NUM_SCRATCH 8 |
771fe6b9 | 98 | |
771fe6b9 JG |
99 | /* |
100 | * Errata workarounds. | |
101 | */ | |
102 | enum radeon_pll_errata { | |
103 | CHIP_ERRATA_R300_CG = 0x00000001, | |
104 | CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002, | |
105 | CHIP_ERRATA_PLL_DELAY = 0x00000004 | |
106 | }; | |
107 | ||
108 | ||
109 | struct radeon_device; | |
110 | ||
111 | ||
112 | /* | |
113 | * BIOS. | |
114 | */ | |
115 | bool radeon_get_bios(struct radeon_device *rdev); | |
116 | ||
3ce0a23d | 117 | |
771fe6b9 | 118 | /* |
3ce0a23d | 119 | * Dummy page |
771fe6b9 | 120 | */ |
3ce0a23d JG |
121 | struct radeon_dummy_page { |
122 | struct page *page; | |
123 | dma_addr_t addr; | |
124 | }; | |
125 | int radeon_dummy_page_init(struct radeon_device *rdev); | |
126 | void radeon_dummy_page_fini(struct radeon_device *rdev); | |
127 | ||
771fe6b9 | 128 | |
3ce0a23d JG |
129 | /* |
130 | * Clocks | |
131 | */ | |
771fe6b9 JG |
132 | struct radeon_clock { |
133 | struct radeon_pll p1pll; | |
134 | struct radeon_pll p2pll; | |
135 | struct radeon_pll spll; | |
136 | struct radeon_pll mpll; | |
137 | /* 10 Khz units */ | |
138 | uint32_t default_mclk; | |
139 | uint32_t default_sclk; | |
140 | }; | |
141 | ||
7433874e RM |
142 | /* |
143 | * Power management | |
144 | */ | |
145 | int radeon_pm_init(struct radeon_device *rdev); | |
3ce0a23d | 146 | |
771fe6b9 JG |
147 | /* |
148 | * Fences. | |
149 | */ | |
150 | struct radeon_fence_driver { | |
151 | uint32_t scratch_reg; | |
152 | atomic_t seq; | |
153 | uint32_t last_seq; | |
154 | unsigned long count_timeout; | |
155 | wait_queue_head_t queue; | |
156 | rwlock_t lock; | |
157 | struct list_head created; | |
158 | struct list_head emited; | |
159 | struct list_head signaled; | |
160 | }; | |
161 | ||
162 | struct radeon_fence { | |
163 | struct radeon_device *rdev; | |
164 | struct kref kref; | |
165 | struct list_head list; | |
166 | /* protected by radeon_fence.lock */ | |
167 | uint32_t seq; | |
168 | unsigned long timeout; | |
169 | bool emited; | |
170 | bool signaled; | |
171 | }; | |
172 | ||
173 | int radeon_fence_driver_init(struct radeon_device *rdev); | |
174 | void radeon_fence_driver_fini(struct radeon_device *rdev); | |
175 | int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence); | |
176 | int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence); | |
177 | void radeon_fence_process(struct radeon_device *rdev); | |
178 | bool radeon_fence_signaled(struct radeon_fence *fence); | |
179 | int radeon_fence_wait(struct radeon_fence *fence, bool interruptible); | |
180 | int radeon_fence_wait_next(struct radeon_device *rdev); | |
181 | int radeon_fence_wait_last(struct radeon_device *rdev); | |
182 | struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence); | |
183 | void radeon_fence_unref(struct radeon_fence **fence); | |
184 | ||
e024e110 DA |
185 | /* |
186 | * Tiling registers | |
187 | */ | |
188 | struct radeon_surface_reg { | |
189 | struct radeon_object *robj; | |
190 | }; | |
191 | ||
192 | #define RADEON_GEM_MAX_SURFACES 8 | |
771fe6b9 JG |
193 | |
194 | /* | |
195 | * Radeon buffer. | |
196 | */ | |
197 | struct radeon_object; | |
198 | ||
199 | struct radeon_object_list { | |
200 | struct list_head list; | |
201 | struct radeon_object *robj; | |
202 | uint64_t gpu_offset; | |
203 | unsigned rdomain; | |
204 | unsigned wdomain; | |
e024e110 | 205 | uint32_t tiling_flags; |
771fe6b9 JG |
206 | }; |
207 | ||
208 | int radeon_object_init(struct radeon_device *rdev); | |
209 | void radeon_object_fini(struct radeon_device *rdev); | |
210 | int radeon_object_create(struct radeon_device *rdev, | |
211 | struct drm_gem_object *gobj, | |
212 | unsigned long size, | |
213 | bool kernel, | |
214 | uint32_t domain, | |
215 | bool interruptible, | |
216 | struct radeon_object **robj_ptr); | |
217 | int radeon_object_kmap(struct radeon_object *robj, void **ptr); | |
218 | void radeon_object_kunmap(struct radeon_object *robj); | |
219 | void radeon_object_unref(struct radeon_object **robj); | |
220 | int radeon_object_pin(struct radeon_object *robj, uint32_t domain, | |
221 | uint64_t *gpu_addr); | |
222 | void radeon_object_unpin(struct radeon_object *robj); | |
223 | int radeon_object_wait(struct radeon_object *robj); | |
cefb87ef | 224 | int radeon_object_busy_domain(struct radeon_object *robj, uint32_t *cur_placement); |
771fe6b9 JG |
225 | int radeon_object_evict_vram(struct radeon_device *rdev); |
226 | int radeon_object_mmap(struct radeon_object *robj, uint64_t *offset); | |
227 | void radeon_object_force_delete(struct radeon_device *rdev); | |
228 | void radeon_object_list_add_object(struct radeon_object_list *lobj, | |
229 | struct list_head *head); | |
230 | int radeon_object_list_validate(struct list_head *head, void *fence); | |
231 | void radeon_object_list_unvalidate(struct list_head *head); | |
232 | void radeon_object_list_clean(struct list_head *head); | |
233 | int radeon_object_fbdev_mmap(struct radeon_object *robj, | |
234 | struct vm_area_struct *vma); | |
235 | unsigned long radeon_object_size(struct radeon_object *robj); | |
e024e110 DA |
236 | void radeon_object_clear_surface_reg(struct radeon_object *robj); |
237 | int radeon_object_check_tiling(struct radeon_object *robj, bool has_moved, | |
238 | bool force_drop); | |
239 | void radeon_object_set_tiling_flags(struct radeon_object *robj, | |
240 | uint32_t tiling_flags, uint32_t pitch); | |
241 | void radeon_object_get_tiling_flags(struct radeon_object *robj, uint32_t *tiling_flags, uint32_t *pitch); | |
242 | void radeon_bo_move_notify(struct ttm_buffer_object *bo, | |
243 | struct ttm_mem_reg *mem); | |
244 | void radeon_bo_fault_reserve_notify(struct ttm_buffer_object *bo); | |
771fe6b9 JG |
245 | /* |
246 | * GEM objects. | |
247 | */ | |
248 | struct radeon_gem { | |
249 | struct list_head objects; | |
250 | }; | |
251 | ||
252 | int radeon_gem_init(struct radeon_device *rdev); | |
253 | void radeon_gem_fini(struct radeon_device *rdev); | |
254 | int radeon_gem_object_create(struct radeon_device *rdev, int size, | |
255 | int alignment, int initial_domain, | |
256 | bool discardable, bool kernel, | |
257 | bool interruptible, | |
258 | struct drm_gem_object **obj); | |
259 | int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain, | |
260 | uint64_t *gpu_addr); | |
261 | void radeon_gem_object_unpin(struct drm_gem_object *obj); | |
262 | ||
263 | ||
264 | /* | |
265 | * GART structures, functions & helpers | |
266 | */ | |
267 | struct radeon_mc; | |
268 | ||
269 | struct radeon_gart_table_ram { | |
270 | volatile uint32_t *ptr; | |
271 | }; | |
272 | ||
273 | struct radeon_gart_table_vram { | |
274 | struct radeon_object *robj; | |
275 | volatile uint32_t *ptr; | |
276 | }; | |
277 | ||
278 | union radeon_gart_table { | |
279 | struct radeon_gart_table_ram ram; | |
280 | struct radeon_gart_table_vram vram; | |
281 | }; | |
282 | ||
a77f1718 MT |
283 | #define RADEON_GPU_PAGE_SIZE 4096 |
284 | ||
771fe6b9 JG |
285 | struct radeon_gart { |
286 | dma_addr_t table_addr; | |
287 | unsigned num_gpu_pages; | |
288 | unsigned num_cpu_pages; | |
289 | unsigned table_size; | |
290 | union radeon_gart_table table; | |
291 | struct page **pages; | |
292 | dma_addr_t *pages_addr; | |
293 | bool ready; | |
294 | }; | |
295 | ||
296 | int radeon_gart_table_ram_alloc(struct radeon_device *rdev); | |
297 | void radeon_gart_table_ram_free(struct radeon_device *rdev); | |
298 | int radeon_gart_table_vram_alloc(struct radeon_device *rdev); | |
299 | void radeon_gart_table_vram_free(struct radeon_device *rdev); | |
300 | int radeon_gart_init(struct radeon_device *rdev); | |
301 | void radeon_gart_fini(struct radeon_device *rdev); | |
302 | void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset, | |
303 | int pages); | |
304 | int radeon_gart_bind(struct radeon_device *rdev, unsigned offset, | |
305 | int pages, struct page **pagelist); | |
306 | ||
307 | ||
308 | /* | |
309 | * GPU MC structures, functions & helpers | |
310 | */ | |
311 | struct radeon_mc { | |
312 | resource_size_t aper_size; | |
313 | resource_size_t aper_base; | |
314 | resource_size_t agp_base; | |
7a50f01a DA |
315 | /* for some chips with <= 32MB we need to lie |
316 | * about vram size near mc fb location */ | |
3ce0a23d JG |
317 | u64 mc_vram_size; |
318 | u64 gtt_location; | |
319 | u64 gtt_size; | |
320 | u64 gtt_start; | |
321 | u64 gtt_end; | |
322 | u64 vram_location; | |
323 | u64 vram_start; | |
324 | u64 vram_end; | |
771fe6b9 | 325 | unsigned vram_width; |
3ce0a23d | 326 | u64 real_vram_size; |
771fe6b9 JG |
327 | int vram_mtrr; |
328 | bool vram_is_ddr; | |
329 | }; | |
330 | ||
331 | int radeon_mc_setup(struct radeon_device *rdev); | |
332 | ||
333 | ||
334 | /* | |
335 | * GPU scratch registers structures, functions & helpers | |
336 | */ | |
337 | struct radeon_scratch { | |
338 | unsigned num_reg; | |
339 | bool free[32]; | |
340 | uint32_t reg[32]; | |
341 | }; | |
342 | ||
343 | int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg); | |
344 | void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg); | |
345 | ||
346 | ||
347 | /* | |
348 | * IRQS. | |
349 | */ | |
350 | struct radeon_irq { | |
351 | bool installed; | |
352 | bool sw_int; | |
353 | /* FIXME: use a define max crtc rather than hardcode it */ | |
354 | bool crtc_vblank_int[2]; | |
355 | }; | |
356 | ||
357 | int radeon_irq_kms_init(struct radeon_device *rdev); | |
358 | void radeon_irq_kms_fini(struct radeon_device *rdev); | |
359 | ||
360 | ||
361 | /* | |
362 | * CP & ring. | |
363 | */ | |
364 | struct radeon_ib { | |
365 | struct list_head list; | |
366 | unsigned long idx; | |
367 | uint64_t gpu_addr; | |
368 | struct radeon_fence *fence; | |
513bcb46 | 369 | uint32_t *ptr; |
771fe6b9 JG |
370 | uint32_t length_dw; |
371 | }; | |
372 | ||
ecb114a1 DA |
373 | /* |
374 | * locking - | |
375 | * mutex protects scheduled_ibs, ready, alloc_bm | |
376 | */ | |
771fe6b9 JG |
377 | struct radeon_ib_pool { |
378 | struct mutex mutex; | |
379 | struct radeon_object *robj; | |
380 | struct list_head scheduled_ibs; | |
381 | struct radeon_ib ibs[RADEON_IB_POOL_SIZE]; | |
382 | bool ready; | |
383 | DECLARE_BITMAP(alloc_bm, RADEON_IB_POOL_SIZE); | |
384 | }; | |
385 | ||
386 | struct radeon_cp { | |
387 | struct radeon_object *ring_obj; | |
388 | volatile uint32_t *ring; | |
389 | unsigned rptr; | |
390 | unsigned wptr; | |
391 | unsigned wptr_old; | |
392 | unsigned ring_size; | |
393 | unsigned ring_free_dw; | |
394 | int count_dw; | |
395 | uint64_t gpu_addr; | |
396 | uint32_t align_mask; | |
397 | uint32_t ptr_mask; | |
398 | struct mutex mutex; | |
399 | bool ready; | |
400 | }; | |
401 | ||
3ce0a23d JG |
402 | struct r600_blit { |
403 | struct radeon_object *shader_obj; | |
404 | u64 shader_gpu_addr; | |
405 | u32 vs_offset, ps_offset; | |
406 | u32 state_offset; | |
407 | u32 state_len; | |
408 | u32 vb_used, vb_total; | |
409 | struct radeon_ib *vb_ib; | |
410 | }; | |
411 | ||
771fe6b9 JG |
412 | int radeon_ib_get(struct radeon_device *rdev, struct radeon_ib **ib); |
413 | void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib **ib); | |
414 | int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib); | |
415 | int radeon_ib_pool_init(struct radeon_device *rdev); | |
416 | void radeon_ib_pool_fini(struct radeon_device *rdev); | |
417 | int radeon_ib_test(struct radeon_device *rdev); | |
418 | /* Ring access between begin & end cannot sleep */ | |
419 | void radeon_ring_free_size(struct radeon_device *rdev); | |
420 | int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw); | |
421 | void radeon_ring_unlock_commit(struct radeon_device *rdev); | |
422 | void radeon_ring_unlock_undo(struct radeon_device *rdev); | |
423 | int radeon_ring_test(struct radeon_device *rdev); | |
424 | int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size); | |
425 | void radeon_ring_fini(struct radeon_device *rdev); | |
426 | ||
427 | ||
428 | /* | |
429 | * CS. | |
430 | */ | |
431 | struct radeon_cs_reloc { | |
432 | struct drm_gem_object *gobj; | |
433 | struct radeon_object *robj; | |
434 | struct radeon_object_list lobj; | |
435 | uint32_t handle; | |
436 | uint32_t flags; | |
437 | }; | |
438 | ||
439 | struct radeon_cs_chunk { | |
440 | uint32_t chunk_id; | |
441 | uint32_t length_dw; | |
513bcb46 DA |
442 | int kpage_idx[2]; |
443 | uint32_t *kpage[2]; | |
771fe6b9 | 444 | uint32_t *kdata; |
513bcb46 DA |
445 | void __user *user_ptr; |
446 | int last_copied_page; | |
447 | int last_page_index; | |
771fe6b9 JG |
448 | }; |
449 | ||
450 | struct radeon_cs_parser { | |
451 | struct radeon_device *rdev; | |
452 | struct drm_file *filp; | |
453 | /* chunks */ | |
454 | unsigned nchunks; | |
455 | struct radeon_cs_chunk *chunks; | |
456 | uint64_t *chunks_array; | |
457 | /* IB */ | |
458 | unsigned idx; | |
459 | /* relocations */ | |
460 | unsigned nrelocs; | |
461 | struct radeon_cs_reloc *relocs; | |
462 | struct radeon_cs_reloc **relocs_ptr; | |
463 | struct list_head validated; | |
464 | /* indices of various chunks */ | |
465 | int chunk_ib_idx; | |
466 | int chunk_relocs_idx; | |
467 | struct radeon_ib *ib; | |
468 | void *track; | |
3ce0a23d | 469 | unsigned family; |
513bcb46 | 470 | int parser_error; |
771fe6b9 JG |
471 | }; |
472 | ||
513bcb46 DA |
473 | extern int radeon_cs_update_pages(struct radeon_cs_parser *p, int pg_idx); |
474 | extern int radeon_cs_finish_pages(struct radeon_cs_parser *p); | |
475 | ||
476 | ||
477 | static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx) | |
478 | { | |
479 | struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx]; | |
480 | u32 pg_idx, pg_offset; | |
481 | u32 idx_value = 0; | |
482 | int new_page; | |
483 | ||
484 | pg_idx = (idx * 4) / PAGE_SIZE; | |
485 | pg_offset = (idx * 4) % PAGE_SIZE; | |
486 | ||
487 | if (ibc->kpage_idx[0] == pg_idx) | |
488 | return ibc->kpage[0][pg_offset/4]; | |
489 | if (ibc->kpage_idx[1] == pg_idx) | |
490 | return ibc->kpage[1][pg_offset/4]; | |
491 | ||
492 | new_page = radeon_cs_update_pages(p, pg_idx); | |
493 | if (new_page < 0) { | |
494 | p->parser_error = new_page; | |
495 | return 0; | |
496 | } | |
497 | ||
498 | idx_value = ibc->kpage[new_page][pg_offset/4]; | |
499 | return idx_value; | |
500 | } | |
501 | ||
771fe6b9 JG |
502 | struct radeon_cs_packet { |
503 | unsigned idx; | |
504 | unsigned type; | |
505 | unsigned reg; | |
506 | unsigned opcode; | |
507 | int count; | |
508 | unsigned one_reg_wr; | |
509 | }; | |
510 | ||
511 | typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p, | |
512 | struct radeon_cs_packet *pkt, | |
513 | unsigned idx, unsigned reg); | |
514 | typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p, | |
515 | struct radeon_cs_packet *pkt); | |
516 | ||
517 | ||
518 | /* | |
519 | * AGP | |
520 | */ | |
521 | int radeon_agp_init(struct radeon_device *rdev); | |
0ebf1717 | 522 | void radeon_agp_resume(struct radeon_device *rdev); |
771fe6b9 JG |
523 | void radeon_agp_fini(struct radeon_device *rdev); |
524 | ||
525 | ||
526 | /* | |
527 | * Writeback | |
528 | */ | |
529 | struct radeon_wb { | |
530 | struct radeon_object *wb_obj; | |
531 | volatile uint32_t *wb; | |
532 | uint64_t gpu_addr; | |
533 | }; | |
534 | ||
c93bb85b JG |
535 | /** |
536 | * struct radeon_pm - power management datas | |
537 | * @max_bandwidth: maximum bandwidth the gpu has (MByte/s) | |
538 | * @igp_sideport_mclk: sideport memory clock Mhz (rs690,rs740,rs780,rs880) | |
539 | * @igp_system_mclk: system clock Mhz (rs690,rs740,rs780,rs880) | |
540 | * @igp_ht_link_clk: ht link clock Mhz (rs690,rs740,rs780,rs880) | |
541 | * @igp_ht_link_width: ht link width in bits (rs690,rs740,rs780,rs880) | |
542 | * @k8_bandwidth: k8 bandwidth the gpu has (MByte/s) (IGP) | |
543 | * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP) | |
544 | * @ht_bandwidth: ht bandwidth the gpu has (MByte/s) (IGP) | |
545 | * @core_bandwidth: core GPU bandwidth the gpu has (MByte/s) (IGP) | |
546 | * @sclk: GPU clock Mhz (core bandwith depends of this clock) | |
547 | * @needed_bandwidth: current bandwidth needs | |
548 | * | |
549 | * It keeps track of various data needed to take powermanagement decision. | |
550 | * Bandwith need is used to determine minimun clock of the GPU and memory. | |
551 | * Equation between gpu/memory clock and available bandwidth is hw dependent | |
552 | * (type of memory, bus size, efficiency, ...) | |
553 | */ | |
554 | struct radeon_pm { | |
555 | fixed20_12 max_bandwidth; | |
556 | fixed20_12 igp_sideport_mclk; | |
557 | fixed20_12 igp_system_mclk; | |
558 | fixed20_12 igp_ht_link_clk; | |
559 | fixed20_12 igp_ht_link_width; | |
560 | fixed20_12 k8_bandwidth; | |
561 | fixed20_12 sideport_bandwidth; | |
562 | fixed20_12 ht_bandwidth; | |
563 | fixed20_12 core_bandwidth; | |
564 | fixed20_12 sclk; | |
565 | fixed20_12 needed_bandwidth; | |
566 | }; | |
567 | ||
771fe6b9 JG |
568 | |
569 | /* | |
570 | * Benchmarking | |
571 | */ | |
572 | void radeon_benchmark(struct radeon_device *rdev); | |
573 | ||
574 | ||
ecc0b326 MD |
575 | /* |
576 | * Testing | |
577 | */ | |
578 | void radeon_test_moves(struct radeon_device *rdev); | |
579 | ||
580 | ||
771fe6b9 JG |
581 | /* |
582 | * Debugfs | |
583 | */ | |
584 | int radeon_debugfs_add_files(struct radeon_device *rdev, | |
585 | struct drm_info_list *files, | |
586 | unsigned nfiles); | |
587 | int radeon_debugfs_fence_init(struct radeon_device *rdev); | |
588 | int r100_debugfs_rbbm_init(struct radeon_device *rdev); | |
589 | int r100_debugfs_cp_init(struct radeon_device *rdev); | |
590 | ||
591 | ||
592 | /* | |
593 | * ASIC specific functions. | |
594 | */ | |
595 | struct radeon_asic { | |
068a117c | 596 | int (*init)(struct radeon_device *rdev); |
3ce0a23d JG |
597 | void (*fini)(struct radeon_device *rdev); |
598 | int (*resume)(struct radeon_device *rdev); | |
599 | int (*suspend)(struct radeon_device *rdev); | |
28d52043 | 600 | void (*vga_set_state)(struct radeon_device *rdev, bool state); |
771fe6b9 | 601 | int (*gpu_reset)(struct radeon_device *rdev); |
771fe6b9 JG |
602 | void (*gart_tlb_flush)(struct radeon_device *rdev); |
603 | int (*gart_set_page)(struct radeon_device *rdev, int i, uint64_t addr); | |
604 | int (*cp_init)(struct radeon_device *rdev, unsigned ring_size); | |
605 | void (*cp_fini)(struct radeon_device *rdev); | |
606 | void (*cp_disable)(struct radeon_device *rdev); | |
3ce0a23d | 607 | void (*cp_commit)(struct radeon_device *rdev); |
771fe6b9 | 608 | void (*ring_start)(struct radeon_device *rdev); |
3ce0a23d JG |
609 | int (*ring_test)(struct radeon_device *rdev); |
610 | void (*ring_ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib); | |
771fe6b9 JG |
611 | int (*irq_set)(struct radeon_device *rdev); |
612 | int (*irq_process)(struct radeon_device *rdev); | |
7ed220d7 | 613 | u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc); |
771fe6b9 JG |
614 | void (*fence_ring_emit)(struct radeon_device *rdev, struct radeon_fence *fence); |
615 | int (*cs_parse)(struct radeon_cs_parser *p); | |
616 | int (*copy_blit)(struct radeon_device *rdev, | |
617 | uint64_t src_offset, | |
618 | uint64_t dst_offset, | |
619 | unsigned num_pages, | |
620 | struct radeon_fence *fence); | |
621 | int (*copy_dma)(struct radeon_device *rdev, | |
622 | uint64_t src_offset, | |
623 | uint64_t dst_offset, | |
624 | unsigned num_pages, | |
625 | struct radeon_fence *fence); | |
626 | int (*copy)(struct radeon_device *rdev, | |
627 | uint64_t src_offset, | |
628 | uint64_t dst_offset, | |
629 | unsigned num_pages, | |
630 | struct radeon_fence *fence); | |
7433874e | 631 | uint32_t (*get_engine_clock)(struct radeon_device *rdev); |
771fe6b9 | 632 | void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock); |
7433874e | 633 | uint32_t (*get_memory_clock)(struct radeon_device *rdev); |
771fe6b9 JG |
634 | void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock); |
635 | void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes); | |
636 | void (*set_clock_gating)(struct radeon_device *rdev, int enable); | |
e024e110 DA |
637 | int (*set_surface_reg)(struct radeon_device *rdev, int reg, |
638 | uint32_t tiling_flags, uint32_t pitch, | |
639 | uint32_t offset, uint32_t obj_size); | |
640 | int (*clear_surface_reg)(struct radeon_device *rdev, int reg); | |
c93bb85b | 641 | void (*bandwidth_update)(struct radeon_device *rdev); |
771fe6b9 JG |
642 | }; |
643 | ||
21f9a437 JG |
644 | /* |
645 | * Asic structures | |
646 | */ | |
551ebd83 DA |
647 | struct r100_asic { |
648 | const unsigned *reg_safe_bm; | |
649 | unsigned reg_safe_bm_size; | |
650 | }; | |
651 | ||
21f9a437 JG |
652 | struct r300_asic { |
653 | const unsigned *reg_safe_bm; | |
654 | unsigned reg_safe_bm_size; | |
655 | }; | |
656 | ||
657 | struct r600_asic { | |
658 | unsigned max_pipes; | |
659 | unsigned max_tile_pipes; | |
660 | unsigned max_simds; | |
661 | unsigned max_backends; | |
662 | unsigned max_gprs; | |
663 | unsigned max_threads; | |
664 | unsigned max_stack_entries; | |
665 | unsigned max_hw_contexts; | |
666 | unsigned max_gs_threads; | |
667 | unsigned sx_max_export_size; | |
668 | unsigned sx_max_export_pos_size; | |
669 | unsigned sx_max_export_smx_size; | |
670 | unsigned sq_num_cf_insts; | |
671 | }; | |
672 | ||
673 | struct rv770_asic { | |
674 | unsigned max_pipes; | |
675 | unsigned max_tile_pipes; | |
676 | unsigned max_simds; | |
677 | unsigned max_backends; | |
678 | unsigned max_gprs; | |
679 | unsigned max_threads; | |
680 | unsigned max_stack_entries; | |
681 | unsigned max_hw_contexts; | |
682 | unsigned max_gs_threads; | |
683 | unsigned sx_max_export_size; | |
684 | unsigned sx_max_export_pos_size; | |
685 | unsigned sx_max_export_smx_size; | |
686 | unsigned sq_num_cf_insts; | |
687 | unsigned sx_num_of_sets; | |
688 | unsigned sc_prim_fifo_size; | |
689 | unsigned sc_hiz_tile_fifo_size; | |
690 | unsigned sc_earlyz_tile_fifo_fize; | |
691 | }; | |
692 | ||
068a117c JG |
693 | union radeon_asic_config { |
694 | struct r300_asic r300; | |
551ebd83 | 695 | struct r100_asic r100; |
3ce0a23d JG |
696 | struct r600_asic r600; |
697 | struct rv770_asic rv770; | |
068a117c JG |
698 | }; |
699 | ||
771fe6b9 JG |
700 | |
701 | /* | |
702 | * IOCTL. | |
703 | */ | |
704 | int radeon_gem_info_ioctl(struct drm_device *dev, void *data, | |
705 | struct drm_file *filp); | |
706 | int radeon_gem_create_ioctl(struct drm_device *dev, void *data, | |
707 | struct drm_file *filp); | |
708 | int radeon_gem_pin_ioctl(struct drm_device *dev, void *data, | |
709 | struct drm_file *file_priv); | |
710 | int radeon_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
711 | struct drm_file *file_priv); | |
712 | int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
713 | struct drm_file *file_priv); | |
714 | int radeon_gem_pread_ioctl(struct drm_device *dev, void *data, | |
715 | struct drm_file *file_priv); | |
716 | int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data, | |
717 | struct drm_file *filp); | |
718 | int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
719 | struct drm_file *filp); | |
720 | int radeon_gem_busy_ioctl(struct drm_device *dev, void *data, | |
721 | struct drm_file *filp); | |
722 | int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data, | |
723 | struct drm_file *filp); | |
724 | int radeon_cs_ioctl(struct drm_device *dev, void *data, struct drm_file *filp); | |
e024e110 DA |
725 | int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data, |
726 | struct drm_file *filp); | |
727 | int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data, | |
728 | struct drm_file *filp); | |
771fe6b9 JG |
729 | |
730 | ||
731 | /* | |
732 | * Core structure, functions and helpers. | |
733 | */ | |
734 | typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t); | |
735 | typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t); | |
736 | ||
737 | struct radeon_device { | |
9f022ddf | 738 | struct device *dev; |
771fe6b9 JG |
739 | struct drm_device *ddev; |
740 | struct pci_dev *pdev; | |
741 | /* ASIC */ | |
068a117c | 742 | union radeon_asic_config config; |
771fe6b9 JG |
743 | enum radeon_family family; |
744 | unsigned long flags; | |
745 | int usec_timeout; | |
746 | enum radeon_pll_errata pll_errata; | |
747 | int num_gb_pipes; | |
f779b3e5 | 748 | int num_z_pipes; |
771fe6b9 JG |
749 | int disp_priority; |
750 | /* BIOS */ | |
751 | uint8_t *bios; | |
752 | bool is_atom_bios; | |
753 | uint16_t bios_header_start; | |
754 | struct radeon_object *stollen_vga_memory; | |
755 | struct fb_info *fbdev_info; | |
756 | struct radeon_object *fbdev_robj; | |
757 | struct radeon_framebuffer *fbdev_rfb; | |
758 | /* Register mmio */ | |
4c9bc75c DA |
759 | resource_size_t rmmio_base; |
760 | resource_size_t rmmio_size; | |
771fe6b9 | 761 | void *rmmio; |
771fe6b9 JG |
762 | radeon_rreg_t mc_rreg; |
763 | radeon_wreg_t mc_wreg; | |
764 | radeon_rreg_t pll_rreg; | |
765 | radeon_wreg_t pll_wreg; | |
de1b2898 | 766 | uint32_t pcie_reg_mask; |
771fe6b9 JG |
767 | radeon_rreg_t pciep_rreg; |
768 | radeon_wreg_t pciep_wreg; | |
769 | struct radeon_clock clock; | |
770 | struct radeon_mc mc; | |
771 | struct radeon_gart gart; | |
772 | struct radeon_mode_info mode_info; | |
773 | struct radeon_scratch scratch; | |
774 | struct radeon_mman mman; | |
775 | struct radeon_fence_driver fence_drv; | |
776 | struct radeon_cp cp; | |
777 | struct radeon_ib_pool ib_pool; | |
778 | struct radeon_irq irq; | |
779 | struct radeon_asic *asic; | |
780 | struct radeon_gem gem; | |
c93bb85b | 781 | struct radeon_pm pm; |
f657c2a7 | 782 | uint32_t bios_scratch[RADEON_BIOS_NUM_SCRATCH]; |
771fe6b9 JG |
783 | struct mutex cs_mutex; |
784 | struct radeon_wb wb; | |
3ce0a23d | 785 | struct radeon_dummy_page dummy_page; |
771fe6b9 JG |
786 | bool gpu_lockup; |
787 | bool shutdown; | |
788 | bool suspend; | |
ad49f501 | 789 | bool need_dma32; |
733289c2 | 790 | bool accel_working; |
e024e110 | 791 | struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES]; |
3ce0a23d JG |
792 | const struct firmware *me_fw; /* all family ME firmware */ |
793 | const struct firmware *pfp_fw; /* r6/700 PFP firmware */ | |
794 | struct r600_blit r600_blit; | |
3e5cb98d | 795 | int msi_enabled; /* msi enabled */ |
771fe6b9 JG |
796 | }; |
797 | ||
798 | int radeon_device_init(struct radeon_device *rdev, | |
799 | struct drm_device *ddev, | |
800 | struct pci_dev *pdev, | |
801 | uint32_t flags); | |
802 | void radeon_device_fini(struct radeon_device *rdev); | |
803 | int radeon_gpu_wait_for_idle(struct radeon_device *rdev); | |
804 | ||
3ce0a23d JG |
805 | /* r600 blit */ |
806 | int r600_blit_prepare_copy(struct radeon_device *rdev, int size_bytes); | |
807 | void r600_blit_done_copy(struct radeon_device *rdev, struct radeon_fence *fence); | |
808 | void r600_kms_blit_copy(struct radeon_device *rdev, | |
809 | u64 src_gpu_addr, u64 dst_gpu_addr, | |
810 | int size_bytes); | |
811 | ||
de1b2898 DA |
812 | static inline uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg) |
813 | { | |
814 | if (reg < 0x10000) | |
815 | return readl(((void __iomem *)rdev->rmmio) + reg); | |
816 | else { | |
817 | writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX); | |
818 | return readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA); | |
819 | } | |
820 | } | |
821 | ||
822 | static inline void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) | |
823 | { | |
824 | if (reg < 0x10000) | |
825 | writel(v, ((void __iomem *)rdev->rmmio) + reg); | |
826 | else { | |
827 | writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX); | |
828 | writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA); | |
829 | } | |
830 | } | |
831 | ||
771fe6b9 JG |
832 | |
833 | /* | |
834 | * Registers read & write functions. | |
835 | */ | |
836 | #define RREG8(reg) readb(((void __iomem *)rdev->rmmio) + (reg)) | |
837 | #define WREG8(reg, v) writeb(v, ((void __iomem *)rdev->rmmio) + (reg)) | |
de1b2898 | 838 | #define RREG32(reg) r100_mm_rreg(rdev, (reg)) |
3ce0a23d | 839 | #define DREG32(reg) printk(KERN_INFO "REGISTER: " #reg " : 0x%08X\n", r100_mm_rreg(rdev, (reg))) |
de1b2898 | 840 | #define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v)) |
771fe6b9 JG |
841 | #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK) |
842 | #define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK) | |
843 | #define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg)) | |
844 | #define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v)) | |
845 | #define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg)) | |
846 | #define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v)) | |
de1b2898 DA |
847 | #define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg)) |
848 | #define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v)) | |
771fe6b9 JG |
849 | #define WREG32_P(reg, val, mask) \ |
850 | do { \ | |
851 | uint32_t tmp_ = RREG32(reg); \ | |
852 | tmp_ &= (mask); \ | |
853 | tmp_ |= ((val) & ~(mask)); \ | |
854 | WREG32(reg, tmp_); \ | |
855 | } while (0) | |
856 | #define WREG32_PLL_P(reg, val, mask) \ | |
857 | do { \ | |
858 | uint32_t tmp_ = RREG32_PLL(reg); \ | |
859 | tmp_ &= (mask); \ | |
860 | tmp_ |= ((val) & ~(mask)); \ | |
861 | WREG32_PLL(reg, tmp_); \ | |
862 | } while (0) | |
3ce0a23d | 863 | #define DREG32_SYS(sqf, rdev, reg) seq_printf((sqf), #reg " : 0x%08X\n", r100_mm_rreg((rdev), (reg))) |
771fe6b9 | 864 | |
de1b2898 DA |
865 | /* |
866 | * Indirect registers accessor | |
867 | */ | |
868 | static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg) | |
869 | { | |
870 | uint32_t r; | |
871 | ||
872 | WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask)); | |
873 | r = RREG32(RADEON_PCIE_DATA); | |
874 | return r; | |
875 | } | |
876 | ||
877 | static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v) | |
878 | { | |
879 | WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask)); | |
880 | WREG32(RADEON_PCIE_DATA, (v)); | |
881 | } | |
882 | ||
771fe6b9 JG |
883 | void r100_pll_errata_after_index(struct radeon_device *rdev); |
884 | ||
885 | ||
886 | /* | |
887 | * ASICs helpers. | |
888 | */ | |
b995e433 DA |
889 | #define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \ |
890 | (rdev->pdev->device == 0x5969)) | |
771fe6b9 JG |
891 | #define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \ |
892 | (rdev->family == CHIP_RV200) || \ | |
893 | (rdev->family == CHIP_RS100) || \ | |
894 | (rdev->family == CHIP_RS200) || \ | |
895 | (rdev->family == CHIP_RV250) || \ | |
896 | (rdev->family == CHIP_RV280) || \ | |
897 | (rdev->family == CHIP_RS300)) | |
898 | #define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300) || \ | |
899 | (rdev->family == CHIP_RV350) || \ | |
900 | (rdev->family == CHIP_R350) || \ | |
901 | (rdev->family == CHIP_RV380) || \ | |
902 | (rdev->family == CHIP_R420) || \ | |
903 | (rdev->family == CHIP_R423) || \ | |
904 | (rdev->family == CHIP_RV410) || \ | |
905 | (rdev->family == CHIP_RS400) || \ | |
906 | (rdev->family == CHIP_RS480)) | |
907 | #define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600)) | |
908 | #define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620)) | |
909 | #define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730)) | |
910 | ||
911 | ||
912 | /* | |
913 | * BIOS helpers. | |
914 | */ | |
915 | #define RBIOS8(i) (rdev->bios[i]) | |
916 | #define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8)) | |
917 | #define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16)) | |
918 | ||
919 | int radeon_combios_init(struct radeon_device *rdev); | |
920 | void radeon_combios_fini(struct radeon_device *rdev); | |
921 | int radeon_atombios_init(struct radeon_device *rdev); | |
922 | void radeon_atombios_fini(struct radeon_device *rdev); | |
923 | ||
924 | ||
925 | /* | |
926 | * RING helpers. | |
927 | */ | |
771fe6b9 JG |
928 | static inline void radeon_ring_write(struct radeon_device *rdev, uint32_t v) |
929 | { | |
930 | #if DRM_DEBUG_CODE | |
931 | if (rdev->cp.count_dw <= 0) { | |
932 | DRM_ERROR("radeon: writting more dword to ring than expected !\n"); | |
933 | } | |
934 | #endif | |
935 | rdev->cp.ring[rdev->cp.wptr++] = v; | |
936 | rdev->cp.wptr &= rdev->cp.ptr_mask; | |
937 | rdev->cp.count_dw--; | |
938 | rdev->cp.ring_free_dw--; | |
939 | } | |
940 | ||
941 | ||
942 | /* | |
943 | * ASICs macro. | |
944 | */ | |
068a117c | 945 | #define radeon_init(rdev) (rdev)->asic->init((rdev)) |
3ce0a23d JG |
946 | #define radeon_fini(rdev) (rdev)->asic->fini((rdev)) |
947 | #define radeon_resume(rdev) (rdev)->asic->resume((rdev)) | |
948 | #define radeon_suspend(rdev) (rdev)->asic->suspend((rdev)) | |
771fe6b9 | 949 | #define radeon_cs_parse(p) rdev->asic->cs_parse((p)) |
28d52043 | 950 | #define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state)) |
771fe6b9 | 951 | #define radeon_gpu_reset(rdev) (rdev)->asic->gpu_reset((rdev)) |
771fe6b9 JG |
952 | #define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart_tlb_flush((rdev)) |
953 | #define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart_set_page((rdev), (i), (p)) | |
3ce0a23d | 954 | #define radeon_cp_commit(rdev) (rdev)->asic->cp_commit((rdev)) |
771fe6b9 | 955 | #define radeon_ring_start(rdev) (rdev)->asic->ring_start((rdev)) |
3ce0a23d JG |
956 | #define radeon_ring_test(rdev) (rdev)->asic->ring_test((rdev)) |
957 | #define radeon_ring_ib_execute(rdev, ib) (rdev)->asic->ring_ib_execute((rdev), (ib)) | |
771fe6b9 JG |
958 | #define radeon_irq_set(rdev) (rdev)->asic->irq_set((rdev)) |
959 | #define radeon_irq_process(rdev) (rdev)->asic->irq_process((rdev)) | |
7ed220d7 | 960 | #define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->get_vblank_counter((rdev), (crtc)) |
771fe6b9 JG |
961 | #define radeon_fence_ring_emit(rdev, fence) (rdev)->asic->fence_ring_emit((rdev), (fence)) |
962 | #define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy_blit((rdev), (s), (d), (np), (f)) | |
963 | #define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy_dma((rdev), (s), (d), (np), (f)) | |
964 | #define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy((rdev), (s), (d), (np), (f)) | |
7433874e | 965 | #define radeon_get_engine_clock(rdev) (rdev)->asic->get_engine_clock((rdev)) |
771fe6b9 | 966 | #define radeon_set_engine_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e)) |
7433874e | 967 | #define radeon_get_memory_clock(rdev) (rdev)->asic->get_memory_clock((rdev)) |
771fe6b9 JG |
968 | #define radeon_set_memory_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e)) |
969 | #define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->set_pcie_lanes((rdev), (l)) | |
970 | #define radeon_set_clock_gating(rdev, e) (rdev)->asic->set_clock_gating((rdev), (e)) | |
e024e110 DA |
971 | #define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->set_surface_reg((rdev), (r), (f), (p), (o), (s))) |
972 | #define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->clear_surface_reg((rdev), (r))) | |
c93bb85b | 973 | #define radeon_bandwidth_update(rdev) (rdev)->asic->bandwidth_update((rdev)) |
771fe6b9 | 974 | |
6cf8a3f5 | 975 | /* Common functions */ |
4aac0473 | 976 | extern int radeon_gart_table_vram_pin(struct radeon_device *rdev); |
21f9a437 JG |
977 | extern int radeon_modeset_init(struct radeon_device *rdev); |
978 | extern void radeon_modeset_fini(struct radeon_device *rdev); | |
9f022ddf | 979 | extern bool radeon_card_posted(struct radeon_device *rdev); |
21f9a437 JG |
980 | extern int radeon_clocks_init(struct radeon_device *rdev); |
981 | extern void radeon_clocks_fini(struct radeon_device *rdev); | |
982 | extern void radeon_scratch_init(struct radeon_device *rdev); | |
983 | extern void radeon_surface_init(struct radeon_device *rdev); | |
984 | extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data); | |
ca6ffc64 | 985 | extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable); |
d39c3b89 | 986 | extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable); |
6cf8a3f5 | 987 | |
a18d7ea1 | 988 | /* r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280 */ |
9f022ddf JG |
989 | struct r100_mc_save { |
990 | u32 GENMO_WT; | |
991 | u32 CRTC_EXT_CNTL; | |
992 | u32 CRTC_GEN_CNTL; | |
993 | u32 CRTC2_GEN_CNTL; | |
994 | u32 CUR_OFFSET; | |
995 | u32 CUR2_OFFSET; | |
996 | }; | |
997 | extern void r100_cp_disable(struct radeon_device *rdev); | |
998 | extern int r100_cp_init(struct radeon_device *rdev, unsigned ring_size); | |
999 | extern void r100_cp_fini(struct radeon_device *rdev); | |
21f9a437 | 1000 | extern void r100_pci_gart_tlb_flush(struct radeon_device *rdev); |
4aac0473 JG |
1001 | extern int r100_pci_gart_init(struct radeon_device *rdev); |
1002 | extern void r100_pci_gart_fini(struct radeon_device *rdev); | |
21f9a437 JG |
1003 | extern int r100_pci_gart_enable(struct radeon_device *rdev); |
1004 | extern void r100_pci_gart_disable(struct radeon_device *rdev); | |
1005 | extern int r100_pci_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr); | |
9f022ddf JG |
1006 | extern int r100_debugfs_mc_info_init(struct radeon_device *rdev); |
1007 | extern int r100_gui_wait_for_idle(struct radeon_device *rdev); | |
1008 | extern void r100_ib_fini(struct radeon_device *rdev); | |
1009 | extern int r100_ib_init(struct radeon_device *rdev); | |
1010 | extern void r100_irq_disable(struct radeon_device *rdev); | |
1011 | extern int r100_irq_set(struct radeon_device *rdev); | |
1012 | extern void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save); | |
1013 | extern void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save); | |
21f9a437 | 1014 | extern void r100_vram_init_sizes(struct radeon_device *rdev); |
9f022ddf JG |
1015 | extern void r100_wb_disable(struct radeon_device *rdev); |
1016 | extern void r100_wb_fini(struct radeon_device *rdev); | |
1017 | extern int r100_wb_init(struct radeon_device *rdev); | |
d39c3b89 JG |
1018 | extern void r100_hdp_reset(struct radeon_device *rdev); |
1019 | extern int r100_rb2d_reset(struct radeon_device *rdev); | |
1020 | extern int r100_cp_reset(struct radeon_device *rdev); | |
ca6ffc64 | 1021 | extern void r100_vga_render_disable(struct radeon_device *rdev); |
207bf9e9 JG |
1022 | extern int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p, |
1023 | struct radeon_cs_packet *pkt, | |
1024 | struct radeon_object *robj); | |
1025 | extern int r100_cs_parse_packet0(struct radeon_cs_parser *p, | |
1026 | struct radeon_cs_packet *pkt, | |
1027 | const unsigned *auth, unsigned n, | |
1028 | radeon_packet0_check_t check); | |
1029 | extern int r100_cs_packet_parse(struct radeon_cs_parser *p, | |
1030 | struct radeon_cs_packet *pkt, | |
1031 | unsigned idx); | |
17e15b0c | 1032 | extern void r100_enable_bm(struct radeon_device *rdev); |
9f022ddf | 1033 | |
d4550907 JG |
1034 | /* rv200,rv250,rv280 */ |
1035 | extern void r200_set_safe_registers(struct radeon_device *rdev); | |
9f022ddf JG |
1036 | |
1037 | /* r300,r350,rv350,rv370,rv380 */ | |
1038 | extern void r300_set_reg_safe(struct radeon_device *rdev); | |
1039 | extern void r300_mc_program(struct radeon_device *rdev); | |
1040 | extern void r300_vram_info(struct radeon_device *rdev); | |
ca6ffc64 JG |
1041 | extern void r300_clock_startup(struct radeon_device *rdev); |
1042 | extern int r300_mc_wait_for_idle(struct radeon_device *rdev); | |
4aac0473 JG |
1043 | extern int rv370_pcie_gart_init(struct radeon_device *rdev); |
1044 | extern void rv370_pcie_gart_fini(struct radeon_device *rdev); | |
1045 | extern int rv370_pcie_gart_enable(struct radeon_device *rdev); | |
9f022ddf | 1046 | extern void rv370_pcie_gart_disable(struct radeon_device *rdev); |
a18d7ea1 | 1047 | |
905b6822 | 1048 | /* r420,r423,rv410 */ |
d39c3b89 | 1049 | extern int r420_mc_init(struct radeon_device *rdev); |
21f9a437 JG |
1050 | extern u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg); |
1051 | extern void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v); | |
9f022ddf | 1052 | extern int r420_debugfs_pipes_info_init(struct radeon_device *rdev); |
d39c3b89 | 1053 | extern void r420_pipes_init(struct radeon_device *rdev); |
905b6822 | 1054 | |
21f9a437 | 1055 | /* rv515 */ |
d39c3b89 JG |
1056 | struct rv515_mc_save { |
1057 | u32 d1vga_control; | |
1058 | u32 d2vga_control; | |
1059 | u32 vga_render_control; | |
1060 | u32 vga_hdp_control; | |
1061 | u32 d1crtc_control; | |
1062 | u32 d2crtc_control; | |
1063 | }; | |
21f9a437 | 1064 | extern void rv515_bandwidth_avivo_update(struct radeon_device *rdev); |
d39c3b89 JG |
1065 | extern void rv515_vga_render_disable(struct radeon_device *rdev); |
1066 | extern void rv515_set_safe_registers(struct radeon_device *rdev); | |
f0ed1f65 JG |
1067 | extern void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save); |
1068 | extern void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save); | |
1069 | extern void rv515_clock_startup(struct radeon_device *rdev); | |
1070 | extern void rv515_debugfs(struct radeon_device *rdev); | |
1071 | extern int rv515_suspend(struct radeon_device *rdev); | |
21f9a437 | 1072 | |
3bc68535 JG |
1073 | /* rs400 */ |
1074 | extern int rs400_gart_init(struct radeon_device *rdev); | |
1075 | extern int rs400_gart_enable(struct radeon_device *rdev); | |
1076 | extern void rs400_gart_adjust_size(struct radeon_device *rdev); | |
1077 | extern void rs400_gart_disable(struct radeon_device *rdev); | |
1078 | extern void rs400_gart_fini(struct radeon_device *rdev); | |
1079 | ||
1080 | /* rs600 */ | |
1081 | extern void rs600_set_safe_registers(struct radeon_device *rdev); | |
ac447df4 JG |
1082 | extern int rs600_irq_set(struct radeon_device *rdev); |
1083 | extern void rs600_irq_disable(struct radeon_device *rdev); | |
3bc68535 | 1084 | |
21f9a437 JG |
1085 | /* rs690, rs740 */ |
1086 | extern void rs690_line_buffer_adjust(struct radeon_device *rdev, | |
1087 | struct drm_display_mode *mode1, | |
1088 | struct drm_display_mode *mode2); | |
1089 | ||
1090 | /* r600, rv610, rv630, rv620, rv635, rv670, rs780, rs880 */ | |
1091 | extern bool r600_card_posted(struct radeon_device *rdev); | |
1092 | extern void r600_cp_stop(struct radeon_device *rdev); | |
1093 | extern void r600_ring_init(struct radeon_device *rdev, unsigned ring_size); | |
1094 | extern int r600_cp_resume(struct radeon_device *rdev); | |
1095 | extern int r600_count_pipe_bits(uint32_t val); | |
1096 | extern int r600_gart_clear_page(struct radeon_device *rdev, int i); | |
1097 | extern int r600_mc_wait_for_idle(struct radeon_device *rdev); | |
4aac0473 | 1098 | extern int r600_pcie_gart_init(struct radeon_device *rdev); |
21f9a437 JG |
1099 | extern void r600_pcie_gart_tlb_flush(struct radeon_device *rdev); |
1100 | extern int r600_ib_test(struct radeon_device *rdev); | |
1101 | extern int r600_ring_test(struct radeon_device *rdev); | |
21f9a437 | 1102 | extern void r600_wb_fini(struct radeon_device *rdev); |
81cc35bf JG |
1103 | extern int r600_wb_enable(struct radeon_device *rdev); |
1104 | extern void r600_wb_disable(struct radeon_device *rdev); | |
21f9a437 JG |
1105 | extern void r600_scratch_init(struct radeon_device *rdev); |
1106 | extern int r600_blit_init(struct radeon_device *rdev); | |
1107 | extern void r600_blit_fini(struct radeon_device *rdev); | |
1108 | extern int r600_cp_init_microcode(struct radeon_device *rdev); | |
fe62e1a4 | 1109 | extern int r600_gpu_reset(struct radeon_device *rdev); |
21f9a437 | 1110 | |
771fe6b9 | 1111 | #endif |