projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon: add ring working query
[deliverable/linux.git] / drivers / gpu / drm / radeon / si.c
CommitLineData
43b3cd99
AD		 1/*
2 * Copyright 2011 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: Alex Deucher
23 */
0f0de06c
AD		 24#include <linux/firmware.h>
25#include <linux/platform_device.h>
26#include <linux/slab.h>
27#include <linux/module.h>
760285e7 28#include <drm/drmP.h>
43b3cd99
AD		 29#include "radeon.h"
30#include "radeon_asic.h"
760285e7 31#include <drm/radeon_drm.h>
43b3cd99
AD		 32#include "sid.h"
33#include "atom.h"
48c0c902 34#include "si_blit_shaders.h"
43b3cd99 35
0f0de06c
AD		 36#define SI_PFP_UCODE_SIZE 2144
37#define SI_PM4_UCODE_SIZE 2144
38#define SI_CE_UCODE_SIZE 2144
39#define SI_RLC_UCODE_SIZE 2048
40#define SI_MC_UCODE_SIZE 7769
bcc7f5d2 41#define OLAND_MC_UCODE_SIZE 7863
0f0de06c
AD		 42
43MODULE_FIRMWARE("radeon/TAHITI_pfp.bin");
44MODULE_FIRMWARE("radeon/TAHITI_me.bin");
45MODULE_FIRMWARE("radeon/TAHITI_ce.bin");
46MODULE_FIRMWARE("radeon/TAHITI_mc.bin");
47MODULE_FIRMWARE("radeon/TAHITI_rlc.bin");
48MODULE_FIRMWARE("radeon/PITCAIRN_pfp.bin");
49MODULE_FIRMWARE("radeon/PITCAIRN_me.bin");
50MODULE_FIRMWARE("radeon/PITCAIRN_ce.bin");
51MODULE_FIRMWARE("radeon/PITCAIRN_mc.bin");
52MODULE_FIRMWARE("radeon/PITCAIRN_rlc.bin");
53MODULE_FIRMWARE("radeon/VERDE_pfp.bin");
54MODULE_FIRMWARE("radeon/VERDE_me.bin");
55MODULE_FIRMWARE("radeon/VERDE_ce.bin");
56MODULE_FIRMWARE("radeon/VERDE_mc.bin");
57MODULE_FIRMWARE("radeon/VERDE_rlc.bin");
bcc7f5d2
AD		 58MODULE_FIRMWARE("radeon/OLAND_pfp.bin");
59MODULE_FIRMWARE("radeon/OLAND_me.bin");
60MODULE_FIRMWARE("radeon/OLAND_ce.bin");
61MODULE_FIRMWARE("radeon/OLAND_mc.bin");
62MODULE_FIRMWARE("radeon/OLAND_rlc.bin");
0f0de06c 63
25a857fb
AD		 64extern int r600_ih_ring_alloc(struct radeon_device *rdev);
65extern void r600_ih_ring_fini(struct radeon_device *rdev);
0a96d72b 66extern void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev);
c476dde2
AD		 67extern void evergreen_mc_stop(struct radeon_device *rdev, struct evergreen_mc_save *save);
68extern void evergreen_mc_resume(struct radeon_device *rdev, struct evergreen_mc_save *save);
ca7db22b 69extern u32 evergreen_get_number_of_dram_channels(struct radeon_device *rdev);
1c534671 70extern void evergreen_print_gpu_status_regs(struct radeon_device *rdev);
014bb209 71extern bool evergreen_is_display_hung(struct radeon_device *rdev);
0a96d72b 72
454d2e2a
AD		 73#define PCIE_BUS_CLK 10000
74#define TCLK (PCIE_BUS_CLK / 10)
75
76/**
77 * si_get_xclk - get the xclk
78 *
79 * @rdev: radeon_device pointer
80 *
81 * Returns the reference clock used by the gfx engine
82 * (SI).
83 */
84u32 si_get_xclk(struct radeon_device *rdev)
85{
86 u32 reference_clock = rdev->clock.spll.reference_freq;
87 u32 tmp;
88
89 tmp = RREG32(CG_CLKPIN_CNTL_2);
90 if (tmp & MUX_TCLK_TO_XCLK)
91 return TCLK;
92
93 tmp = RREG32(CG_CLKPIN_CNTL);
94 if (tmp & XTALIN_DIVIDE)
95 return reference_clock / 4;
96
97 return reference_clock;
98}
99
1bd47d2e
AD		 100/* get temperature in millidegrees */
101int si_get_temp(struct radeon_device *rdev)
102{
103 u32 temp;
104 int actual_temp = 0;
105
106 temp = (RREG32(CG_MULT_THERMAL_STATUS) & CTF_TEMP_MASK) >>
107 CTF_TEMP_SHIFT;
108
109 if (temp & 0x200)
110 actual_temp = 255;
111 else
112 actual_temp = temp & 0x1ff;
113
114 actual_temp = (actual_temp * 1000);
115
116 return actual_temp;
117}
118
8b074dd6
AD		 119#define TAHITI_IO_MC_REGS_SIZE 36
120
121static const u32 tahiti_io_mc_regs[TAHITI_IO_MC_REGS_SIZE][2] = {
122 {0x0000006f, 0x03044000},
123 {0x00000070, 0x0480c018},
124 {0x00000071, 0x00000040},
125 {0x00000072, 0x01000000},
126 {0x00000074, 0x000000ff},
127 {0x00000075, 0x00143400},
128 {0x00000076, 0x08ec0800},
129 {0x00000077, 0x040000cc},
130 {0x00000079, 0x00000000},
131 {0x0000007a, 0x21000409},
132 {0x0000007c, 0x00000000},
133 {0x0000007d, 0xe8000000},
134 {0x0000007e, 0x044408a8},
135 {0x0000007f, 0x00000003},
136 {0x00000080, 0x00000000},
137 {0x00000081, 0x01000000},
138 {0x00000082, 0x02000000},
139 {0x00000083, 0x00000000},
140 {0x00000084, 0xe3f3e4f4},
141 {0x00000085, 0x00052024},
142 {0x00000087, 0x00000000},
143 {0x00000088, 0x66036603},
144 {0x00000089, 0x01000000},
145 {0x0000008b, 0x1c0a0000},
146 {0x0000008c, 0xff010000},
147 {0x0000008e, 0xffffefff},
148 {0x0000008f, 0xfff3efff},
149 {0x00000090, 0xfff3efbf},
150 {0x00000094, 0x00101101},
151 {0x00000095, 0x00000fff},
152 {0x00000096, 0x00116fff},
153 {0x00000097, 0x60010000},
154 {0x00000098, 0x10010000},
155 {0x00000099, 0x00006000},
156 {0x0000009a, 0x00001000},
157 {0x0000009f, 0x00a77400}
158};
159
160static const u32 pitcairn_io_mc_regs[TAHITI_IO_MC_REGS_SIZE][2] = {
161 {0x0000006f, 0x03044000},
162 {0x00000070, 0x0480c018},
163 {0x00000071, 0x00000040},
164 {0x00000072, 0x01000000},
165 {0x00000074, 0x000000ff},
166 {0x00000075, 0x00143400},
167 {0x00000076, 0x08ec0800},
168 {0x00000077, 0x040000cc},
169 {0x00000079, 0x00000000},
170 {0x0000007a, 0x21000409},
171 {0x0000007c, 0x00000000},
172 {0x0000007d, 0xe8000000},
173 {0x0000007e, 0x044408a8},
174 {0x0000007f, 0x00000003},
175 {0x00000080, 0x00000000},
176 {0x00000081, 0x01000000},
177 {0x00000082, 0x02000000},
178 {0x00000083, 0x00000000},
179 {0x00000084, 0xe3f3e4f4},
180 {0x00000085, 0x00052024},
181 {0x00000087, 0x00000000},
182 {0x00000088, 0x66036603},
183 {0x00000089, 0x01000000},
184 {0x0000008b, 0x1c0a0000},
185 {0x0000008c, 0xff010000},
186 {0x0000008e, 0xffffefff},
187 {0x0000008f, 0xfff3efff},
188 {0x00000090, 0xfff3efbf},
189 {0x00000094, 0x00101101},
190 {0x00000095, 0x00000fff},
191 {0x00000096, 0x00116fff},
192 {0x00000097, 0x60010000},
193 {0x00000098, 0x10010000},
194 {0x00000099, 0x00006000},
195 {0x0000009a, 0x00001000},
196 {0x0000009f, 0x00a47400}
197};
198
199static const u32 verde_io_mc_regs[TAHITI_IO_MC_REGS_SIZE][2] = {
200 {0x0000006f, 0x03044000},
201 {0x00000070, 0x0480c018},
202 {0x00000071, 0x00000040},
203 {0x00000072, 0x01000000},
204 {0x00000074, 0x000000ff},
205 {0x00000075, 0x00143400},
206 {0x00000076, 0x08ec0800},
207 {0x00000077, 0x040000cc},
208 {0x00000079, 0x00000000},
209 {0x0000007a, 0x21000409},
210 {0x0000007c, 0x00000000},
211 {0x0000007d, 0xe8000000},
212 {0x0000007e, 0x044408a8},
213 {0x0000007f, 0x00000003},
214 {0x00000080, 0x00000000},
215 {0x00000081, 0x01000000},
216 {0x00000082, 0x02000000},
217 {0x00000083, 0x00000000},
218 {0x00000084, 0xe3f3e4f4},
219 {0x00000085, 0x00052024},
220 {0x00000087, 0x00000000},
221 {0x00000088, 0x66036603},
222 {0x00000089, 0x01000000},
223 {0x0000008b, 0x1c0a0000},
224 {0x0000008c, 0xff010000},
225 {0x0000008e, 0xffffefff},
226 {0x0000008f, 0xfff3efff},
227 {0x00000090, 0xfff3efbf},
228 {0x00000094, 0x00101101},
229 {0x00000095, 0x00000fff},
230 {0x00000096, 0x00116fff},
231 {0x00000097, 0x60010000},
232 {0x00000098, 0x10010000},
233 {0x00000099, 0x00006000},
234 {0x0000009a, 0x00001000},
235 {0x0000009f, 0x00a37400}
236};
237
bcc7f5d2
AD		 238static const u32 oland_io_mc_regs[TAHITI_IO_MC_REGS_SIZE][2] = {
239 {0x0000006f, 0x03044000},
240 {0x00000070, 0x0480c018},
241 {0x00000071, 0x00000040},
242 {0x00000072, 0x01000000},
243 {0x00000074, 0x000000ff},
244 {0x00000075, 0x00143400},
245 {0x00000076, 0x08ec0800},
246 {0x00000077, 0x040000cc},
247 {0x00000079, 0x00000000},
248 {0x0000007a, 0x21000409},
249 {0x0000007c, 0x00000000},
250 {0x0000007d, 0xe8000000},
251 {0x0000007e, 0x044408a8},
252 {0x0000007f, 0x00000003},
253 {0x00000080, 0x00000000},
254 {0x00000081, 0x01000000},
255 {0x00000082, 0x02000000},
256 {0x00000083, 0x00000000},
257 {0x00000084, 0xe3f3e4f4},
258 {0x00000085, 0x00052024},
259 {0x00000087, 0x00000000},
260 {0x00000088, 0x66036603},
261 {0x00000089, 0x01000000},
262 {0x0000008b, 0x1c0a0000},
263 {0x0000008c, 0xff010000},
264 {0x0000008e, 0xffffefff},
265 {0x0000008f, 0xfff3efff},
266 {0x00000090, 0xfff3efbf},
267 {0x00000094, 0x00101101},
268 {0x00000095, 0x00000fff},
269 {0x00000096, 0x00116fff},
270 {0x00000097, 0x60010000},
271 {0x00000098, 0x10010000},
272 {0x00000099, 0x00006000},
273 {0x0000009a, 0x00001000},
274 {0x0000009f, 0x00a17730}
275};
276
8b074dd6
AD		 277/* ucode loading */
278static int si_mc_load_microcode(struct radeon_device *rdev)
279{
280 const __be32 *fw_data;
281 u32 running, blackout = 0;
282 u32 *io_mc_regs;
283 int i, ucode_size, regs_size;
284
285 if (!rdev->mc_fw)
286 return -EINVAL;
287
288 switch (rdev->family) {
289 case CHIP_TAHITI:
290 io_mc_regs = (u32 *)&tahiti_io_mc_regs;
291 ucode_size = SI_MC_UCODE_SIZE;
292 regs_size = TAHITI_IO_MC_REGS_SIZE;
293 break;
294 case CHIP_PITCAIRN:
295 io_mc_regs = (u32 *)&pitcairn_io_mc_regs;
296 ucode_size = SI_MC_UCODE_SIZE;
297 regs_size = TAHITI_IO_MC_REGS_SIZE;
298 break;
299 case CHIP_VERDE:
300 default:
301 io_mc_regs = (u32 *)&verde_io_mc_regs;
302 ucode_size = SI_MC_UCODE_SIZE;
303 regs_size = TAHITI_IO_MC_REGS_SIZE;
304 break;
bcc7f5d2
AD		 305 case CHIP_OLAND:
306 io_mc_regs = (u32 *)&oland_io_mc_regs;
307 ucode_size = OLAND_MC_UCODE_SIZE;
308 regs_size = TAHITI_IO_MC_REGS_SIZE;
309 break;
8b074dd6
AD		 310 }
311
312 running = RREG32(MC_SEQ_SUP_CNTL) & RUN_MASK;
313
314 if (running == 0) {
315 if (running) {
316 blackout = RREG32(MC_SHARED_BLACKOUT_CNTL);
317 WREG32(MC_SHARED_BLACKOUT_CNTL, blackout | 1);
318 }
319
320 /* reset the engine and set to writable */
321 WREG32(MC_SEQ_SUP_CNTL, 0x00000008);
322 WREG32(MC_SEQ_SUP_CNTL, 0x00000010);
323
324 /* load mc io regs */
325 for (i = 0; i < regs_size; i++) {
326 WREG32(MC_SEQ_IO_DEBUG_INDEX, io_mc_regs[(i << 1)]);
327 WREG32(MC_SEQ_IO_DEBUG_DATA, io_mc_regs[(i << 1) + 1]);
328 }
329 /* load the MC ucode */
330 fw_data = (const __be32 *)rdev->mc_fw->data;
331 for (i = 0; i < ucode_size; i++)
332 WREG32(MC_SEQ_SUP_PGM, be32_to_cpup(fw_data++));
333
334 /* put the engine back into the active state */
335 WREG32(MC_SEQ_SUP_CNTL, 0x00000008);
336 WREG32(MC_SEQ_SUP_CNTL, 0x00000004);
337 WREG32(MC_SEQ_SUP_CNTL, 0x00000001);
338
339 /* wait for training to complete */
340 for (i = 0; i < rdev->usec_timeout; i++) {
341 if (RREG32(MC_SEQ_TRAIN_WAKEUP_CNTL) & TRAIN_DONE_D0)
342 break;
343 udelay(1);
344 }
345 for (i = 0; i < rdev->usec_timeout; i++) {
346 if (RREG32(MC_SEQ_TRAIN_WAKEUP_CNTL) & TRAIN_DONE_D1)
347 break;
348 udelay(1);
349 }
350
351 if (running)
352 WREG32(MC_SHARED_BLACKOUT_CNTL, blackout);
353 }
354
355 return 0;
356}
357
0f0de06c
AD		 358static int si_init_microcode(struct radeon_device *rdev)
359{
360 struct platform_device *pdev;
361 const char *chip_name;
362 const char *rlc_chip_name;
363 size_t pfp_req_size, me_req_size, ce_req_size, rlc_req_size, mc_req_size;
364 char fw_name[30];
365 int err;
366
367 DRM_DEBUG("\n");
368
369 pdev = platform_device_register_simple("radeon_cp", 0, NULL, 0);
370 err = IS_ERR(pdev);
371 if (err) {
372 printk(KERN_ERR "radeon_cp: Failed to register firmware\n");
373 return -EINVAL;
374 }
375
376 switch (rdev->family) {
377 case CHIP_TAHITI:
378 chip_name = "TAHITI";
379 rlc_chip_name = "TAHITI";
380 pfp_req_size = SI_PFP_UCODE_SIZE * 4;
381 me_req_size = SI_PM4_UCODE_SIZE * 4;
382 ce_req_size = SI_CE_UCODE_SIZE * 4;
383 rlc_req_size = SI_RLC_UCODE_SIZE * 4;
384 mc_req_size = SI_MC_UCODE_SIZE * 4;
385 break;
386 case CHIP_PITCAIRN:
387 chip_name = "PITCAIRN";
388 rlc_chip_name = "PITCAIRN";
389 pfp_req_size = SI_PFP_UCODE_SIZE * 4;
390 me_req_size = SI_PM4_UCODE_SIZE * 4;
391 ce_req_size = SI_CE_UCODE_SIZE * 4;
392 rlc_req_size = SI_RLC_UCODE_SIZE * 4;
393 mc_req_size = SI_MC_UCODE_SIZE * 4;
394 break;
395 case CHIP_VERDE:
396 chip_name = "VERDE";
397 rlc_chip_name = "VERDE";
398 pfp_req_size = SI_PFP_UCODE_SIZE * 4;
399 me_req_size = SI_PM4_UCODE_SIZE * 4;
400 ce_req_size = SI_CE_UCODE_SIZE * 4;
401 rlc_req_size = SI_RLC_UCODE_SIZE * 4;
402 mc_req_size = SI_MC_UCODE_SIZE * 4;
403 break;
bcc7f5d2
AD		 404 case CHIP_OLAND:
405 chip_name = "OLAND";
406 rlc_chip_name = "OLAND";
407 pfp_req_size = SI_PFP_UCODE_SIZE * 4;
408 me_req_size = SI_PM4_UCODE_SIZE * 4;
409 ce_req_size = SI_CE_UCODE_SIZE * 4;
410 rlc_req_size = SI_RLC_UCODE_SIZE * 4;
411 mc_req_size = OLAND_MC_UCODE_SIZE * 4;
412 break;
0f0de06c
AD		 413 default: BUG();
414 }
415
416 DRM_INFO("Loading %s Microcode\n", chip_name);
417
418 snprintf(fw_name, sizeof(fw_name), "radeon/%s_pfp.bin", chip_name);
419 err = request_firmware(&rdev->pfp_fw, fw_name, &pdev->dev);
420 if (err)
421 goto out;
422 if (rdev->pfp_fw->size != pfp_req_size) {
423 printk(KERN_ERR
424 "si_cp: Bogus length %zu in firmware \"%s\"\n",
425 rdev->pfp_fw->size, fw_name);
426 err = -EINVAL;
427 goto out;
428 }
429
430 snprintf(fw_name, sizeof(fw_name), "radeon/%s_me.bin", chip_name);
431 err = request_firmware(&rdev->me_fw, fw_name, &pdev->dev);
432 if (err)
433 goto out;
434 if (rdev->me_fw->size != me_req_size) {
435 printk(KERN_ERR
436 "si_cp: Bogus length %zu in firmware \"%s\"\n",
437 rdev->me_fw->size, fw_name);
438 err = -EINVAL;
439 }
440
441 snprintf(fw_name, sizeof(fw_name), "radeon/%s_ce.bin", chip_name);
442 err = request_firmware(&rdev->ce_fw, fw_name, &pdev->dev);
443 if (err)
444 goto out;
445 if (rdev->ce_fw->size != ce_req_size) {
446 printk(KERN_ERR
447 "si_cp: Bogus length %zu in firmware \"%s\"\n",
448 rdev->ce_fw->size, fw_name);
449 err = -EINVAL;
450 }
451
452 snprintf(fw_name, sizeof(fw_name), "radeon/%s_rlc.bin", rlc_chip_name);
453 err = request_firmware(&rdev->rlc_fw, fw_name, &pdev->dev);
454 if (err)
455 goto out;
456 if (rdev->rlc_fw->size != rlc_req_size) {
457 printk(KERN_ERR
458 "si_rlc: Bogus length %zu in firmware \"%s\"\n",
459 rdev->rlc_fw->size, fw_name);
460 err = -EINVAL;
461 }
462
463 snprintf(fw_name, sizeof(fw_name), "radeon/%s_mc.bin", chip_name);
464 err = request_firmware(&rdev->mc_fw, fw_name, &pdev->dev);
465 if (err)
466 goto out;
467 if (rdev->mc_fw->size != mc_req_size) {
468 printk(KERN_ERR
469 "si_mc: Bogus length %zu in firmware \"%s\"\n",
470 rdev->mc_fw->size, fw_name);
471 err = -EINVAL;
472 }
473
474out:
475 platform_device_unregister(pdev);
476
477 if (err) {
478 if (err != -EINVAL)
479 printk(KERN_ERR
480 "si_cp: Failed to load firmware \"%s\"\n",
481 fw_name);
482 release_firmware(rdev->pfp_fw);
483 rdev->pfp_fw = NULL;
484 release_firmware(rdev->me_fw);
485 rdev->me_fw = NULL;
486 release_firmware(rdev->ce_fw);
487 rdev->ce_fw = NULL;
488 release_firmware(rdev->rlc_fw);
489 rdev->rlc_fw = NULL;
490 release_firmware(rdev->mc_fw);
491 rdev->mc_fw = NULL;
492 }
493 return err;
494}
495
43b3cd99
AD		 496/* watermark setup */
497static u32 dce6_line_buffer_adjust(struct radeon_device *rdev,
498 struct radeon_crtc *radeon_crtc,
499 struct drm_display_mode *mode,
500 struct drm_display_mode *other_mode)
501{
502 u32 tmp;
503 /*
504 * Line Buffer Setup
505 * There are 3 line buffers, each one shared by 2 display controllers.
506 * DC_LB_MEMORY_SPLIT controls how that line buffer is shared between
507 * the display controllers. The paritioning is done via one of four
508 * preset allocations specified in bits 21:20:
509 * 0 - half lb
510 * 2 - whole lb, other crtc must be disabled
511 */
512 /* this can get tricky if we have two large displays on a paired group
513 * of crtcs. Ideally for multiple large displays we'd assign them to
514 * non-linked crtcs for maximum line buffer allocation.
515 */
516 if (radeon_crtc->base.enabled && mode) {
517 if (other_mode)
518 tmp = 0; /* 1/2 */
519 else
520 tmp = 2; /* whole */
521 } else
522 tmp = 0;
523
524 WREG32(DC_LB_MEMORY_SPLIT + radeon_crtc->crtc_offset,
525 DC_LB_MEMORY_CONFIG(tmp));
526
527 if (radeon_crtc->base.enabled && mode) {
528 switch (tmp) {
529 case 0:
530 default:
531 return 4096 * 2;
532 case 2:
533 return 8192 * 2;
534 }
535 }
536
537 /* controller not enabled, so no lb used */
538 return 0;
539}
540
ca7db22b 541static u32 si_get_number_of_dram_channels(struct radeon_device *rdev)
43b3cd99
AD		 542{
543 u32 tmp = RREG32(MC_SHARED_CHMAP);
544
545 switch ((tmp & NOOFCHAN_MASK) >> NOOFCHAN_SHIFT) {
546 case 0:
547 default:
548 return 1;
549 case 1:
550 return 2;
551 case 2:
552 return 4;
553 case 3:
554 return 8;
555 case 4:
556 return 3;
557 case 5:
558 return 6;
559 case 6:
560 return 10;
561 case 7:
562 return 12;
563 case 8:
564 return 16;
565 }
566}
567
568struct dce6_wm_params {
569 u32 dram_channels; /* number of dram channels */
570 u32 yclk; /* bandwidth per dram data pin in kHz */
571 u32 sclk; /* engine clock in kHz */
572 u32 disp_clk; /* display clock in kHz */
573 u32 src_width; /* viewport width */
574 u32 active_time; /* active display time in ns */
575 u32 blank_time; /* blank time in ns */
576 bool interlaced; /* mode is interlaced */
577 fixed20_12 vsc; /* vertical scale ratio */
578 u32 num_heads; /* number of active crtcs */
579 u32 bytes_per_pixel; /* bytes per pixel display + overlay */
580 u32 lb_size; /* line buffer allocated to pipe */
581 u32 vtaps; /* vertical scaler taps */
582};
583
584static u32 dce6_dram_bandwidth(struct dce6_wm_params *wm)
585{
586 /* Calculate raw DRAM Bandwidth */
587 fixed20_12 dram_efficiency; /* 0.7 */
588 fixed20_12 yclk, dram_channels, bandwidth;
589 fixed20_12 a;
590
591 a.full = dfixed_const(1000);
592 yclk.full = dfixed_const(wm->yclk);
593 yclk.full = dfixed_div(yclk, a);
594 dram_channels.full = dfixed_const(wm->dram_channels * 4);
595 a.full = dfixed_const(10);
596 dram_efficiency.full = dfixed_const(7);
597 dram_efficiency.full = dfixed_div(dram_efficiency, a);
598 bandwidth.full = dfixed_mul(dram_channels, yclk);
599 bandwidth.full = dfixed_mul(bandwidth, dram_efficiency);
600
601 return dfixed_trunc(bandwidth);
602}
603
604static u32 dce6_dram_bandwidth_for_display(struct dce6_wm_params *wm)
605{
606 /* Calculate DRAM Bandwidth and the part allocated to display. */
607 fixed20_12 disp_dram_allocation; /* 0.3 to 0.7 */
608 fixed20_12 yclk, dram_channels, bandwidth;
609 fixed20_12 a;
610
611 a.full = dfixed_const(1000);
612 yclk.full = dfixed_const(wm->yclk);
613 yclk.full = dfixed_div(yclk, a);
614 dram_channels.full = dfixed_const(wm->dram_channels * 4);
615 a.full = dfixed_const(10);
616 disp_dram_allocation.full = dfixed_const(3); /* XXX worse case value 0.3 */
617 disp_dram_allocation.full = dfixed_div(disp_dram_allocation, a);
618 bandwidth.full = dfixed_mul(dram_channels, yclk);
619 bandwidth.full = dfixed_mul(bandwidth, disp_dram_allocation);
620
621 return dfixed_trunc(bandwidth);
622}
623
624static u32 dce6_data_return_bandwidth(struct dce6_wm_params *wm)
625{
626 /* Calculate the display Data return Bandwidth */
627 fixed20_12 return_efficiency; /* 0.8 */
628 fixed20_12 sclk, bandwidth;
629 fixed20_12 a;
630
631 a.full = dfixed_const(1000);
632 sclk.full = dfixed_const(wm->sclk);
633 sclk.full = dfixed_div(sclk, a);
634 a.full = dfixed_const(10);
635 return_efficiency.full = dfixed_const(8);
636 return_efficiency.full = dfixed_div(return_efficiency, a);
637 a.full = dfixed_const(32);
638 bandwidth.full = dfixed_mul(a, sclk);
639 bandwidth.full = dfixed_mul(bandwidth, return_efficiency);
640
641 return dfixed_trunc(bandwidth);
642}
643
644static u32 dce6_get_dmif_bytes_per_request(struct dce6_wm_params *wm)
645{
646 return 32;
647}
648
649static u32 dce6_dmif_request_bandwidth(struct dce6_wm_params *wm)
650{
651 /* Calculate the DMIF Request Bandwidth */
652 fixed20_12 disp_clk_request_efficiency; /* 0.8 */
653 fixed20_12 disp_clk, sclk, bandwidth;
654 fixed20_12 a, b1, b2;
655 u32 min_bandwidth;
656
657 a.full = dfixed_const(1000);
658 disp_clk.full = dfixed_const(wm->disp_clk);
659 disp_clk.full = dfixed_div(disp_clk, a);
660 a.full = dfixed_const(dce6_get_dmif_bytes_per_request(wm) / 2);
661 b1.full = dfixed_mul(a, disp_clk);
662
663 a.full = dfixed_const(1000);
664 sclk.full = dfixed_const(wm->sclk);
665 sclk.full = dfixed_div(sclk, a);
666 a.full = dfixed_const(dce6_get_dmif_bytes_per_request(wm));
667 b2.full = dfixed_mul(a, sclk);
668
669 a.full = dfixed_const(10);
670 disp_clk_request_efficiency.full = dfixed_const(8);
671 disp_clk_request_efficiency.full = dfixed_div(disp_clk_request_efficiency, a);
672
673 min_bandwidth = min(dfixed_trunc(b1), dfixed_trunc(b2));
674
675 a.full = dfixed_const(min_bandwidth);
676 bandwidth.full = dfixed_mul(a, disp_clk_request_efficiency);
677
678 return dfixed_trunc(bandwidth);
679}
680
681static u32 dce6_available_bandwidth(struct dce6_wm_params *wm)
682{
683 /* Calculate the Available bandwidth. Display can use this temporarily but not in average. */
684 u32 dram_bandwidth = dce6_dram_bandwidth(wm);
685 u32 data_return_bandwidth = dce6_data_return_bandwidth(wm);
686 u32 dmif_req_bandwidth = dce6_dmif_request_bandwidth(wm);
687
688 return min(dram_bandwidth, min(data_return_bandwidth, dmif_req_bandwidth));
689}
690
691static u32 dce6_average_bandwidth(struct dce6_wm_params *wm)
692{
693 /* Calculate the display mode Average Bandwidth
694 * DisplayMode should contain the source and destination dimensions,
695 * timing, etc.
696 */
697 fixed20_12 bpp;
698 fixed20_12 line_time;
699 fixed20_12 src_width;
700 fixed20_12 bandwidth;
701 fixed20_12 a;
702
703 a.full = dfixed_const(1000);
704 line_time.full = dfixed_const(wm->active_time + wm->blank_time);
705 line_time.full = dfixed_div(line_time, a);
706 bpp.full = dfixed_const(wm->bytes_per_pixel);
707 src_width.full = dfixed_const(wm->src_width);
708 bandwidth.full = dfixed_mul(src_width, bpp);
709 bandwidth.full = dfixed_mul(bandwidth, wm->vsc);
710 bandwidth.full = dfixed_div(bandwidth, line_time);
711
712 return dfixed_trunc(bandwidth);
713}
714
715static u32 dce6_latency_watermark(struct dce6_wm_params *wm)
716{
717 /* First calcualte the latency in ns */
718 u32 mc_latency = 2000; /* 2000 ns. */
719 u32 available_bandwidth = dce6_available_bandwidth(wm);
720 u32 worst_chunk_return_time = (512 * 8 * 1000) / available_bandwidth;
721 u32 cursor_line_pair_return_time = (128 * 4 * 1000) / available_bandwidth;
722 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */
723 u32 other_heads_data_return_time = ((wm->num_heads + 1) * worst_chunk_return_time) +
724 (wm->num_heads * cursor_line_pair_return_time);
725 u32 latency = mc_latency + other_heads_data_return_time + dc_latency;
726 u32 max_src_lines_per_dst_line, lb_fill_bw, line_fill_time;
727 u32 tmp, dmif_size = 12288;
728 fixed20_12 a, b, c;
729
730 if (wm->num_heads == 0)
731 return 0;
732
733 a.full = dfixed_const(2);
734 b.full = dfixed_const(1);
735 if ((wm->vsc.full > a.full) ||
736 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) ||
737 (wm->vtaps >= 5) ||
738 ((wm->vsc.full >= a.full) && wm->interlaced))
739 max_src_lines_per_dst_line = 4;
740 else
741 max_src_lines_per_dst_line = 2;
742
743 a.full = dfixed_const(available_bandwidth);
744 b.full = dfixed_const(wm->num_heads);
745 a.full = dfixed_div(a, b);
746
747 b.full = dfixed_const(mc_latency + 512);
748 c.full = dfixed_const(wm->disp_clk);
749 b.full = dfixed_div(b, c);
750
751 c.full = dfixed_const(dmif_size);
752 b.full = dfixed_div(c, b);
753
754 tmp = min(dfixed_trunc(a), dfixed_trunc(b));
755
756 b.full = dfixed_const(1000);
757 c.full = dfixed_const(wm->disp_clk);
758 b.full = dfixed_div(c, b);
759 c.full = dfixed_const(wm->bytes_per_pixel);
760 b.full = dfixed_mul(b, c);
761
762 lb_fill_bw = min(tmp, dfixed_trunc(b));
763
764 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
765 b.full = dfixed_const(1000);
766 c.full = dfixed_const(lb_fill_bw);
767 b.full = dfixed_div(c, b);
768 a.full = dfixed_div(a, b);
769 line_fill_time = dfixed_trunc(a);
770
771 if (line_fill_time < wm->active_time)
772 return latency;
773 else
774 return latency + (line_fill_time - wm->active_time);
775
776}
777
778static bool dce6_average_bandwidth_vs_dram_bandwidth_for_display(struct dce6_wm_params *wm)
779{
780 if (dce6_average_bandwidth(wm) <=
781 (dce6_dram_bandwidth_for_display(wm) / wm->num_heads))
782 return true;
783 else
784 return false;
785};
786
787static bool dce6_average_bandwidth_vs_available_bandwidth(struct dce6_wm_params *wm)
788{
789 if (dce6_average_bandwidth(wm) <=
790 (dce6_available_bandwidth(wm) / wm->num_heads))
791 return true;
792 else
793 return false;
794};
795
796static bool dce6_check_latency_hiding(struct dce6_wm_params *wm)
797{
798 u32 lb_partitions = wm->lb_size / wm->src_width;
799 u32 line_time = wm->active_time + wm->blank_time;
800 u32 latency_tolerant_lines;
801 u32 latency_hiding;
802 fixed20_12 a;
803
804 a.full = dfixed_const(1);
805 if (wm->vsc.full > a.full)
806 latency_tolerant_lines = 1;
807 else {
808 if (lb_partitions <= (wm->vtaps + 1))
809 latency_tolerant_lines = 1;
810 else
811 latency_tolerant_lines = 2;
812 }
813
814 latency_hiding = (latency_tolerant_lines * line_time + wm->blank_time);
815
816 if (dce6_latency_watermark(wm) <= latency_hiding)
817 return true;
818 else
819 return false;
820}
821
822static void dce6_program_watermarks(struct radeon_device *rdev,
823 struct radeon_crtc *radeon_crtc,
824 u32 lb_size, u32 num_heads)
825{
826 struct drm_display_mode *mode = &radeon_crtc->base.mode;
827 struct dce6_wm_params wm;
828 u32 pixel_period;
829 u32 line_time = 0;
830 u32 latency_watermark_a = 0, latency_watermark_b = 0;
831 u32 priority_a_mark = 0, priority_b_mark = 0;
832 u32 priority_a_cnt = PRIORITY_OFF;
833 u32 priority_b_cnt = PRIORITY_OFF;
834 u32 tmp, arb_control3;
835 fixed20_12 a, b, c;
836
837 if (radeon_crtc->base.enabled && num_heads && mode) {
838 pixel_period = 1000000 / (u32)mode->clock;
839 line_time = min((u32)mode->crtc_htotal * pixel_period, (u32)65535);
840 priority_a_cnt = 0;
841 priority_b_cnt = 0;
842
843 wm.yclk = rdev->pm.current_mclk * 10;
844 wm.sclk = rdev->pm.current_sclk * 10;
845 wm.disp_clk = mode->clock;
846 wm.src_width = mode->crtc_hdisplay;
847 wm.active_time = mode->crtc_hdisplay * pixel_period;
848 wm.blank_time = line_time - wm.active_time;
849 wm.interlaced = false;
850 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
851 wm.interlaced = true;
852 wm.vsc = radeon_crtc->vsc;
853 wm.vtaps = 1;
854 if (radeon_crtc->rmx_type != RMX_OFF)
855 wm.vtaps = 2;
856 wm.bytes_per_pixel = 4; /* XXX: get this from fb config */
857 wm.lb_size = lb_size;
ca7db22b
AD		 858 if (rdev->family == CHIP_ARUBA)
859 wm.dram_channels = evergreen_get_number_of_dram_channels(rdev);
860 else
861 wm.dram_channels = si_get_number_of_dram_channels(rdev);
43b3cd99
AD		 862 wm.num_heads = num_heads;
863
864 /* set for high clocks */
865 latency_watermark_a = min(dce6_latency_watermark(&wm), (u32)65535);
866 /* set for low clocks */
867 /* wm.yclk = low clk; wm.sclk = low clk */
868 latency_watermark_b = min(dce6_latency_watermark(&wm), (u32)65535);
869
870 /* possibly force display priority to high */
871 /* should really do this at mode validation time... */
872 if (!dce6_average_bandwidth_vs_dram_bandwidth_for_display(&wm) ||
873 !dce6_average_bandwidth_vs_available_bandwidth(&wm) ||
874 !dce6_check_latency_hiding(&wm) ||
875 (rdev->disp_priority == 2)) {
876 DRM_DEBUG_KMS("force priority to high\n");
877 priority_a_cnt |= PRIORITY_ALWAYS_ON;
878 priority_b_cnt |= PRIORITY_ALWAYS_ON;
879 }
880
881 a.full = dfixed_const(1000);
882 b.full = dfixed_const(mode->clock);
883 b.full = dfixed_div(b, a);
884 c.full = dfixed_const(latency_watermark_a);
885 c.full = dfixed_mul(c, b);
886 c.full = dfixed_mul(c, radeon_crtc->hsc);
887 c.full = dfixed_div(c, a);
888 a.full = dfixed_const(16);
889 c.full = dfixed_div(c, a);
890 priority_a_mark = dfixed_trunc(c);
891 priority_a_cnt |= priority_a_mark & PRIORITY_MARK_MASK;
892
893 a.full = dfixed_const(1000);
894 b.full = dfixed_const(mode->clock);
895 b.full = dfixed_div(b, a);
896 c.full = dfixed_const(latency_watermark_b);
897 c.full = dfixed_mul(c, b);
898 c.full = dfixed_mul(c, radeon_crtc->hsc);
899 c.full = dfixed_div(c, a);
900 a.full = dfixed_const(16);
901 c.full = dfixed_div(c, a);
902 priority_b_mark = dfixed_trunc(c);
903 priority_b_cnt |= priority_b_mark & PRIORITY_MARK_MASK;
904 }
905
906 /* select wm A */
907 arb_control3 = RREG32(DPG_PIPE_ARBITRATION_CONTROL3 + radeon_crtc->crtc_offset);
908 tmp = arb_control3;
909 tmp &= ~LATENCY_WATERMARK_MASK(3);
910 tmp |= LATENCY_WATERMARK_MASK(1);
911 WREG32(DPG_PIPE_ARBITRATION_CONTROL3 + radeon_crtc->crtc_offset, tmp);
912 WREG32(DPG_PIPE_LATENCY_CONTROL + radeon_crtc->crtc_offset,
913 (LATENCY_LOW_WATERMARK(latency_watermark_a) |
914 LATENCY_HIGH_WATERMARK(line_time)));
915 /* select wm B */
916 tmp = RREG32(DPG_PIPE_ARBITRATION_CONTROL3 + radeon_crtc->crtc_offset);
917 tmp &= ~LATENCY_WATERMARK_MASK(3);
918 tmp |= LATENCY_WATERMARK_MASK(2);
919 WREG32(DPG_PIPE_ARBITRATION_CONTROL3 + radeon_crtc->crtc_offset, tmp);
920 WREG32(DPG_PIPE_LATENCY_CONTROL + radeon_crtc->crtc_offset,
921 (LATENCY_LOW_WATERMARK(latency_watermark_b) |
922 LATENCY_HIGH_WATERMARK(line_time)));
923 /* restore original selection */
924 WREG32(DPG_PIPE_ARBITRATION_CONTROL3 + radeon_crtc->crtc_offset, arb_control3);
925
926 /* write the priority marks */
927 WREG32(PRIORITY_A_CNT + radeon_crtc->crtc_offset, priority_a_cnt);
928 WREG32(PRIORITY_B_CNT + radeon_crtc->crtc_offset, priority_b_cnt);
929
930}
931
932void dce6_bandwidth_update(struct radeon_device *rdev)
933{
934 struct drm_display_mode *mode0 = NULL;
935 struct drm_display_mode *mode1 = NULL;
936 u32 num_heads = 0, lb_size;
937 int i;
938
939 radeon_update_display_priority(rdev);
940
941 for (i = 0; i < rdev->num_crtc; i++) {
942 if (rdev->mode_info.crtcs[i]->base.enabled)
943 num_heads++;
944 }
945 for (i = 0; i < rdev->num_crtc; i += 2) {
946 mode0 = &rdev->mode_info.crtcs[i]->base.mode;
947 mode1 = &rdev->mode_info.crtcs[i+1]->base.mode;
948 lb_size = dce6_line_buffer_adjust(rdev, rdev->mode_info.crtcs[i], mode0, mode1);
949 dce6_program_watermarks(rdev, rdev->mode_info.crtcs[i], lb_size, num_heads);
950 lb_size = dce6_line_buffer_adjust(rdev, rdev->mode_info.crtcs[i+1], mode1, mode0);
951 dce6_program_watermarks(rdev, rdev->mode_info.crtcs[i+1], lb_size, num_heads);
952 }
953}
954
0a96d72b
AD		 955/*
956 * Core functions
957 */
0a96d72b
AD		 958static void si_tiling_mode_table_init(struct radeon_device *rdev)
959{
960 const u32 num_tile_mode_states = 32;
961 u32 reg_offset, gb_tile_moden, split_equal_to_row_size;
962
963 switch (rdev->config.si.mem_row_size_in_kb) {
964 case 1:
965 split_equal_to_row_size = ADDR_SURF_TILE_SPLIT_1KB;
966 break;
967 case 2:
968 default:
969 split_equal_to_row_size = ADDR_SURF_TILE_SPLIT_2KB;
970 break;
971 case 4:
972 split_equal_to_row_size = ADDR_SURF_TILE_SPLIT_4KB;
973 break;
974 }
975
976 if ((rdev->family == CHIP_TAHITI) ||
977 (rdev->family == CHIP_PITCAIRN)) {
978 for (reg_offset = 0; reg_offset < num_tile_mode_states; reg_offset++) {
979 switch (reg_offset) {
980 case 0: /* non-AA compressed depth or any compressed stencil */
981 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
982 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
983 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
984 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
985 NUM_BANKS(ADDR_SURF_16_BANK) |
986 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
987 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
988 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
989 break;
990 case 1: /* 2xAA/4xAA compressed depth only */
991 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
992 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
993 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
994 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_128B) |
995 NUM_BANKS(ADDR_SURF_16_BANK) |
996 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
997 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
998 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
999 break;
1000 case 2: /* 8xAA compressed depth only */
1001 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1002 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1003 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1004 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1005 NUM_BANKS(ADDR_SURF_16_BANK) |
1006 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1007 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1008 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1009 break;
1010 case 3: /* 2xAA/4xAA compressed depth with stencil (for depth buffer) */
1011 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1012 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1013 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1014 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_128B) |
1015 NUM_BANKS(ADDR_SURF_16_BANK) |
1016 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1017 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1018 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1019 break;
1020 case 4: /* Maps w/ a dimension less than the 2D macro-tile dimensions (for mipmapped depth textures) */
1021 gb_tile_moden = (ARRAY_MODE(ARRAY_1D_TILED_THIN1) |
1022 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1023 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1024 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
1025 NUM_BANKS(ADDR_SURF_16_BANK) |
1026 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1027 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1028 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1029 break;
1030 case 5: /* Uncompressed 16bpp depth - and stencil buffer allocated with it */
1031 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1032 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1033 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1034 TILE_SPLIT(split_equal_to_row_size) |
1035 NUM_BANKS(ADDR_SURF_16_BANK) |
1036 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1037 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1038 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1039 break;
1040 case 6: /* Uncompressed 32bpp depth - and stencil buffer allocated with it */
1041 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1042 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1043 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1044 TILE_SPLIT(split_equal_to_row_size) |
1045 NUM_BANKS(ADDR_SURF_16_BANK) |
1046 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1047 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1048 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1));
1049 break;
1050 case 7: /* Uncompressed 8bpp stencil without depth (drivers typically do not use) */
1051 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1052 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1053 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1054 TILE_SPLIT(split_equal_to_row_size) |
1055 NUM_BANKS(ADDR_SURF_16_BANK) |
1056 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1057 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1058 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1059 break;
1060 case 8: /* 1D and 1D Array Surfaces */
1061 gb_tile_moden = (ARRAY_MODE(ARRAY_LINEAR_ALIGNED) |
1062 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1063 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1064 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
1065 NUM_BANKS(ADDR_SURF_16_BANK) |
1066 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1067 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1068 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1069 break;
1070 case 9: /* Displayable maps. */
1071 gb_tile_moden = (ARRAY_MODE(ARRAY_1D_TILED_THIN1) |
1072 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1073 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1074 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
1075 NUM_BANKS(ADDR_SURF_16_BANK) |
1076 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1077 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1078 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1079 break;
1080 case 10: /* Display 8bpp. */
1081 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1082 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1083 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1084 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1085 NUM_BANKS(ADDR_SURF_16_BANK) |
1086 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1087 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1088 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1089 break;
1090 case 11: /* Display 16bpp. */
1091 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1092 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1093 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1094 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1095 NUM_BANKS(ADDR_SURF_16_BANK) |
1096 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1097 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1098 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1099 break;
1100 case 12: /* Display 32bpp. */
1101 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1102 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1103 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1104 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |
1105 NUM_BANKS(ADDR_SURF_16_BANK) |
1106 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1107 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1108 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1));
1109 break;
1110 case 13: /* Thin. */
1111 gb_tile_moden = (ARRAY_MODE(ARRAY_1D_TILED_THIN1) |
1112 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1113 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1114 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
1115 NUM_BANKS(ADDR_SURF_16_BANK) |
1116 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1117 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1118 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1119 break;
1120 case 14: /* Thin 8 bpp. */
1121 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1122 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1123 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1124 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1125 NUM_BANKS(ADDR_SURF_16_BANK) |
1126 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1127 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1128 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1));
1129 break;
1130 case 15: /* Thin 16 bpp. */
1131 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1132 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1133 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1134 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1135 NUM_BANKS(ADDR_SURF_16_BANK) |
1136 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1137 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1138 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1));
1139 break;
1140 case 16: /* Thin 32 bpp. */
1141 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1142 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1143 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1144 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |
1145 NUM_BANKS(ADDR_SURF_16_BANK) |
1146 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1147 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1148 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1));
1149 break;
1150 case 17: /* Thin 64 bpp. */
1151 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1152 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1153 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1154 TILE_SPLIT(split_equal_to_row_size) |
1155 NUM_BANKS(ADDR_SURF_16_BANK) |
1156 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1157 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1158 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1));
1159 break;
1160 case 21: /* 8 bpp PRT. */
1161 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1162 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1163 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1164 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1165 NUM_BANKS(ADDR_SURF_16_BANK) |
1166 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_2) |
1167 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1168 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1169 break;
1170 case 22: /* 16 bpp PRT */
1171 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1172 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1173 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1174 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1175 NUM_BANKS(ADDR_SURF_16_BANK) |
1176 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1177 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1178 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4));
1179 break;
1180 case 23: /* 32 bpp PRT */
1181 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1182 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1183 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1184 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1185 NUM_BANKS(ADDR_SURF_16_BANK) |
1186 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1187 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1188 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1189 break;
1190 case 24: /* 64 bpp PRT */
1191 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1192 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1193 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1194 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |
1195 NUM_BANKS(ADDR_SURF_16_BANK) |
1196 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1197 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1198 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1199 break;
1200 case 25: /* 128 bpp PRT */
1201 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1202 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1203 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1204 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |
1205 NUM_BANKS(ADDR_SURF_8_BANK) |
1206 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1207 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1208 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1));
1209 break;
1210 default:
1211 gb_tile_moden = 0;
1212 break;
1213 }
1214 WREG32(GB_TILE_MODE0 + (reg_offset * 4), gb_tile_moden);
1215 }
d0ae7fcc
AD		 1216 } else if ((rdev->family == CHIP_VERDE) ||
1217 (rdev->family == CHIP_OLAND)) {
0a96d72b
AD		 1218 for (reg_offset = 0; reg_offset < num_tile_mode_states; reg_offset++) {
1219 switch (reg_offset) {
1220 case 0: /* non-AA compressed depth or any compressed stencil */
1221 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1222 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1223 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1224 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
1225 NUM_BANKS(ADDR_SURF_16_BANK) |
1226 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1227 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1228 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4));
1229 break;
1230 case 1: /* 2xAA/4xAA compressed depth only */
1231 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1232 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1233 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1234 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_128B) |
1235 NUM_BANKS(ADDR_SURF_16_BANK) |
1236 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1237 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1238 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4));
1239 break;
1240 case 2: /* 8xAA compressed depth only */
1241 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1242 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1243 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1244 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1245 NUM_BANKS(ADDR_SURF_16_BANK) |
1246 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1247 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1248 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4));
1249 break;
1250 case 3: /* 2xAA/4xAA compressed depth with stencil (for depth buffer) */
1251 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1252 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1253 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1254 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_128B) |
1255 NUM_BANKS(ADDR_SURF_16_BANK) |
1256 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1257 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1258 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4));
1259 break;
1260 case 4: /* Maps w/ a dimension less than the 2D macro-tile dimensions (for mipmapped depth textures) */
1261 gb_tile_moden = (ARRAY_MODE(ARRAY_1D_TILED_THIN1) |
1262 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1263 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1264 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
1265 NUM_BANKS(ADDR_SURF_16_BANK) |
1266 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1267 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1268 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1269 break;
1270 case 5: /* Uncompressed 16bpp depth - and stencil buffer allocated with it */
1271 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1272 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1273 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1274 TILE_SPLIT(split_equal_to_row_size) |
1275 NUM_BANKS(ADDR_SURF_16_BANK) |
1276 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1277 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1278 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1279 break;
1280 case 6: /* Uncompressed 32bpp depth - and stencil buffer allocated with it */
1281 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1282 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1283 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1284 TILE_SPLIT(split_equal_to_row_size) |
1285 NUM_BANKS(ADDR_SURF_16_BANK) |
1286 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1287 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1288 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1289 break;
1290 case 7: /* Uncompressed 8bpp stencil without depth (drivers typically do not use) */
1291 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1292 MICRO_TILE_MODE(ADDR_SURF_DEPTH_MICRO_TILING) |
1293 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1294 TILE_SPLIT(split_equal_to_row_size) |
1295 NUM_BANKS(ADDR_SURF_16_BANK) |
1296 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1297 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1298 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4));
1299 break;
1300 case 8: /* 1D and 1D Array Surfaces */
1301 gb_tile_moden = (ARRAY_MODE(ARRAY_LINEAR_ALIGNED) |
1302 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1303 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1304 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
1305 NUM_BANKS(ADDR_SURF_16_BANK) |
1306 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1307 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1308 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1309 break;
1310 case 9: /* Displayable maps. */
1311 gb_tile_moden = (ARRAY_MODE(ARRAY_1D_TILED_THIN1) |
1312 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1313 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1314 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
1315 NUM_BANKS(ADDR_SURF_16_BANK) |
1316 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1317 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1318 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1319 break;
1320 case 10: /* Display 8bpp. */
1321 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1322 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1323 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1324 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1325 NUM_BANKS(ADDR_SURF_16_BANK) |
1326 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1327 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1328 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4));
1329 break;
1330 case 11: /* Display 16bpp. */
1331 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1332 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1333 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1334 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1335 NUM_BANKS(ADDR_SURF_16_BANK) |
1336 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1337 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1338 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1339 break;
1340 case 12: /* Display 32bpp. */
1341 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1342 MICRO_TILE_MODE(ADDR_SURF_DISPLAY_MICRO_TILING) |
1343 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1344 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |
1345 NUM_BANKS(ADDR_SURF_16_BANK) |
1346 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1347 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1348 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1349 break;
1350 case 13: /* Thin. */
1351 gb_tile_moden = (ARRAY_MODE(ARRAY_1D_TILED_THIN1) |
1352 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1353 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1354 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) |
1355 NUM_BANKS(ADDR_SURF_16_BANK) |
1356 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1357 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1358 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1359 break;
1360 case 14: /* Thin 8 bpp. */
1361 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1362 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1363 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1364 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1365 NUM_BANKS(ADDR_SURF_16_BANK) |
1366 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1367 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1368 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1369 break;
1370 case 15: /* Thin 16 bpp. */
1371 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1372 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1373 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1374 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1375 NUM_BANKS(ADDR_SURF_16_BANK) |
1376 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1377 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1378 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1379 break;
1380 case 16: /* Thin 32 bpp. */
1381 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1382 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1383 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1384 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |
1385 NUM_BANKS(ADDR_SURF_16_BANK) |
1386 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1387 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1388 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1389 break;
1390 case 17: /* Thin 64 bpp. */
1391 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1392 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1393 PIPE_CONFIG(ADDR_SURF_P4_8x16) |
1394 TILE_SPLIT(split_equal_to_row_size) |
1395 NUM_BANKS(ADDR_SURF_16_BANK) |
1396 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1397 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1398 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1399 break;
1400 case 21: /* 8 bpp PRT. */
1401 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1402 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1403 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1404 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1405 NUM_BANKS(ADDR_SURF_16_BANK) |
1406 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_2) |
1407 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1408 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1409 break;
1410 case 22: /* 16 bpp PRT */
1411 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1412 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1413 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1414 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1415 NUM_BANKS(ADDR_SURF_16_BANK) |
1416 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1417 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_4) |
1418 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_4));
1419 break;
1420 case 23: /* 32 bpp PRT */
1421 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1422 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1423 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1424 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_256B) |
1425 NUM_BANKS(ADDR_SURF_16_BANK) |
1426 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1427 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_2) |
1428 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1429 break;
1430 case 24: /* 64 bpp PRT */
1431 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1432 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1433 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1434 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_512B) |
1435 NUM_BANKS(ADDR_SURF_16_BANK) |
1436 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1437 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1438 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_2));
1439 break;
1440 case 25: /* 128 bpp PRT */
1441 gb_tile_moden = (ARRAY_MODE(ARRAY_2D_TILED_THIN1) |
1442 MICRO_TILE_MODE(ADDR_SURF_THIN_MICRO_TILING) |
1443 PIPE_CONFIG(ADDR_SURF_P8_32x32_8x16) |
1444 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_1KB) |
1445 NUM_BANKS(ADDR_SURF_8_BANK) |
1446 BANK_WIDTH(ADDR_SURF_BANK_WIDTH_1) |
1447 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) |
1448 MACRO_TILE_ASPECT(ADDR_SURF_MACRO_ASPECT_1));
1449 break;
1450 default:
1451 gb_tile_moden = 0;
1452 break;
1453 }
1454 WREG32(GB_TILE_MODE0 + (reg_offset * 4), gb_tile_moden);
1455 }
1456 } else
1457 DRM_ERROR("unknown asic: 0x%x\n", rdev->family);
1458}
1459
1a8ca750
AD		 1460static void si_select_se_sh(struct radeon_device *rdev,
1461 u32 se_num, u32 sh_num)
1462{
1463 u32 data = INSTANCE_BROADCAST_WRITES;
1464
1465 if ((se_num == 0xffffffff) && (sh_num == 0xffffffff))
1466 data = SH_BROADCAST_WRITES | SE_BROADCAST_WRITES;
1467 else if (se_num == 0xffffffff)
1468 data |= SE_BROADCAST_WRITES | SH_INDEX(sh_num);
1469 else if (sh_num == 0xffffffff)
1470 data |= SH_BROADCAST_WRITES | SE_INDEX(se_num);
1471 else
1472 data |= SH_INDEX(sh_num) | SE_INDEX(se_num);
1473 WREG32(GRBM_GFX_INDEX, data);
1474}
1475
1476static u32 si_create_bitmask(u32 bit_width)
1477{
1478 u32 i, mask = 0;
1479
1480 for (i = 0; i < bit_width; i++) {
1481 mask <<= 1;
1482 mask |= 1;
1483 }
1484 return mask;
1485}
1486
1487static u32 si_get_cu_enabled(struct radeon_device *rdev, u32 cu_per_sh)
1488{
1489 u32 data, mask;
1490
1491 data = RREG32(CC_GC_SHADER_ARRAY_CONFIG);
1492 if (data & 1)
1493 data &= INACTIVE_CUS_MASK;
1494 else
1495 data = 0;
1496 data |= RREG32(GC_USER_SHADER_ARRAY_CONFIG);
1497
1498 data >>= INACTIVE_CUS_SHIFT;
1499
1500 mask = si_create_bitmask(cu_per_sh);
1501
1502 return ~data & mask;
1503}
1504
1505static void si_setup_spi(struct radeon_device *rdev,
1506 u32 se_num, u32 sh_per_se,
1507 u32 cu_per_sh)
1508{
1509 int i, j, k;
1510 u32 data, mask, active_cu;
1511
1512 for (i = 0; i < se_num; i++) {
1513 for (j = 0; j < sh_per_se; j++) {
1514 si_select_se_sh(rdev, i, j);
1515 data = RREG32(SPI_STATIC_THREAD_MGMT_3);
1516 active_cu = si_get_cu_enabled(rdev, cu_per_sh);
1517
1518 mask = 1;
1519 for (k = 0; k < 16; k++) {
1520 mask <<= k;
1521 if (active_cu & mask) {
1522 data &= ~mask;
1523 WREG32(SPI_STATIC_THREAD_MGMT_3, data);
1524 break;
1525 }
1526 }
1527 }
1528 }
1529 si_select_se_sh(rdev, 0xffffffff, 0xffffffff);
1530}
1531
1532static u32 si_get_rb_disabled(struct radeon_device *rdev,
1533 u32 max_rb_num, u32 se_num,
1534 u32 sh_per_se)
1535{
1536 u32 data, mask;
1537
1538 data = RREG32(CC_RB_BACKEND_DISABLE);
1539 if (data & 1)
1540 data &= BACKEND_DISABLE_MASK;
1541 else
1542 data = 0;
1543 data |= RREG32(GC_USER_RB_BACKEND_DISABLE);
1544
1545 data >>= BACKEND_DISABLE_SHIFT;
1546
1547 mask = si_create_bitmask(max_rb_num / se_num / sh_per_se);
1548
1549 return data & mask;
1550}
1551
1552static void si_setup_rb(struct radeon_device *rdev,
1553 u32 se_num, u32 sh_per_se,
1554 u32 max_rb_num)
1555{
1556 int i, j;
1557 u32 data, mask;
1558 u32 disabled_rbs = 0;
1559 u32 enabled_rbs = 0;
1560
1561 for (i = 0; i < se_num; i++) {
1562 for (j = 0; j < sh_per_se; j++) {
1563 si_select_se_sh(rdev, i, j);
1564 data = si_get_rb_disabled(rdev, max_rb_num, se_num, sh_per_se);
1565 disabled_rbs |= data << ((i * sh_per_se + j) * TAHITI_RB_BITMAP_WIDTH_PER_SH);
1566 }
1567 }
1568 si_select_se_sh(rdev, 0xffffffff, 0xffffffff);
1569
1570 mask = 1;
1571 for (i = 0; i < max_rb_num; i++) {
1572 if (!(disabled_rbs & mask))
1573 enabled_rbs |= mask;
1574 mask <<= 1;
1575 }
1576
1577 for (i = 0; i < se_num; i++) {
1578 si_select_se_sh(rdev, i, 0xffffffff);
1579 data = 0;
1580 for (j = 0; j < sh_per_se; j++) {
1581 switch (enabled_rbs & 3) {
1582 case 1:
1583 data |= (RASTER_CONFIG_RB_MAP_0 << (i * sh_per_se + j) * 2);
1584 break;
1585 case 2:
1586 data |= (RASTER_CONFIG_RB_MAP_3 << (i * sh_per_se + j) * 2);
1587 break;
1588 case 3:
1589 default:
1590 data |= (RASTER_CONFIG_RB_MAP_2 << (i * sh_per_se + j) * 2);
1591 break;
1592 }
1593 enabled_rbs >>= 2;
1594 }
1595 WREG32(PA_SC_RASTER_CONFIG, data);
1596 }
1597 si_select_se_sh(rdev, 0xffffffff, 0xffffffff);
1598}
1599
0a96d72b
AD		 1600static void si_gpu_init(struct radeon_device *rdev)
1601{
0a96d72b
AD		 1602 u32 gb_addr_config = 0;
1603 u32 mc_shared_chmap, mc_arb_ramcfg;
0a96d72b 1604 u32 sx_debug_1;
0a96d72b
AD		 1605 u32 hdp_host_path_cntl;
1606 u32 tmp;
1607 int i, j;
1608
1609 switch (rdev->family) {
1610 case CHIP_TAHITI:
1611 rdev->config.si.max_shader_engines = 2;
0a96d72b 1612 rdev->config.si.max_tile_pipes = 12;
1a8ca750
AD		 1613 rdev->config.si.max_cu_per_sh = 8;
1614 rdev->config.si.max_sh_per_se = 2;
0a96d72b
AD		 1615 rdev->config.si.max_backends_per_se = 4;
1616 rdev->config.si.max_texture_channel_caches = 12;
1617 rdev->config.si.max_gprs = 256;
1618 rdev->config.si.max_gs_threads = 32;
1619 rdev->config.si.max_hw_contexts = 8;
1620
1621 rdev->config.si.sc_prim_fifo_size_frontend = 0x20;
1622 rdev->config.si.sc_prim_fifo_size_backend = 0x100;
1623 rdev->config.si.sc_hiz_tile_fifo_size = 0x30;
1624 rdev->config.si.sc_earlyz_tile_fifo_size = 0x130;
1a8ca750 1625 gb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN;
0a96d72b
AD		 1626 break;
1627 case CHIP_PITCAIRN:
1628 rdev->config.si.max_shader_engines = 2;
0a96d72b 1629 rdev->config.si.max_tile_pipes = 8;
1a8ca750
AD		 1630 rdev->config.si.max_cu_per_sh = 5;
1631 rdev->config.si.max_sh_per_se = 2;
0a96d72b
AD		 1632 rdev->config.si.max_backends_per_se = 4;
1633 rdev->config.si.max_texture_channel_caches = 8;
1634 rdev->config.si.max_gprs = 256;
1635 rdev->config.si.max_gs_threads = 32;
1636 rdev->config.si.max_hw_contexts = 8;
1637
1638 rdev->config.si.sc_prim_fifo_size_frontend = 0x20;
1639 rdev->config.si.sc_prim_fifo_size_backend = 0x100;
1640 rdev->config.si.sc_hiz_tile_fifo_size = 0x30;
1641 rdev->config.si.sc_earlyz_tile_fifo_size = 0x130;
1a8ca750 1642 gb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN;
0a96d72b
AD		 1643 break;
1644 case CHIP_VERDE:
1645 default:
1646 rdev->config.si.max_shader_engines = 1;
0a96d72b 1647 rdev->config.si.max_tile_pipes = 4;
1a8ca750
AD		 1648 rdev->config.si.max_cu_per_sh = 2;
1649 rdev->config.si.max_sh_per_se = 2;
0a96d72b
AD		 1650 rdev->config.si.max_backends_per_se = 4;
1651 rdev->config.si.max_texture_channel_caches = 4;
1652 rdev->config.si.max_gprs = 256;
1653 rdev->config.si.max_gs_threads = 32;
1654 rdev->config.si.max_hw_contexts = 8;
1655
d0ae7fcc
AD		 1656 rdev->config.si.sc_prim_fifo_size_frontend = 0x20;
1657 rdev->config.si.sc_prim_fifo_size_backend = 0x40;
1658 rdev->config.si.sc_hiz_tile_fifo_size = 0x30;
1659 rdev->config.si.sc_earlyz_tile_fifo_size = 0x130;
1660 gb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN;
1661 break;
1662 case CHIP_OLAND:
1663 rdev->config.si.max_shader_engines = 1;
1664 rdev->config.si.max_tile_pipes = 4;
1665 rdev->config.si.max_cu_per_sh = 6;
1666 rdev->config.si.max_sh_per_se = 1;
1667 rdev->config.si.max_backends_per_se = 2;
1668 rdev->config.si.max_texture_channel_caches = 4;
1669 rdev->config.si.max_gprs = 256;
1670 rdev->config.si.max_gs_threads = 16;
1671 rdev->config.si.max_hw_contexts = 8;
1672
0a96d72b
AD		 1673 rdev->config.si.sc_prim_fifo_size_frontend = 0x20;
1674 rdev->config.si.sc_prim_fifo_size_backend = 0x40;
1675 rdev->config.si.sc_hiz_tile_fifo_size = 0x30;
1676 rdev->config.si.sc_earlyz_tile_fifo_size = 0x130;
1a8ca750 1677 gb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN;
0a96d72b
AD		 1678 break;
1679 }
1680
1681 /* Initialize HDP */
1682 for (i = 0, j = 0; i < 32; i++, j += 0x18) {
1683 WREG32((0x2c14 + j), 0x00000000);
1684 WREG32((0x2c18 + j), 0x00000000);
1685 WREG32((0x2c1c + j), 0x00000000);
1686 WREG32((0x2c20 + j), 0x00000000);
1687 WREG32((0x2c24 + j), 0x00000000);
1688 }
1689
1690 WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff));
1691
1692 evergreen_fix_pci_max_read_req_size(rdev);
1693
1694 WREG32(BIF_FB_EN, FB_READ_EN | FB_WRITE_EN);
1695
1696 mc_shared_chmap = RREG32(MC_SHARED_CHMAP);
1697 mc_arb_ramcfg = RREG32(MC_ARB_RAMCFG);
1698
0a96d72b 1699 rdev->config.si.num_tile_pipes = rdev->config.si.max_tile_pipes;
0a96d72b
AD		 1700 rdev->config.si.mem_max_burst_length_bytes = 256;
1701 tmp = (mc_arb_ramcfg & NOOFCOLS_MASK) >> NOOFCOLS_SHIFT;
1702 rdev->config.si.mem_row_size_in_kb = (4 * (1 << (8 + tmp))) / 1024;
1703 if (rdev->config.si.mem_row_size_in_kb > 4)
1704 rdev->config.si.mem_row_size_in_kb = 4;
1705 /* XXX use MC settings? */
1706 rdev->config.si.shader_engine_tile_size = 32;
1707 rdev->config.si.num_gpus = 1;
1708 rdev->config.si.multi_gpu_tile_size = 64;
1709
1a8ca750
AD		 1710 /* fix up row size */
1711 gb_addr_config &= ~ROW_SIZE_MASK;
0a96d72b
AD		 1712 switch (rdev->config.si.mem_row_size_in_kb) {
1713 case 1:
1714 default:
1715 gb_addr_config |= ROW_SIZE(0);
1716 break;
1717 case 2:
1718 gb_addr_config |= ROW_SIZE(1);
1719 break;
1720 case 4:
1721 gb_addr_config |= ROW_SIZE(2);
1722 break;
1723 }
1724
0a96d72b
AD		 1725 /* setup tiling info dword. gb_addr_config is not adequate since it does
1726 * not have bank info, so create a custom tiling dword.
1727 * bits 3:0 num_pipes
1728 * bits 7:4 num_banks
1729 * bits 11:8 group_size
1730 * bits 15:12 row_size
1731 */
1732 rdev->config.si.tile_config = 0;
1733 switch (rdev->config.si.num_tile_pipes) {
1734 case 1:
1735 rdev->config.si.tile_config |= (0 << 0);
1736 break;
1737 case 2:
1738 rdev->config.si.tile_config |= (1 << 0);
1739 break;
1740 case 4:
1741 rdev->config.si.tile_config |= (2 << 0);
1742 break;
1743 case 8:
1744 default:
1745 /* XXX what about 12? */
1746 rdev->config.si.tile_config |= (3 << 0);
1747 break;
dca571a6
CK		 1748 }
1749 switch ((mc_arb_ramcfg & NOOFBANK_MASK) >> NOOFBANK_SHIFT) {
1750 case 0: /* four banks */
1a8ca750 1751 rdev->config.si.tile_config |= 0 << 4;
dca571a6
CK		 1752 break;
1753 case 1: /* eight banks */
1754 rdev->config.si.tile_config |= 1 << 4;
1755 break;
1756 case 2: /* sixteen banks */
1757 default:
1758 rdev->config.si.tile_config |= 2 << 4;
1759 break;
1760 }
0a96d72b
AD		 1761 rdev->config.si.tile_config |=
1762 ((gb_addr_config & PIPE_INTERLEAVE_SIZE_MASK) >> PIPE_INTERLEAVE_SIZE_SHIFT) << 8;
1763 rdev->config.si.tile_config |=
1764 ((gb_addr_config & ROW_SIZE_MASK) >> ROW_SIZE_SHIFT) << 12;
1765
0a96d72b
AD		 1766 WREG32(GB_ADDR_CONFIG, gb_addr_config);
1767 WREG32(DMIF_ADDR_CONFIG, gb_addr_config);
7c1c7c18 1768 WREG32(DMIF_ADDR_CALC, gb_addr_config);
0a96d72b 1769 WREG32(HDP_ADDR_CONFIG, gb_addr_config);
8c5fd7ef
AD		 1770 WREG32(DMA_TILING_CONFIG + DMA0_REGISTER_OFFSET, gb_addr_config);
1771 WREG32(DMA_TILING_CONFIG + DMA1_REGISTER_OFFSET, gb_addr_config);
9a21059d
CK		 1772 WREG32(UVD_UDEC_ADDR_CONFIG, gb_addr_config);
1773 WREG32(UVD_UDEC_DB_ADDR_CONFIG, gb_addr_config);
1774 WREG32(UVD_UDEC_DBW_ADDR_CONFIG, gb_addr_config);
0a96d72b 1775
1a8ca750 1776 si_tiling_mode_table_init(rdev);
0a96d72b 1777
1a8ca750
AD		 1778 si_setup_rb(rdev, rdev->config.si.max_shader_engines,
1779 rdev->config.si.max_sh_per_se,
1780 rdev->config.si.max_backends_per_se);
0a96d72b 1781
1a8ca750
AD		 1782 si_setup_spi(rdev, rdev->config.si.max_shader_engines,
1783 rdev->config.si.max_sh_per_se,
1784 rdev->config.si.max_cu_per_sh);
0a96d72b 1785
0a96d72b
AD		 1786
1787 /* set HW defaults for 3D engine */
1788 WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) |
1789 ROQ_IB2_START(0x2b)));
1790 WREG32(CP_MEQ_THRESHOLDS, MEQ1_START(0x30) | MEQ2_START(0x60));
1791
1792 sx_debug_1 = RREG32(SX_DEBUG_1);
1793 WREG32(SX_DEBUG_1, sx_debug_1);
1794
1795 WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(4));
1796
1797 WREG32(PA_SC_FIFO_SIZE, (SC_FRONTEND_PRIM_FIFO_SIZE(rdev->config.si.sc_prim_fifo_size_frontend) |
1798 SC_BACKEND_PRIM_FIFO_SIZE(rdev->config.si.sc_prim_fifo_size_backend) |
1799 SC_HIZ_TILE_FIFO_SIZE(rdev->config.si.sc_hiz_tile_fifo_size) |
1800 SC_EARLYZ_TILE_FIFO_SIZE(rdev->config.si.sc_earlyz_tile_fifo_size)));
1801
1802 WREG32(VGT_NUM_INSTANCES, 1);
1803
1804 WREG32(CP_PERFMON_CNTL, 0);
1805
1806 WREG32(SQ_CONFIG, 0);
1807
1808 WREG32(PA_SC_FORCE_EOV_MAX_CNTS, (FORCE_EOV_MAX_CLK_CNT(4095) |
1809 FORCE_EOV_MAX_REZ_CNT(255)));
1810
1811 WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(VC_AND_TC) |
1812 AUTO_INVLD_EN(ES_AND_GS_AUTO));
1813
1814 WREG32(VGT_GS_VERTEX_REUSE, 16);
1815 WREG32(PA_SC_LINE_STIPPLE_STATE, 0);
1816
1817 WREG32(CB_PERFCOUNTER0_SELECT0, 0);
1818 WREG32(CB_PERFCOUNTER0_SELECT1, 0);
1819 WREG32(CB_PERFCOUNTER1_SELECT0, 0);
1820 WREG32(CB_PERFCOUNTER1_SELECT1, 0);
1821 WREG32(CB_PERFCOUNTER2_SELECT0, 0);
1822 WREG32(CB_PERFCOUNTER2_SELECT1, 0);
1823 WREG32(CB_PERFCOUNTER3_SELECT0, 0);
1824 WREG32(CB_PERFCOUNTER3_SELECT1, 0);
1825
1826 tmp = RREG32(HDP_MISC_CNTL);
1827 tmp |= HDP_FLUSH_INVALIDATE_CACHE;
1828 WREG32(HDP_MISC_CNTL, tmp);
1829
1830 hdp_host_path_cntl = RREG32(HDP_HOST_PATH_CNTL);
1831 WREG32(HDP_HOST_PATH_CNTL, hdp_host_path_cntl);
1832
1833 WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3));
1834
1835 udelay(50);
1836}
c476dde2 1837
2ece2e8b
AD		 1838/*
1839 * GPU scratch registers helpers function.
1840 */
1841static void si_scratch_init(struct radeon_device *rdev)
1842{
1843 int i;
1844
1845 rdev->scratch.num_reg = 7;
1846 rdev->scratch.reg_base = SCRATCH_REG0;
1847 for (i = 0; i < rdev->scratch.num_reg; i++) {
1848 rdev->scratch.free[i] = true;
1849 rdev->scratch.reg[i] = rdev->scratch.reg_base + (i * 4);
1850 }
1851}
1852
1853void si_fence_ring_emit(struct radeon_device *rdev,
1854 struct radeon_fence *fence)
1855{
1856 struct radeon_ring *ring = &rdev->ring[fence->ring];
1857 u64 addr = rdev->fence_drv[fence->ring].gpu_addr;
1858
1859 /* flush read cache over gart */
1860 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));
1861 radeon_ring_write(ring, (CP_COHER_CNTL2 - PACKET3_SET_CONFIG_REG_START) >> 2);
1862 radeon_ring_write(ring, 0);
1863 radeon_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3));
1864 radeon_ring_write(ring, PACKET3_TCL1_ACTION_ENA |
1865 PACKET3_TC_ACTION_ENA |
1866 PACKET3_SH_KCACHE_ACTION_ENA |
1867 PACKET3_SH_ICACHE_ACTION_ENA);
1868 radeon_ring_write(ring, 0xFFFFFFFF);
1869 radeon_ring_write(ring, 0);
1870 radeon_ring_write(ring, 10); /* poll interval */
1871 /* EVENT_WRITE_EOP - flush caches, send int */
1872 radeon_ring_write(ring, PACKET3(PACKET3_EVENT_WRITE_EOP, 4));
1873 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5));
1874 radeon_ring_write(ring, addr & 0xffffffff);
1875 radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2));
1876 radeon_ring_write(ring, fence->seq);
1877 radeon_ring_write(ring, 0);
1878}
1879
1880/*
1881 * IB stuff
1882 */
1883void si_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib)
1884{
876dc9f3 1885 struct radeon_ring *ring = &rdev->ring[ib->ring];
2ece2e8b
AD		 1886 u32 header;
1887
a85a7da4
AD		 1888 if (ib->is_const_ib) {
1889 /* set switch buffer packet before const IB */
1890 radeon_ring_write(ring, PACKET3(PACKET3_SWITCH_BUFFER, 0));
1891 radeon_ring_write(ring, 0);
45df6803 1892
2ece2e8b 1893 header = PACKET3(PACKET3_INDIRECT_BUFFER_CONST, 2);
a85a7da4 1894 } else {
89d35807 1895 u32 next_rptr;
a85a7da4 1896 if (ring->rptr_save_reg) {
89d35807 1897 next_rptr = ring->wptr + 3 + 4 + 8;
a85a7da4
AD		 1898 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));
1899 radeon_ring_write(ring, ((ring->rptr_save_reg -
1900 PACKET3_SET_CONFIG_REG_START) >> 2));
1901 radeon_ring_write(ring, next_rptr);
89d35807
AD		 1902 } else if (rdev->wb.enabled) {
1903 next_rptr = ring->wptr + 5 + 4 + 8;
1904 radeon_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));
1905 radeon_ring_write(ring, (1 << 8));
1906 radeon_ring_write(ring, ring->next_rptr_gpu_addr & 0xfffffffc);
1907 radeon_ring_write(ring, upper_32_bits(ring->next_rptr_gpu_addr) & 0xffffffff);
1908 radeon_ring_write(ring, next_rptr);
a85a7da4
AD		 1909 }
1910
2ece2e8b 1911 header = PACKET3(PACKET3_INDIRECT_BUFFER, 2);
a85a7da4 1912 }
2ece2e8b
AD		 1913
1914 radeon_ring_write(ring, header);
1915 radeon_ring_write(ring,
1916#ifdef __BIG_ENDIAN
1917 (2 << 0) |
1918#endif
1919 (ib->gpu_addr & 0xFFFFFFFC));
1920 radeon_ring_write(ring, upper_32_bits(ib->gpu_addr) & 0xFFFF);
4bf3dd92
CK		 1921 radeon_ring_write(ring, ib->length_dw |
1922 (ib->vm ? (ib->vm->id << 24) : 0));
2ece2e8b 1923
a85a7da4
AD		 1924 if (!ib->is_const_ib) {
1925 /* flush read cache over gart for this vmid */
1926 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));
1927 radeon_ring_write(ring, (CP_COHER_CNTL2 - PACKET3_SET_CONFIG_REG_START) >> 2);
4bf3dd92 1928 radeon_ring_write(ring, ib->vm ? ib->vm->id : 0);
a85a7da4
AD		 1929 radeon_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3));
1930 radeon_ring_write(ring, PACKET3_TCL1_ACTION_ENA |
1931 PACKET3_TC_ACTION_ENA |
1932 PACKET3_SH_KCACHE_ACTION_ENA |
1933 PACKET3_SH_ICACHE_ACTION_ENA);
1934 radeon_ring_write(ring, 0xFFFFFFFF);
1935 radeon_ring_write(ring, 0);
1936 radeon_ring_write(ring, 10); /* poll interval */
1937 }
2ece2e8b
AD		 1938}
1939
48c0c902
AD		 1940/*
1941 * CP.
1942 */
1943static void si_cp_enable(struct radeon_device *rdev, bool enable)
1944{
1945 if (enable)
1946 WREG32(CP_ME_CNTL, 0);
1947 else {
1948 radeon_ttm_set_active_vram_size(rdev, rdev->mc.visible_vram_size);
1949 WREG32(CP_ME_CNTL, (CP_ME_HALT | CP_PFP_HALT | CP_CE_HALT));
1950 WREG32(SCRATCH_UMSK, 0);
8c5fd7ef
AD		 1951 rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;
1952 rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX].ready = false;
1953 rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX].ready = false;
48c0c902
AD		 1954 }
1955 udelay(50);
1956}
1957
1958static int si_cp_load_microcode(struct radeon_device *rdev)
1959{
1960 const __be32 *fw_data;
1961 int i;
1962
1963 if (!rdev->me_fw || !rdev->pfp_fw)
1964 return -EINVAL;
1965
1966 si_cp_enable(rdev, false);
1967
1968 /* PFP */
1969 fw_data = (const __be32 *)rdev->pfp_fw->data;
1970 WREG32(CP_PFP_UCODE_ADDR, 0);
1971 for (i = 0; i < SI_PFP_UCODE_SIZE; i++)
1972 WREG32(CP_PFP_UCODE_DATA, be32_to_cpup(fw_data++));
1973 WREG32(CP_PFP_UCODE_ADDR, 0);
1974
1975 /* CE */
1976 fw_data = (const __be32 *)rdev->ce_fw->data;
1977 WREG32(CP_CE_UCODE_ADDR, 0);
1978 for (i = 0; i < SI_CE_UCODE_SIZE; i++)
1979 WREG32(CP_CE_UCODE_DATA, be32_to_cpup(fw_data++));
1980 WREG32(CP_CE_UCODE_ADDR, 0);
1981
1982 /* ME */
1983 fw_data = (const __be32 *)rdev->me_fw->data;
1984 WREG32(CP_ME_RAM_WADDR, 0);
1985 for (i = 0; i < SI_PM4_UCODE_SIZE; i++)
1986 WREG32(CP_ME_RAM_DATA, be32_to_cpup(fw_data++));
1987 WREG32(CP_ME_RAM_WADDR, 0);
1988
1989 WREG32(CP_PFP_UCODE_ADDR, 0);
1990 WREG32(CP_CE_UCODE_ADDR, 0);
1991 WREG32(CP_ME_RAM_WADDR, 0);
1992 WREG32(CP_ME_RAM_RADDR, 0);
1993 return 0;
1994}
1995
1996static int si_cp_start(struct radeon_device *rdev)
1997{
1998 struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
1999 int r, i;
2000
2001 r = radeon_ring_lock(rdev, ring, 7 + 4);
2002 if (r) {
2003 DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r);
2004 return r;
2005 }
2006 /* init the CP */
2007 radeon_ring_write(ring, PACKET3(PACKET3_ME_INITIALIZE, 5));
2008 radeon_ring_write(ring, 0x1);
2009 radeon_ring_write(ring, 0x0);
2010 radeon_ring_write(ring, rdev->config.si.max_hw_contexts - 1);
2011 radeon_ring_write(ring, PACKET3_ME_INITIALIZE_DEVICE_ID(1));
2012 radeon_ring_write(ring, 0);
2013 radeon_ring_write(ring, 0);
2014
2015 /* init the CE partitions */
2016 radeon_ring_write(ring, PACKET3(PACKET3_SET_BASE, 2));
2017 radeon_ring_write(ring, PACKET3_BASE_INDEX(CE_PARTITION_BASE));
2018 radeon_ring_write(ring, 0xc000);
2019 radeon_ring_write(ring, 0xe000);
2020 radeon_ring_unlock_commit(rdev, ring);
2021
2022 si_cp_enable(rdev, true);
2023
2024 r = radeon_ring_lock(rdev, ring, si_default_size + 10);
2025 if (r) {
2026 DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r);
2027 return r;
2028 }
2029
2030 /* setup clear context state */
2031 radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));
2032 radeon_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE);
2033
2034 for (i = 0; i < si_default_size; i++)
2035 radeon_ring_write(ring, si_default_state[i]);
2036
2037 radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));
2038 radeon_ring_write(ring, PACKET3_PREAMBLE_END_CLEAR_STATE);
2039
2040 /* set clear context state */
2041 radeon_ring_write(ring, PACKET3(PACKET3_CLEAR_STATE, 0));
2042 radeon_ring_write(ring, 0);
2043
2044 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
2045 radeon_ring_write(ring, 0x00000316);
2046 radeon_ring_write(ring, 0x0000000e); /* VGT_VERTEX_REUSE_BLOCK_CNTL */
2047 radeon_ring_write(ring, 0x00000010); /* VGT_OUT_DEALLOC_CNTL */
2048
2049 radeon_ring_unlock_commit(rdev, ring);
2050
2051 for (i = RADEON_RING_TYPE_GFX_INDEX; i <= CAYMAN_RING_TYPE_CP2_INDEX; ++i) {
2052 ring = &rdev->ring[i];
2053 r = radeon_ring_lock(rdev, ring, 2);
2054
2055 /* clear the compute context state */
2056 radeon_ring_write(ring, PACKET3_COMPUTE(PACKET3_CLEAR_STATE, 0));
2057 radeon_ring_write(ring, 0);
2058
2059 radeon_ring_unlock_commit(rdev, ring);
2060 }
2061
2062 return 0;
2063}
2064
2065static void si_cp_fini(struct radeon_device *rdev)
2066{
45df6803 2067 struct radeon_ring *ring;
48c0c902 2068 si_cp_enable(rdev, false);
45df6803
CK		 2069
2070 ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
2071 radeon_ring_fini(rdev, ring);
2072 radeon_scratch_free(rdev, ring->rptr_save_reg);
2073
2074 ring = &rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX];
2075 radeon_ring_fini(rdev, ring);
2076 radeon_scratch_free(rdev, ring->rptr_save_reg);
2077
2078 ring = &rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX];
2079 radeon_ring_fini(rdev, ring);
2080 radeon_scratch_free(rdev, ring->rptr_save_reg);
48c0c902
AD		 2081}
2082
2083static int si_cp_resume(struct radeon_device *rdev)
2084{
2085 struct radeon_ring *ring;
2086 u32 tmp;
2087 u32 rb_bufsz;
2088 int r;
2089
2090 /* Reset cp; if cp is reset, then PA, SH, VGT also need to be reset */
2091 WREG32(GRBM_SOFT_RESET, (SOFT_RESET_CP |
2092 SOFT_RESET_PA |
2093 SOFT_RESET_VGT |
2094 SOFT_RESET_SPI |
2095 SOFT_RESET_SX));
2096 RREG32(GRBM_SOFT_RESET);
2097 mdelay(15);
2098 WREG32(GRBM_SOFT_RESET, 0);
2099 RREG32(GRBM_SOFT_RESET);
2100
2101 WREG32(CP_SEM_WAIT_TIMER, 0x0);
2102 WREG32(CP_SEM_INCOMPLETE_TIMER_CNTL, 0x0);
2103
2104 /* Set the write pointer delay */
2105 WREG32(CP_RB_WPTR_DELAY, 0);
2106
2107 WREG32(CP_DEBUG, 0);
2108 WREG32(SCRATCH_ADDR, ((rdev->wb.gpu_addr + RADEON_WB_SCRATCH_OFFSET) >> 8) & 0xFFFFFFFF);
2109
2110 /* ring 0 - compute and gfx */
2111 /* Set ring buffer size */
2112 ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
2113 rb_bufsz = drm_order(ring->ring_size / 8);
2114 tmp = (drm_order(RADEON_GPU_PAGE_SIZE/8) << 8) | rb_bufsz;
2115#ifdef __BIG_ENDIAN
2116 tmp |= BUF_SWAP_32BIT;
2117#endif
2118 WREG32(CP_RB0_CNTL, tmp);
2119
2120 /* Initialize the ring buffer's read and write pointers */
2121 WREG32(CP_RB0_CNTL, tmp | RB_RPTR_WR_ENA);
2122 ring->wptr = 0;
2123 WREG32(CP_RB0_WPTR, ring->wptr);
2124
48fc7f7e 2125 /* set the wb address whether it's enabled or not */
48c0c902
AD		 2126 WREG32(CP_RB0_RPTR_ADDR, (rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFFFFFFFC);
2127 WREG32(CP_RB0_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFF);
2128
2129 if (rdev->wb.enabled)
2130 WREG32(SCRATCH_UMSK, 0xff);
2131 else {
2132 tmp |= RB_NO_UPDATE;
2133 WREG32(SCRATCH_UMSK, 0);
2134 }
2135
2136 mdelay(1);
2137 WREG32(CP_RB0_CNTL, tmp);
2138
2139 WREG32(CP_RB0_BASE, ring->gpu_addr >> 8);
2140
2141 ring->rptr = RREG32(CP_RB0_RPTR);
2142
2143 /* ring1 - compute only */
2144 /* Set ring buffer size */
2145 ring = &rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX];
2146 rb_bufsz = drm_order(ring->ring_size / 8);
2147 tmp = (drm_order(RADEON_GPU_PAGE_SIZE/8) << 8) | rb_bufsz;
2148#ifdef __BIG_ENDIAN
2149 tmp |= BUF_SWAP_32BIT;
2150#endif
2151 WREG32(CP_RB1_CNTL, tmp);
2152
2153 /* Initialize the ring buffer's read and write pointers */
2154 WREG32(CP_RB1_CNTL, tmp | RB_RPTR_WR_ENA);
2155 ring->wptr = 0;
2156 WREG32(CP_RB1_WPTR, ring->wptr);
2157
48fc7f7e 2158 /* set the wb address whether it's enabled or not */
48c0c902
AD		 2159 WREG32(CP_RB1_RPTR_ADDR, (rdev->wb.gpu_addr + RADEON_WB_CP1_RPTR_OFFSET) & 0xFFFFFFFC);
2160 WREG32(CP_RB1_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP1_RPTR_OFFSET) & 0xFF);
2161
2162 mdelay(1);
2163 WREG32(CP_RB1_CNTL, tmp);
2164
2165 WREG32(CP_RB1_BASE, ring->gpu_addr >> 8);
2166
2167 ring->rptr = RREG32(CP_RB1_RPTR);
2168
2169 /* ring2 - compute only */
2170 /* Set ring buffer size */
2171 ring = &rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX];
2172 rb_bufsz = drm_order(ring->ring_size / 8);
2173 tmp = (drm_order(RADEON_GPU_PAGE_SIZE/8) << 8) | rb_bufsz;
2174#ifdef __BIG_ENDIAN
2175 tmp |= BUF_SWAP_32BIT;
2176#endif
2177 WREG32(CP_RB2_CNTL, tmp);
2178
2179 /* Initialize the ring buffer's read and write pointers */
2180 WREG32(CP_RB2_CNTL, tmp | RB_RPTR_WR_ENA);
2181 ring->wptr = 0;
2182 WREG32(CP_RB2_WPTR, ring->wptr);
2183
48fc7f7e 2184 /* set the wb address whether it's enabled or not */
48c0c902
AD		 2185 WREG32(CP_RB2_RPTR_ADDR, (rdev->wb.gpu_addr + RADEON_WB_CP2_RPTR_OFFSET) & 0xFFFFFFFC);
2186 WREG32(CP_RB2_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP2_RPTR_OFFSET) & 0xFF);
2187
2188 mdelay(1);
2189 WREG32(CP_RB2_CNTL, tmp);
2190
2191 WREG32(CP_RB2_BASE, ring->gpu_addr >> 8);
2192
2193 ring->rptr = RREG32(CP_RB2_RPTR);
2194
2195 /* start the rings */
2196 si_cp_start(rdev);
2197 rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready = true;
2198 rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX].ready = true;
2199 rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX].ready = true;
2200 r = radeon_ring_test(rdev, RADEON_RING_TYPE_GFX_INDEX, &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]);
2201 if (r) {
2202 rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;
2203 rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX].ready = false;
2204 rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX].ready = false;
2205 return r;
2206 }
2207 r = radeon_ring_test(rdev, CAYMAN_RING_TYPE_CP1_INDEX, &rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX]);
2208 if (r) {
2209 rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX].ready = false;
2210 }
2211 r = radeon_ring_test(rdev, CAYMAN_RING_TYPE_CP2_INDEX, &rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX]);
2212 if (r) {
2213 rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX].ready = false;
2214 }
2215
2216 return 0;
2217}
2218
014bb209 2219static u32 si_gpu_check_soft_reset(struct radeon_device *rdev)
06bc6df0 2220{
014bb209 2221 u32 reset_mask = 0;
1c534671 2222 u32 tmp;
06bc6df0 2223
014bb209
AD		 2224 /* GRBM_STATUS */
2225 tmp = RREG32(GRBM_STATUS);
2226 if (tmp & (PA_BUSY | SC_BUSY |
2227 BCI_BUSY | SX_BUSY |
2228 TA_BUSY | VGT_BUSY |
2229 DB_BUSY | CB_BUSY |
2230 GDS_BUSY | SPI_BUSY |
2231 IA_BUSY | IA_BUSY_NO_DMA))
2232 reset_mask |= RADEON_RESET_GFX;
2233
2234 if (tmp & (CF_RQ_PENDING | PF_RQ_PENDING |
2235 CP_BUSY | CP_COHERENCY_BUSY))
2236 reset_mask |= RADEON_RESET_CP;
2237
2238 if (tmp & GRBM_EE_BUSY)
2239 reset_mask |= RADEON_RESET_GRBM | RADEON_RESET_GFX | RADEON_RESET_CP;
2240
2241 /* GRBM_STATUS2 */
2242 tmp = RREG32(GRBM_STATUS2);
2243 if (tmp & (RLC_RQ_PENDING | RLC_BUSY))
2244 reset_mask |= RADEON_RESET_RLC;
2245
2246 /* DMA_STATUS_REG 0 */
2247 tmp = RREG32(DMA_STATUS_REG + DMA0_REGISTER_OFFSET);
2248 if (!(tmp & DMA_IDLE))
2249 reset_mask |= RADEON_RESET_DMA;
2250
2251 /* DMA_STATUS_REG 1 */
2252 tmp = RREG32(DMA_STATUS_REG + DMA1_REGISTER_OFFSET);
2253 if (!(tmp & DMA_IDLE))
2254 reset_mask |= RADEON_RESET_DMA1;
2255
2256 /* SRBM_STATUS2 */
2257 tmp = RREG32(SRBM_STATUS2);
2258 if (tmp & DMA_BUSY)
2259 reset_mask |= RADEON_RESET_DMA;
2260
2261 if (tmp & DMA1_BUSY)
2262 reset_mask |= RADEON_RESET_DMA1;
2263
2264 /* SRBM_STATUS */
2265 tmp = RREG32(SRBM_STATUS);
2266
2267 if (tmp & IH_BUSY)
2268 reset_mask |= RADEON_RESET_IH;
2269
2270 if (tmp & SEM_BUSY)
2271 reset_mask |= RADEON_RESET_SEM;
2272
2273 if (tmp & GRBM_RQ_PENDING)
2274 reset_mask |= RADEON_RESET_GRBM;
2275
2276 if (tmp & VMC_BUSY)
2277 reset_mask |= RADEON_RESET_VMC;
19fc42ed 2278
014bb209
AD		 2279 if (tmp & (MCB_BUSY | MCB_NON_DISPLAY_BUSY |
2280 MCC_BUSY | MCD_BUSY))
2281 reset_mask |= RADEON_RESET_MC;
2282
2283 if (evergreen_is_display_hung(rdev))
2284 reset_mask |= RADEON_RESET_DISPLAY;
2285
2286 /* VM_L2_STATUS */
2287 tmp = RREG32(VM_L2_STATUS);
2288 if (tmp & L2_BUSY)
2289 reset_mask |= RADEON_RESET_VMC;
2290
d808fc88
AD		 2291 /* Skip MC reset as it's mostly likely not hung, just busy */
2292 if (reset_mask & RADEON_RESET_MC) {
2293 DRM_DEBUG("MC busy: 0x%08X, clearing.\n", reset_mask);
2294 reset_mask &= ~RADEON_RESET_MC;
2295 }
2296
014bb209
AD		 2297 return reset_mask;
2298}
2299
2300static void si_gpu_soft_reset(struct radeon_device *rdev, u32 reset_mask)
2301{
2302 struct evergreen_mc_save save;
2303 u32 grbm_soft_reset = 0, srbm_soft_reset = 0;
2304 u32 tmp;
19fc42ed 2305
06bc6df0 2306 if (reset_mask == 0)
014bb209 2307 return;
06bc6df0
AD		 2308
2309 dev_info(rdev->dev, "GPU softreset: 0x%08X\n", reset_mask);
2310
1c534671 2311 evergreen_print_gpu_status_regs(rdev);
06bc6df0
AD		 2312 dev_info(rdev->dev, " VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x%08X\n",
2313 RREG32(VM_CONTEXT1_PROTECTION_FAULT_ADDR));
2314 dev_info(rdev->dev, " VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n",
2315 RREG32(VM_CONTEXT1_PROTECTION_FAULT_STATUS));
2316
1c534671
AD		 2317 /* Disable CP parsing/prefetching */
2318 WREG32(CP_ME_CNTL, CP_ME_HALT | CP_PFP_HALT | CP_CE_HALT);
2319
2320 if (reset_mask & RADEON_RESET_DMA) {
2321 /* dma0 */
2322 tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET);
2323 tmp &= ~DMA_RB_ENABLE;
2324 WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp);
014bb209
AD		 2325 }
2326 if (reset_mask & RADEON_RESET_DMA1) {
1c534671
AD		 2327 /* dma1 */
2328 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET);
2329 tmp &= ~DMA_RB_ENABLE;
2330 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp);
2331 }
2332
f770d78a
AD		 2333 udelay(50);
2334
2335 evergreen_mc_stop(rdev, &save);
2336 if (evergreen_mc_wait_for_idle(rdev)) {
2337 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
2338 }
2339
1c534671
AD		 2340 if (reset_mask & (RADEON_RESET_GFX | RADEON_RESET_COMPUTE | RADEON_RESET_CP)) {
2341 grbm_soft_reset = SOFT_RESET_CB |
2342 SOFT_RESET_DB |
2343 SOFT_RESET_GDS |
2344 SOFT_RESET_PA |
2345 SOFT_RESET_SC |
2346 SOFT_RESET_BCI |
2347 SOFT_RESET_SPI |
2348 SOFT_RESET_SX |
2349 SOFT_RESET_TC |
2350 SOFT_RESET_TA |
2351 SOFT_RESET_VGT |
2352 SOFT_RESET_IA;
2353 }
2354
2355 if (reset_mask & RADEON_RESET_CP) {
2356 grbm_soft_reset |= SOFT_RESET_CP | SOFT_RESET_VGT;
2357
2358 srbm_soft_reset |= SOFT_RESET_GRBM;
2359 }
06bc6df0
AD		 2360
2361 if (reset_mask & RADEON_RESET_DMA)
014bb209
AD		 2362 srbm_soft_reset |= SOFT_RESET_DMA;
2363
2364 if (reset_mask & RADEON_RESET_DMA1)
2365 srbm_soft_reset |= SOFT_RESET_DMA1;
2366
2367 if (reset_mask & RADEON_RESET_DISPLAY)
2368 srbm_soft_reset |= SOFT_RESET_DC;
2369
2370 if (reset_mask & RADEON_RESET_RLC)
2371 grbm_soft_reset |= SOFT_RESET_RLC;
2372
2373 if (reset_mask & RADEON_RESET_SEM)
2374 srbm_soft_reset |= SOFT_RESET_SEM;
2375
2376 if (reset_mask & RADEON_RESET_IH)
2377 srbm_soft_reset |= SOFT_RESET_IH;
2378
2379 if (reset_mask & RADEON_RESET_GRBM)
2380 srbm_soft_reset |= SOFT_RESET_GRBM;
2381
2382 if (reset_mask & RADEON_RESET_VMC)
2383 srbm_soft_reset |= SOFT_RESET_VMC;
2384
2385 if (reset_mask & RADEON_RESET_MC)
2386 srbm_soft_reset |= SOFT_RESET_MC;
1c534671
AD		 2387
2388 if (grbm_soft_reset) {
2389 tmp = RREG32(GRBM_SOFT_RESET);
2390 tmp |= grbm_soft_reset;
2391 dev_info(rdev->dev, "GRBM_SOFT_RESET=0x%08X\n", tmp);
2392 WREG32(GRBM_SOFT_RESET, tmp);
2393 tmp = RREG32(GRBM_SOFT_RESET);
2394
2395 udelay(50);
2396
2397 tmp &= ~grbm_soft_reset;
2398 WREG32(GRBM_SOFT_RESET, tmp);
2399 tmp = RREG32(GRBM_SOFT_RESET);
2400 }
2401
2402 if (srbm_soft_reset) {
2403 tmp = RREG32(SRBM_SOFT_RESET);
2404 tmp |= srbm_soft_reset;
2405 dev_info(rdev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
2406 WREG32(SRBM_SOFT_RESET, tmp);
2407 tmp = RREG32(SRBM_SOFT_RESET);
2408
2409 udelay(50);
2410
2411 tmp &= ~srbm_soft_reset;
2412 WREG32(SRBM_SOFT_RESET, tmp);
2413 tmp = RREG32(SRBM_SOFT_RESET);
2414 }
06bc6df0
AD		 2415
2416 /* Wait a little for things to settle down */
2417 udelay(50);
2418
c476dde2 2419 evergreen_mc_resume(rdev, &save);
1c534671
AD		 2420 udelay(50);
2421
1c534671 2422 evergreen_print_gpu_status_regs(rdev);
c476dde2
AD		 2423}
2424
2425int si_asic_reset(struct radeon_device *rdev)
2426{
014bb209
AD		 2427 u32 reset_mask;
2428
2429 reset_mask = si_gpu_check_soft_reset(rdev);
2430
2431 if (reset_mask)
2432 r600_set_bios_scratch_engine_hung(rdev, true);
2433
2434 si_gpu_soft_reset(rdev, reset_mask);
2435
2436 reset_mask = si_gpu_check_soft_reset(rdev);
2437
2438 if (!reset_mask)
2439 r600_set_bios_scratch_engine_hung(rdev, false);
2440
2441 return 0;
c476dde2
AD		 2442}
2443
123bc183
AD		 2444/**
2445 * si_gfx_is_lockup - Check if the GFX engine is locked up
2446 *
2447 * @rdev: radeon_device pointer
2448 * @ring: radeon_ring structure holding ring information
2449 *
2450 * Check if the GFX engine is locked up.
2451 * Returns true if the engine appears to be locked up, false if not.
2452 */
2453bool si_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)
2454{
2455 u32 reset_mask = si_gpu_check_soft_reset(rdev);
2456
2457 if (!(reset_mask & (RADEON_RESET_GFX |
2458 RADEON_RESET_COMPUTE |
2459 RADEON_RESET_CP))) {
2460 radeon_ring_lockup_update(ring);
2461 return false;
2462 }
2463 /* force CP activities */
2464 radeon_ring_force_activity(rdev, ring);
2465 return radeon_ring_test_lockup(rdev, ring);
2466}
2467
2468/**
2469 * si_dma_is_lockup - Check if the DMA engine is locked up
2470 *
2471 * @rdev: radeon_device pointer
2472 * @ring: radeon_ring structure holding ring information
2473 *
2474 * Check if the async DMA engine is locked up.
2475 * Returns true if the engine appears to be locked up, false if not.
2476 */
2477bool si_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)
2478{
2479 u32 reset_mask = si_gpu_check_soft_reset(rdev);
2480 u32 mask;
2481
2482 if (ring->idx == R600_RING_TYPE_DMA_INDEX)
2483 mask = RADEON_RESET_DMA;
2484 else
2485 mask = RADEON_RESET_DMA1;
2486
2487 if (!(reset_mask & mask)) {
2488 radeon_ring_lockup_update(ring);
2489 return false;
2490 }
2491 /* force ring activities */
2492 radeon_ring_force_activity(rdev, ring);
2493 return radeon_ring_test_lockup(rdev, ring);
2494}
2495
d2800ee5
AD		 2496/* MC */
2497static void si_mc_program(struct radeon_device *rdev)
2498{
2499 struct evergreen_mc_save save;
2500 u32 tmp;
2501 int i, j;
2502
2503 /* Initialize HDP */
2504 for (i = 0, j = 0; i < 32; i++, j += 0x18) {
2505 WREG32((0x2c14 + j), 0x00000000);
2506 WREG32((0x2c18 + j), 0x00000000);
2507 WREG32((0x2c1c + j), 0x00000000);
2508 WREG32((0x2c20 + j), 0x00000000);
2509 WREG32((0x2c24 + j), 0x00000000);
2510 }
2511 WREG32(HDP_REG_COHERENCY_FLUSH_CNTL, 0);
2512
2513 evergreen_mc_stop(rdev, &save);
2514 if (radeon_mc_wait_for_idle(rdev)) {
2515 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
2516 }
2517 /* Lockout access through VGA aperture*/
2518 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);
2519 /* Update configuration */
2520 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,
2521 rdev->mc.vram_start >> 12);
2522 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,
2523 rdev->mc.vram_end >> 12);
2524 WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR,
2525 rdev->vram_scratch.gpu_addr >> 12);
2526 tmp = ((rdev->mc.vram_end >> 24) & 0xFFFF) << 16;
2527 tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF);
2528 WREG32(MC_VM_FB_LOCATION, tmp);
2529 /* XXX double check these! */
2530 WREG32(HDP_NONSURFACE_BASE, (rdev->mc.vram_start >> 8));
2531 WREG32(HDP_NONSURFACE_INFO, (2 << 7) | (1 << 30));
2532 WREG32(HDP_NONSURFACE_SIZE, 0x3FFFFFFF);
2533 WREG32(MC_VM_AGP_BASE, 0);
2534 WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF);
2535 WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF);
2536 if (radeon_mc_wait_for_idle(rdev)) {
2537 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
2538 }
2539 evergreen_mc_resume(rdev, &save);
2540 /* we need to own VRAM, so turn off the VGA renderer here
2541 * to stop it overwriting our objects */
2542 rv515_vga_render_disable(rdev);
2543}
2544
d2800ee5
AD		 2545static void si_vram_gtt_location(struct radeon_device *rdev,
2546 struct radeon_mc *mc)
2547{
2548 if (mc->mc_vram_size > 0xFFC0000000ULL) {
2549 /* leave room for at least 1024M GTT */
2550 dev_warn(rdev->dev, "limiting VRAM\n");
2551 mc->real_vram_size = 0xFFC0000000ULL;
2552 mc->mc_vram_size = 0xFFC0000000ULL;
2553 }
9ed8b1f9 2554 radeon_vram_location(rdev, &rdev->mc, 0);
d2800ee5 2555 rdev->mc.gtt_base_align = 0;
9ed8b1f9 2556 radeon_gtt_location(rdev, mc);
d2800ee5
AD		 2557}
2558
2559static int si_mc_init(struct radeon_device *rdev)
2560{
2561 u32 tmp;
2562 int chansize, numchan;
2563
2564 /* Get VRAM informations */
2565 rdev->mc.vram_is_ddr = true;
2566 tmp = RREG32(MC_ARB_RAMCFG);
2567 if (tmp & CHANSIZE_OVERRIDE) {
2568 chansize = 16;
2569 } else if (tmp & CHANSIZE_MASK) {
2570 chansize = 64;
2571 } else {
2572 chansize = 32;
2573 }
2574 tmp = RREG32(MC_SHARED_CHMAP);
2575 switch ((tmp & NOOFCHAN_MASK) >> NOOFCHAN_SHIFT) {
2576 case 0:
2577 default:
2578 numchan = 1;
2579 break;
2580 case 1:
2581 numchan = 2;
2582 break;
2583 case 2:
2584 numchan = 4;
2585 break;
2586 case 3:
2587 numchan = 8;
2588 break;
2589 case 4:
2590 numchan = 3;
2591 break;
2592 case 5:
2593 numchan = 6;
2594 break;
2595 case 6:
2596 numchan = 10;
2597 break;
2598 case 7:
2599 numchan = 12;
2600 break;
2601 case 8:
2602 numchan = 16;
2603 break;
2604 }
2605 rdev->mc.vram_width = numchan * chansize;
2606 /* Could aper size report 0 ? */
2607 rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0);
2608 rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0);
2609 /* size in MB on si */
2610 rdev->mc.mc_vram_size = RREG32(CONFIG_MEMSIZE) * 1024 * 1024;
2611 rdev->mc.real_vram_size = RREG32(CONFIG_MEMSIZE) * 1024 * 1024;
2612 rdev->mc.visible_vram_size = rdev->mc.aper_size;
2613 si_vram_gtt_location(rdev, &rdev->mc);
2614 radeon_update_bandwidth_info(rdev);
2615
2616 return 0;
2617}
2618
2619/*
2620 * GART
2621 */
2622void si_pcie_gart_tlb_flush(struct radeon_device *rdev)
2623{
2624 /* flush hdp cache */
2625 WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1);
2626
2627 /* bits 0-15 are the VM contexts0-15 */
2628 WREG32(VM_INVALIDATE_REQUEST, 1);
2629}
2630
1109ca09 2631static int si_pcie_gart_enable(struct radeon_device *rdev)
d2800ee5
AD		 2632{
2633 int r, i;
2634
2635 if (rdev->gart.robj == NULL) {
2636 dev_err(rdev->dev, "No VRAM object for PCIE GART.\n");
2637 return -EINVAL;
2638 }
2639 r = radeon_gart_table_vram_pin(rdev);
2640 if (r)
2641 return r;
2642 radeon_gart_restore(rdev);
2643 /* Setup TLB control */
2644 WREG32(MC_VM_MX_L1_TLB_CNTL,
2645 (0xA << 7) |
2646 ENABLE_L1_TLB |
2647 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
2648 ENABLE_ADVANCED_DRIVER_MODEL |
2649 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU);
2650 /* Setup L2 cache */
2651 WREG32(VM_L2_CNTL, ENABLE_L2_CACHE |
2652 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
2653 ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE |
2654 EFFECTIVE_L2_QUEUE_SIZE(7) |
2655 CONTEXT1_IDENTITY_ACCESS_MODE(1));
2656 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE);
2657 WREG32(VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY |
2658 L2_CACHE_BIGK_FRAGMENT_SIZE(0));
2659 /* setup context0 */
2660 WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev->mc.gtt_start >> 12);
2661 WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev->mc.gtt_end >> 12);
2662 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12);
2663 WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,
2664 (u32)(rdev->dummy_page.addr >> 12));
2665 WREG32(VM_CONTEXT0_CNTL2, 0);
2666 WREG32(VM_CONTEXT0_CNTL, (ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) |
2667 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT));
2668
2669 WREG32(0x15D4, 0);
2670 WREG32(0x15D8, 0);
2671 WREG32(0x15DC, 0);
2672
2673 /* empty context1-15 */
d2800ee5
AD		 2674 /* set vm size, must be a multiple of 4 */
2675 WREG32(VM_CONTEXT1_PAGE_TABLE_START_ADDR, 0);
c21b328e 2676 WREG32(VM_CONTEXT1_PAGE_TABLE_END_ADDR, rdev->vm_manager.max_pfn);
23d4f1f2
AD		 2677 /* Assign the pt base to something valid for now; the pts used for
2678 * the VMs are determined by the application and setup and assigned
2679 * on the fly in the vm part of radeon_gart.c
2680 */
d2800ee5
AD		 2681 for (i = 1; i < 16; i++) {
2682 if (i < 8)
2683 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (i << 2),
2684 rdev->gart.table_addr >> 12);
2685 else
2686 WREG32(VM_CONTEXT8_PAGE_TABLE_BASE_ADDR + ((i - 8) << 2),
2687 rdev->gart.table_addr >> 12);
2688 }
2689
2690 /* enable context1-15 */
2691 WREG32(VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,
2692 (u32)(rdev->dummy_page.addr >> 12));
ae133a11 2693 WREG32(VM_CONTEXT1_CNTL2, 4);
fa87e62d 2694 WREG32(VM_CONTEXT1_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(1) |
ae133a11
CK		 2695 RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT |
2696 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT |
2697 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT |
2698 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT |
2699 PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT |
2700 PDE0_PROTECTION_FAULT_ENABLE_DEFAULT |
2701 VALID_PROTECTION_FAULT_ENABLE_INTERRUPT |
2702 VALID_PROTECTION_FAULT_ENABLE_DEFAULT |
2703 READ_PROTECTION_FAULT_ENABLE_INTERRUPT |
2704 READ_PROTECTION_FAULT_ENABLE_DEFAULT |
2705 WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT |
2706 WRITE_PROTECTION_FAULT_ENABLE_DEFAULT);
d2800ee5
AD		 2707
2708 si_pcie_gart_tlb_flush(rdev);
2709 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
2710 (unsigned)(rdev->mc.gtt_size >> 20),
2711 (unsigned long long)rdev->gart.table_addr);
2712 rdev->gart.ready = true;
2713 return 0;
2714}
2715
1109ca09 2716static void si_pcie_gart_disable(struct radeon_device *rdev)
d2800ee5
AD		 2717{
2718 /* Disable all tables */
2719 WREG32(VM_CONTEXT0_CNTL, 0);
2720 WREG32(VM_CONTEXT1_CNTL, 0);
2721 /* Setup TLB control */
2722 WREG32(MC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE_NOT_IN_SYS |
2723 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU);
2724 /* Setup L2 cache */
2725 WREG32(VM_L2_CNTL, ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
2726 ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE |
2727 EFFECTIVE_L2_QUEUE_SIZE(7) |
2728 CONTEXT1_IDENTITY_ACCESS_MODE(1));
2729 WREG32(VM_L2_CNTL2, 0);
2730 WREG32(VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY |
2731 L2_CACHE_BIGK_FRAGMENT_SIZE(0));
2732 radeon_gart_table_vram_unpin(rdev);
2733}
2734
1109ca09 2735static void si_pcie_gart_fini(struct radeon_device *rdev)
d2800ee5
AD		 2736{
2737 si_pcie_gart_disable(rdev);
2738 radeon_gart_table_vram_free(rdev);
2739 radeon_gart_fini(rdev);
2740}
2741
498dd8b3
AD		 2742/* vm parser */
2743static bool si_vm_reg_valid(u32 reg)
2744{
2745 /* context regs are fine */
2746 if (reg >= 0x28000)
2747 return true;
2748
2749 /* check config regs */
2750 switch (reg) {
2751 case GRBM_GFX_INDEX:
f418b88a 2752 case CP_STRMOUT_CNTL:
498dd8b3
AD		 2753 case VGT_VTX_VECT_EJECT_REG:
2754 case VGT_CACHE_INVALIDATION:
2755 case VGT_ESGS_RING_SIZE:
2756 case VGT_GSVS_RING_SIZE:
2757 case VGT_GS_VERTEX_REUSE:
2758 case VGT_PRIMITIVE_TYPE:
2759 case VGT_INDEX_TYPE:
2760 case VGT_NUM_INDICES:
2761 case VGT_NUM_INSTANCES:
2762 case VGT_TF_RING_SIZE:
2763 case VGT_HS_OFFCHIP_PARAM:
2764 case VGT_TF_MEMORY_BASE:
2765 case PA_CL_ENHANCE:
2766 case PA_SU_LINE_STIPPLE_VALUE:
2767 case PA_SC_LINE_STIPPLE_STATE:
2768 case PA_SC_ENHANCE:
2769 case SQC_CACHES:
2770 case SPI_STATIC_THREAD_MGMT_1:
2771 case SPI_STATIC_THREAD_MGMT_2:
2772 case SPI_STATIC_THREAD_MGMT_3:
2773 case SPI_PS_MAX_WAVE_ID:
2774 case SPI_CONFIG_CNTL:
2775 case SPI_CONFIG_CNTL_1:
2776 case TA_CNTL_AUX:
2777 return true;
2778 default:
2779 DRM_ERROR("Invalid register 0x%x in CS\n", reg);
2780 return false;
2781 }
2782}
2783
2784static int si_vm_packet3_ce_check(struct radeon_device *rdev,
2785 u32 *ib, struct radeon_cs_packet *pkt)
2786{
2787 switch (pkt->opcode) {
2788 case PACKET3_NOP:
2789 case PACKET3_SET_BASE:
2790 case PACKET3_SET_CE_DE_COUNTERS:
2791 case PACKET3_LOAD_CONST_RAM:
2792 case PACKET3_WRITE_CONST_RAM:
2793 case PACKET3_WRITE_CONST_RAM_OFFSET:
2794 case PACKET3_DUMP_CONST_RAM:
2795 case PACKET3_INCREMENT_CE_COUNTER:
2796 case PACKET3_WAIT_ON_DE_COUNTER:
2797 case PACKET3_CE_WRITE:
2798 break;
2799 default:
2800 DRM_ERROR("Invalid CE packet3: 0x%x\n", pkt->opcode);
2801 return -EINVAL;
2802 }
2803 return 0;
2804}
2805
2806static int si_vm_packet3_gfx_check(struct radeon_device *rdev,
2807 u32 *ib, struct radeon_cs_packet *pkt)
2808{
2809 u32 idx = pkt->idx + 1;
2810 u32 idx_value = ib[idx];
2811 u32 start_reg, end_reg, reg, i;
5aa709be 2812 u32 command, info;
498dd8b3
AD		 2813
2814 switch (pkt->opcode) {
2815 case PACKET3_NOP:
2816 case PACKET3_SET_BASE:
2817 case PACKET3_CLEAR_STATE:
2818 case PACKET3_INDEX_BUFFER_SIZE:
2819 case PACKET3_DISPATCH_DIRECT:
2820 case PACKET3_DISPATCH_INDIRECT:
2821 case PACKET3_ALLOC_GDS:
2822 case PACKET3_WRITE_GDS_RAM:
2823 case PACKET3_ATOMIC_GDS:
2824 case PACKET3_ATOMIC:
2825 case PACKET3_OCCLUSION_QUERY:
2826 case PACKET3_SET_PREDICATION:
2827 case PACKET3_COND_EXEC:
2828 case PACKET3_PRED_EXEC:
2829 case PACKET3_DRAW_INDIRECT:
2830 case PACKET3_DRAW_INDEX_INDIRECT:
2831 case PACKET3_INDEX_BASE:
2832 case PACKET3_DRAW_INDEX_2:
2833 case PACKET3_CONTEXT_CONTROL:
2834 case PACKET3_INDEX_TYPE:
2835 case PACKET3_DRAW_INDIRECT_MULTI:
2836 case PACKET3_DRAW_INDEX_AUTO:
2837 case PACKET3_DRAW_INDEX_IMMD:
2838 case PACKET3_NUM_INSTANCES:
2839 case PACKET3_DRAW_INDEX_MULTI_AUTO:
2840 case PACKET3_STRMOUT_BUFFER_UPDATE:
2841 case PACKET3_DRAW_INDEX_OFFSET_2:
2842 case PACKET3_DRAW_INDEX_MULTI_ELEMENT:
2843 case PACKET3_DRAW_INDEX_INDIRECT_MULTI:
2844 case PACKET3_MPEG_INDEX:
2845 case PACKET3_WAIT_REG_MEM:
2846 case PACKET3_MEM_WRITE:
2847 case PACKET3_PFP_SYNC_ME:
2848 case PACKET3_SURFACE_SYNC:
2849 case PACKET3_EVENT_WRITE:
2850 case PACKET3_EVENT_WRITE_EOP:
2851 case PACKET3_EVENT_WRITE_EOS:
2852 case PACKET3_SET_CONTEXT_REG:
2853 case PACKET3_SET_CONTEXT_REG_INDIRECT:
2854 case PACKET3_SET_SH_REG:
2855 case PACKET3_SET_SH_REG_OFFSET:
2856 case PACKET3_INCREMENT_DE_COUNTER:
2857 case PACKET3_WAIT_ON_CE_COUNTER:
2858 case PACKET3_WAIT_ON_AVAIL_BUFFER:
2859 case PACKET3_ME_WRITE:
2860 break;
2861 case PACKET3_COPY_DATA:
2862 if ((idx_value & 0xf00) == 0) {
2863 reg = ib[idx + 3] * 4;
2864 if (!si_vm_reg_valid(reg))
2865 return -EINVAL;
2866 }
2867 break;
2868 case PACKET3_WRITE_DATA:
2869 if ((idx_value & 0xf00) == 0) {
2870 start_reg = ib[idx + 1] * 4;
2871 if (idx_value & 0x10000) {
2872 if (!si_vm_reg_valid(start_reg))
2873 return -EINVAL;
2874 } else {
2875 for (i = 0; i < (pkt->count - 2); i++) {
2876 reg = start_reg + (4 * i);
2877 if (!si_vm_reg_valid(reg))
2878 return -EINVAL;
2879 }
2880 }
2881 }
2882 break;
2883 case PACKET3_COND_WRITE:
2884 if (idx_value & 0x100) {
2885 reg = ib[idx + 5] * 4;
2886 if (!si_vm_reg_valid(reg))
2887 return -EINVAL;
2888 }
2889 break;
2890 case PACKET3_COPY_DW:
2891 if (idx_value & 0x2) {
2892 reg = ib[idx + 3] * 4;
2893 if (!si_vm_reg_valid(reg))
2894 return -EINVAL;
2895 }
2896 break;
2897 case PACKET3_SET_CONFIG_REG:
2898 start_reg = (idx_value << 2) + PACKET3_SET_CONFIG_REG_START;
2899 end_reg = 4 * pkt->count + start_reg - 4;
2900 if ((start_reg < PACKET3_SET_CONFIG_REG_START) ||
2901 (start_reg >= PACKET3_SET_CONFIG_REG_END) ||
2902 (end_reg >= PACKET3_SET_CONFIG_REG_END)) {
2903 DRM_ERROR("bad PACKET3_SET_CONFIG_REG\n");
2904 return -EINVAL;
2905 }
2906 for (i = 0; i < pkt->count; i++) {
2907 reg = start_reg + (4 * i);
2908 if (!si_vm_reg_valid(reg))
2909 return -EINVAL;
2910 }
2911 break;
5aa709be
AD		 2912 case PACKET3_CP_DMA:
2913 command = ib[idx + 4];
2914 info = ib[idx + 1];
2915 if (command & PACKET3_CP_DMA_CMD_SAS) {
2916 /* src address space is register */
2917 if (((info & 0x60000000) >> 29) == 0) {
2918 start_reg = idx_value << 2;
2919 if (command & PACKET3_CP_DMA_CMD_SAIC) {
2920 reg = start_reg;
2921 if (!si_vm_reg_valid(reg)) {
2922 DRM_ERROR("CP DMA Bad SRC register\n");
2923 return -EINVAL;
2924 }
2925 } else {
2926 for (i = 0; i < (command & 0x1fffff); i++) {
2927 reg = start_reg + (4 * i);
2928 if (!si_vm_reg_valid(reg)) {
2929 DRM_ERROR("CP DMA Bad SRC register\n");
2930 return -EINVAL;
2931 }
2932 }
2933 }
2934 }
2935 }
2936 if (command & PACKET3_CP_DMA_CMD_DAS) {
2937 /* dst address space is register */
2938 if (((info & 0x00300000) >> 20) == 0) {
2939 start_reg = ib[idx + 2];
2940 if (command & PACKET3_CP_DMA_CMD_DAIC) {
2941 reg = start_reg;
2942 if (!si_vm_reg_valid(reg)) {
2943 DRM_ERROR("CP DMA Bad DST register\n");
2944 return -EINVAL;
2945 }
2946 } else {
2947 for (i = 0; i < (command & 0x1fffff); i++) {
2948 reg = start_reg + (4 * i);
2949 if (!si_vm_reg_valid(reg)) {
2950 DRM_ERROR("CP DMA Bad DST register\n");
2951 return -EINVAL;
2952 }
2953 }
2954 }
2955 }
2956 }
2957 break;
498dd8b3
AD		 2958 default:
2959 DRM_ERROR("Invalid GFX packet3: 0x%x\n", pkt->opcode);
2960 return -EINVAL;
2961 }
2962 return 0;
2963}
2964
2965static int si_vm_packet3_compute_check(struct radeon_device *rdev,
2966 u32 *ib, struct radeon_cs_packet *pkt)
2967{
2968 u32 idx = pkt->idx + 1;
2969 u32 idx_value = ib[idx];
2970 u32 start_reg, reg, i;
2971
2972 switch (pkt->opcode) {
2973 case PACKET3_NOP:
2974 case PACKET3_SET_BASE:
2975 case PACKET3_CLEAR_STATE:
2976 case PACKET3_DISPATCH_DIRECT:
2977 case PACKET3_DISPATCH_INDIRECT:
2978 case PACKET3_ALLOC_GDS:
2979 case PACKET3_WRITE_GDS_RAM:
2980 case PACKET3_ATOMIC_GDS:
2981 case PACKET3_ATOMIC:
2982 case PACKET3_OCCLUSION_QUERY:
2983 case PACKET3_SET_PREDICATION:
2984 case PACKET3_COND_EXEC:
2985 case PACKET3_PRED_EXEC:
2986 case PACKET3_CONTEXT_CONTROL:
2987 case PACKET3_STRMOUT_BUFFER_UPDATE:
2988 case PACKET3_WAIT_REG_MEM:
2989 case PACKET3_MEM_WRITE:
2990 case PACKET3_PFP_SYNC_ME:
2991 case PACKET3_SURFACE_SYNC:
2992 case PACKET3_EVENT_WRITE:
2993 case PACKET3_EVENT_WRITE_EOP:
2994 case PACKET3_EVENT_WRITE_EOS:
2995 case PACKET3_SET_CONTEXT_REG:
2996 case PACKET3_SET_CONTEXT_REG_INDIRECT:
2997 case PACKET3_SET_SH_REG:
2998 case PACKET3_SET_SH_REG_OFFSET:
2999 case PACKET3_INCREMENT_DE_COUNTER:
3000 case PACKET3_WAIT_ON_CE_COUNTER:
3001 case PACKET3_WAIT_ON_AVAIL_BUFFER:
3002 case PACKET3_ME_WRITE:
3003 break;
3004 case PACKET3_COPY_DATA:
3005 if ((idx_value & 0xf00) == 0) {
3006 reg = ib[idx + 3] * 4;
3007 if (!si_vm_reg_valid(reg))
3008 return -EINVAL;
3009 }
3010 break;
3011 case PACKET3_WRITE_DATA:
3012 if ((idx_value & 0xf00) == 0) {
3013 start_reg = ib[idx + 1] * 4;
3014 if (idx_value & 0x10000) {
3015 if (!si_vm_reg_valid(start_reg))
3016 return -EINVAL;
3017 } else {
3018 for (i = 0; i < (pkt->count - 2); i++) {
3019 reg = start_reg + (4 * i);
3020 if (!si_vm_reg_valid(reg))
3021 return -EINVAL;
3022 }
3023 }
3024 }
3025 break;
3026 case PACKET3_COND_WRITE:
3027 if (idx_value & 0x100) {
3028 reg = ib[idx + 5] * 4;
3029 if (!si_vm_reg_valid(reg))
3030 return -EINVAL;
3031 }
3032 break;
3033 case PACKET3_COPY_DW:
3034 if (idx_value & 0x2) {
3035 reg = ib[idx + 3] * 4;
3036 if (!si_vm_reg_valid(reg))
3037 return -EINVAL;
3038 }
3039 break;
3040 default:
3041 DRM_ERROR("Invalid Compute packet3: 0x%x\n", pkt->opcode);
3042 return -EINVAL;
3043 }
3044 return 0;
3045}
3046
3047int si_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib)
3048{
3049 int ret = 0;
3050 u32 idx = 0;
3051 struct radeon_cs_packet pkt;
3052
3053 do {
3054 pkt.idx = idx;
4e872ae2
IH		 3055 pkt.type = RADEON_CP_PACKET_GET_TYPE(ib->ptr[idx]);
3056 pkt.count = RADEON_CP_PACKET_GET_COUNT(ib->ptr[idx]);
498dd8b3
AD		 3057 pkt.one_reg_wr = 0;
3058 switch (pkt.type) {
4e872ae2 3059 case RADEON_PACKET_TYPE0:
498dd8b3
AD		 3060 dev_err(rdev->dev, "Packet0 not allowed!\n");
3061 ret = -EINVAL;
3062 break;
4e872ae2 3063 case RADEON_PACKET_TYPE2:
498dd8b3
AD		 3064 idx += 1;
3065 break;
4e872ae2
IH		 3066 case RADEON_PACKET_TYPE3:
3067 pkt.opcode = RADEON_CP_PACKET3_GET_OPCODE(ib->ptr[idx]);
498dd8b3
AD		 3068 if (ib->is_const_ib)
3069 ret = si_vm_packet3_ce_check(rdev, ib->ptr, &pkt);
3070 else {
876dc9f3 3071 switch (ib->ring) {
498dd8b3
AD		 3072 case RADEON_RING_TYPE_GFX_INDEX:
3073 ret = si_vm_packet3_gfx_check(rdev, ib->ptr, &pkt);
3074 break;
3075 case CAYMAN_RING_TYPE_CP1_INDEX:
3076 case CAYMAN_RING_TYPE_CP2_INDEX:
3077 ret = si_vm_packet3_compute_check(rdev, ib->ptr, &pkt);
3078 break;
3079 default:
876dc9f3 3080 dev_err(rdev->dev, "Non-PM4 ring %d !\n", ib->ring);
498dd8b3
AD		 3081 ret = -EINVAL;
3082 break;
3083 }
3084 }
3085 idx += pkt.count + 2;
3086 break;
3087 default:
3088 dev_err(rdev->dev, "Unknown packet type %d !\n", pkt.type);
3089 ret = -EINVAL;
3090 break;
3091 }
3092 if (ret)
3093 break;
3094 } while (idx < ib->length_dw);
3095
3096 return ret;
3097}
3098
d2800ee5
AD		 3099/*
3100 * vm
3101 */
3102int si_vm_init(struct radeon_device *rdev)
3103{
3104 /* number of VMs */
3105 rdev->vm_manager.nvm = 16;
3106 /* base offset of vram pages */
3107 rdev->vm_manager.vram_base_offset = 0;
3108
3109 return 0;
3110}
3111
3112void si_vm_fini(struct radeon_device *rdev)
3113{
3114}
3115
82ffd92b
AD		 3116/**
3117 * si_vm_set_page - update the page tables using the CP
3118 *
3119 * @rdev: radeon_device pointer
43f1214a 3120 * @ib: indirect buffer to fill with commands
82ffd92b
AD		 3121 * @pe: addr of the page entry
3122 * @addr: dst addr to write into pe
3123 * @count: number of page entries to update
3124 * @incr: increase next addr by incr bytes
3125 * @flags: access flags
3126 *
43f1214a 3127 * Update the page tables using the CP (SI).
82ffd92b 3128 */
43f1214a
AD		 3129void si_vm_set_page(struct radeon_device *rdev,
3130 struct radeon_ib *ib,
3131 uint64_t pe,
82ffd92b
AD		 3132 uint64_t addr, unsigned count,
3133 uint32_t incr, uint32_t flags)
d2800ee5 3134{
82ffd92b 3135 uint32_t r600_flags = cayman_vm_page_flags(rdev, flags);
deab48f1
AD		 3136 uint64_t value;
3137 unsigned ndw;
3138
3139 if (rdev->asic->vm.pt_ring_index == RADEON_RING_TYPE_GFX_INDEX) {
3140 while (count) {
3141 ndw = 2 + count * 2;
3142 if (ndw > 0x3FFE)
3143 ndw = 0x3FFE;
3144
43f1214a
AD		 3145 ib->ptr[ib->length_dw++] = PACKET3(PACKET3_WRITE_DATA, ndw);
3146 ib->ptr[ib->length_dw++] = (WRITE_DATA_ENGINE_SEL(0) |
3147 WRITE_DATA_DST_SEL(1));
3148 ib->ptr[ib->length_dw++] = pe;
3149 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
deab48f1
AD		 3150 for (; ndw > 2; ndw -= 2, --count, pe += 8) {
3151 if (flags & RADEON_VM_PAGE_SYSTEM) {
3152 value = radeon_vm_map_gart(rdev, addr);
3153 value &= 0xFFFFFFFFFFFFF000ULL;
3154 } else if (flags & RADEON_VM_PAGE_VALID) {
3155 value = addr;
3156 } else {
3157 value = 0;
3158 }
3159 addr += incr;
3160 value |= r600_flags;
43f1214a
AD		 3161 ib->ptr[ib->length_dw++] = value;
3162 ib->ptr[ib->length_dw++] = upper_32_bits(value);
deab48f1
AD		 3163 }
3164 }
3165 } else {
3166 /* DMA */
3167 if (flags & RADEON_VM_PAGE_SYSTEM) {
3168 while (count) {
3169 ndw = count * 2;
3170 if (ndw > 0xFFFFE)
3171 ndw = 0xFFFFE;
3172
3173 /* for non-physically contiguous pages (system) */
43f1214a
AD		 3174 ib->ptr[ib->length_dw++] = DMA_PACKET(DMA_PACKET_WRITE, 0, 0, 0, ndw);
3175 ib->ptr[ib->length_dw++] = pe;
3176 ib->ptr[ib->length_dw++] = upper_32_bits(pe) & 0xff;
deab48f1
AD		 3177 for (; ndw > 0; ndw -= 2, --count, pe += 8) {
3178 if (flags & RADEON_VM_PAGE_SYSTEM) {
3179 value = radeon_vm_map_gart(rdev, addr);
3180 value &= 0xFFFFFFFFFFFFF000ULL;
3181 } else if (flags & RADEON_VM_PAGE_VALID) {
3182 value = addr;
3183 } else {
3184 value = 0;
3185 }
3186 addr += incr;
3187 value |= r600_flags;
43f1214a
AD		 3188 ib->ptr[ib->length_dw++] = value;
3189 ib->ptr[ib->length_dw++] = upper_32_bits(value);
deab48f1
AD		 3190 }
3191 }
3192 } else {
3193 while (count) {
3194 ndw = count * 2;
3195 if (ndw > 0xFFFFE)
3196 ndw = 0xFFFFE;
3197
3198 if (flags & RADEON_VM_PAGE_VALID)
3199 value = addr;
3200 else
3201 value = 0;
3202 /* for physically contiguous pages (vram) */
43f1214a
AD		 3203 ib->ptr[ib->length_dw++] = DMA_PTE_PDE_PACKET(ndw);
3204 ib->ptr[ib->length_dw++] = pe; /* dst addr */
3205 ib->ptr[ib->length_dw++] = upper_32_bits(pe) & 0xff;
3206 ib->ptr[ib->length_dw++] = r600_flags; /* mask */
3207 ib->ptr[ib->length_dw++] = 0;
3208 ib->ptr[ib->length_dw++] = value; /* value */
3209 ib->ptr[ib->length_dw++] = upper_32_bits(value);
3210 ib->ptr[ib->length_dw++] = incr; /* increment size */
3211 ib->ptr[ib->length_dw++] = 0;
deab48f1
AD		 3212 pe += ndw * 4;
3213 addr += (ndw / 2) * incr;
3214 count -= ndw / 2;
3215 }
d7025d89 3216 }
43f1214a
AD		 3217 while (ib->length_dw & 0x7)
3218 ib->ptr[ib->length_dw++] = DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0, 0);
82ffd92b 3219 }
d2800ee5
AD		 3220}
3221
498522b4 3222void si_vm_flush(struct radeon_device *rdev, int ridx, struct radeon_vm *vm)
d2800ee5 3223{
498522b4 3224 struct radeon_ring *ring = &rdev->ring[ridx];
d2800ee5 3225
ee60e29f 3226 if (vm == NULL)
d2800ee5
AD		 3227 return;
3228
76c44f2c
AD		 3229 /* write new base address */
3230 radeon_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));
3231 radeon_ring_write(ring, (WRITE_DATA_ENGINE_SEL(0) |
3232 WRITE_DATA_DST_SEL(0)));
3233
ee60e29f 3234 if (vm->id < 8) {
76c44f2c
AD		 3235 radeon_ring_write(ring,
3236 (VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm->id << 2)) >> 2);
ee60e29f 3237 } else {
76c44f2c
AD		 3238 radeon_ring_write(ring,
3239 (VM_CONTEXT8_PAGE_TABLE_BASE_ADDR + ((vm->id - 8) << 2)) >> 2);
ee60e29f 3240 }
76c44f2c 3241 radeon_ring_write(ring, 0);
fa87e62d 3242 radeon_ring_write(ring, vm->pd_gpu_addr >> 12);
ee60e29f 3243
d2800ee5 3244 /* flush hdp cache */
76c44f2c
AD		 3245 radeon_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));
3246 radeon_ring_write(ring, (WRITE_DATA_ENGINE_SEL(0) |
3247 WRITE_DATA_DST_SEL(0)));
3248 radeon_ring_write(ring, HDP_MEM_COHERENCY_FLUSH_CNTL >> 2);
3249 radeon_ring_write(ring, 0);
ee60e29f
CK		 3250 radeon_ring_write(ring, 0x1);
3251
d2800ee5 3252 /* bits 0-15 are the VM contexts0-15 */
76c44f2c
AD		 3253 radeon_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));
3254 radeon_ring_write(ring, (WRITE_DATA_ENGINE_SEL(0) |
3255 WRITE_DATA_DST_SEL(0)));
3256 radeon_ring_write(ring, VM_INVALIDATE_REQUEST >> 2);
3257 radeon_ring_write(ring, 0);
498522b4 3258 radeon_ring_write(ring, 1 << vm->id);
58f8cf56
CK		 3259
3260 /* sync PFP to ME, otherwise we might get invalid PFP reads */
3261 radeon_ring_write(ring, PACKET3(PACKET3_PFP_SYNC_ME, 0));
3262 radeon_ring_write(ring, 0x0);
d2800ee5
AD		 3263}
3264
8c5fd7ef
AD		 3265void si_dma_vm_flush(struct radeon_device *rdev, int ridx, struct radeon_vm *vm)
3266{
3267 struct radeon_ring *ring = &rdev->ring[ridx];
3268
3269 if (vm == NULL)
3270 return;
3271
3272 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0, 0, 0));
3273 if (vm->id < 8) {
3274 radeon_ring_write(ring, (0xf << 16) | ((VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm->id << 2)) >> 2));
3275 } else {
3276 radeon_ring_write(ring, (0xf << 16) | ((VM_CONTEXT8_PAGE_TABLE_BASE_ADDR + ((vm->id - 8) << 2)) >> 2));
3277 }
3278 radeon_ring_write(ring, vm->pd_gpu_addr >> 12);
3279
3280 /* flush hdp cache */
3281 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0, 0, 0));
3282 radeon_ring_write(ring, (0xf << 16) | (HDP_MEM_COHERENCY_FLUSH_CNTL >> 2));
3283 radeon_ring_write(ring, 1);
3284
3285 /* bits 0-7 are the VM contexts0-7 */
3286 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0, 0, 0));
3287 radeon_ring_write(ring, (0xf << 16) | (VM_INVALIDATE_REQUEST >> 2));
3288 radeon_ring_write(ring, 1 << vm->id);
3289}
3290
347e7592
AD		 3291/*
3292 * RLC
3293 */
c420c745 3294void si_rlc_fini(struct radeon_device *rdev)
347e7592
AD		 3295{
3296 int r;
3297
3298 /* save restore block */
3299 if (rdev->rlc.save_restore_obj) {
3300 r = radeon_bo_reserve(rdev->rlc.save_restore_obj, false);
3301 if (unlikely(r != 0))
3302 dev_warn(rdev->dev, "(%d) reserve RLC sr bo failed\n", r);
3303 radeon_bo_unpin(rdev->rlc.save_restore_obj);
3304 radeon_bo_unreserve(rdev->rlc.save_restore_obj);
3305
3306 radeon_bo_unref(&rdev->rlc.save_restore_obj);
3307 rdev->rlc.save_restore_obj = NULL;
3308 }
3309
3310 /* clear state block */
3311 if (rdev->rlc.clear_state_obj) {
3312 r = radeon_bo_reserve(rdev->rlc.clear_state_obj, false);
3313 if (unlikely(r != 0))
3314 dev_warn(rdev->dev, "(%d) reserve RLC c bo failed\n", r);
3315 radeon_bo_unpin(rdev->rlc.clear_state_obj);
3316 radeon_bo_unreserve(rdev->rlc.clear_state_obj);
3317
3318 radeon_bo_unref(&rdev->rlc.clear_state_obj);
3319 rdev->rlc.clear_state_obj = NULL;
3320 }
3321}
3322
c420c745 3323int si_rlc_init(struct radeon_device *rdev)
347e7592
AD		 3324{
3325 int r;
3326
3327 /* save restore block */
3328 if (rdev->rlc.save_restore_obj == NULL) {
3329 r = radeon_bo_create(rdev, RADEON_GPU_PAGE_SIZE, PAGE_SIZE, true,
40f5cf99
AD		 3330 RADEON_GEM_DOMAIN_VRAM, NULL,
3331 &rdev->rlc.save_restore_obj);
347e7592
AD		 3332 if (r) {
3333 dev_warn(rdev->dev, "(%d) create RLC sr bo failed\n", r);
3334 return r;
3335 }
3336 }
3337
3338 r = radeon_bo_reserve(rdev->rlc.save_restore_obj, false);
3339 if (unlikely(r != 0)) {
3340 si_rlc_fini(rdev);
3341 return r;
3342 }
3343 r = radeon_bo_pin(rdev->rlc.save_restore_obj, RADEON_GEM_DOMAIN_VRAM,
3344 &rdev->rlc.save_restore_gpu_addr);
5273db70 3345 radeon_bo_unreserve(rdev->rlc.save_restore_obj);
347e7592 3346 if (r) {
347e7592
AD		 3347 dev_warn(rdev->dev, "(%d) pin RLC sr bo failed\n", r);
3348 si_rlc_fini(rdev);
3349 return r;
3350 }
3351
3352 /* clear state block */
3353 if (rdev->rlc.clear_state_obj == NULL) {
3354 r = radeon_bo_create(rdev, RADEON_GPU_PAGE_SIZE, PAGE_SIZE, true,
40f5cf99
AD		 3355 RADEON_GEM_DOMAIN_VRAM, NULL,
3356 &rdev->rlc.clear_state_obj);
347e7592
AD		 3357 if (r) {
3358 dev_warn(rdev->dev, "(%d) create RLC c bo failed\n", r);
3359 si_rlc_fini(rdev);
3360 return r;
3361 }
3362 }
3363 r = radeon_bo_reserve(rdev->rlc.clear_state_obj, false);
3364 if (unlikely(r != 0)) {
3365 si_rlc_fini(rdev);
3366 return r;
3367 }
3368 r = radeon_bo_pin(rdev->rlc.clear_state_obj, RADEON_GEM_DOMAIN_VRAM,
3369 &rdev->rlc.clear_state_gpu_addr);
5273db70 3370 radeon_bo_unreserve(rdev->rlc.clear_state_obj);
347e7592 3371 if (r) {
347e7592
AD		 3372 dev_warn(rdev->dev, "(%d) pin RLC c bo failed\n", r);
3373 si_rlc_fini(rdev);
3374 return r;
3375 }
3376
3377 return 0;
3378}
3379
3380static void si_rlc_stop(struct radeon_device *rdev)
3381{
3382 WREG32(RLC_CNTL, 0);
3383}
3384
3385static void si_rlc_start(struct radeon_device *rdev)
3386{
3387 WREG32(RLC_CNTL, RLC_ENABLE);
3388}
3389
3390static int si_rlc_resume(struct radeon_device *rdev)
3391{
3392 u32 i;
3393 const __be32 *fw_data;
3394
3395 if (!rdev->rlc_fw)
3396 return -EINVAL;
3397
3398 si_rlc_stop(rdev);
3399
3400 WREG32(RLC_RL_BASE, 0);
3401 WREG32(RLC_RL_SIZE, 0);
3402 WREG32(RLC_LB_CNTL, 0);
3403 WREG32(RLC_LB_CNTR_MAX, 0xffffffff);
3404 WREG32(RLC_LB_CNTR_INIT, 0);
3405
3406 WREG32(RLC_SAVE_AND_RESTORE_BASE, rdev->rlc.save_restore_gpu_addr >> 8);
3407 WREG32(RLC_CLEAR_STATE_RESTORE_BASE, rdev->rlc.clear_state_gpu_addr >> 8);
3408
3409 WREG32(RLC_MC_CNTL, 0);
3410 WREG32(RLC_UCODE_CNTL, 0);
3411
3412 fw_data = (const __be32 *)rdev->rlc_fw->data;
3413 for (i = 0; i < SI_RLC_UCODE_SIZE; i++) {
3414 WREG32(RLC_UCODE_ADDR, i);
3415 WREG32(RLC_UCODE_DATA, be32_to_cpup(fw_data++));
3416 }
3417 WREG32(RLC_UCODE_ADDR, 0);
3418
3419 si_rlc_start(rdev);
3420
3421 return 0;
3422}
3423
25a857fb
AD		 3424static void si_enable_interrupts(struct radeon_device *rdev)
3425{
3426 u32 ih_cntl = RREG32(IH_CNTL);
3427 u32 ih_rb_cntl = RREG32(IH_RB_CNTL);
3428
3429 ih_cntl |= ENABLE_INTR;
3430 ih_rb_cntl |= IH_RB_ENABLE;
3431 WREG32(IH_CNTL, ih_cntl);
3432 WREG32(IH_RB_CNTL, ih_rb_cntl);
3433 rdev->ih.enabled = true;
3434}
3435
3436static void si_disable_interrupts(struct radeon_device *rdev)
3437{
3438 u32 ih_rb_cntl = RREG32(IH_RB_CNTL);
3439 u32 ih_cntl = RREG32(IH_CNTL);
3440
3441 ih_rb_cntl &= ~IH_RB_ENABLE;
3442 ih_cntl &= ~ENABLE_INTR;
3443 WREG32(IH_RB_CNTL, ih_rb_cntl);
3444 WREG32(IH_CNTL, ih_cntl);
3445 /* set rptr, wptr to 0 */
3446 WREG32(IH_RB_RPTR, 0);
3447 WREG32(IH_RB_WPTR, 0);
3448 rdev->ih.enabled = false;
25a857fb
AD		 3449 rdev->ih.rptr = 0;
3450}
3451
3452static void si_disable_interrupt_state(struct radeon_device *rdev)
3453{
3454 u32 tmp;
3455
3456 WREG32(CP_INT_CNTL_RING0, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE);
3457 WREG32(CP_INT_CNTL_RING1, 0);
3458 WREG32(CP_INT_CNTL_RING2, 0);
8c5fd7ef
AD		 3459 tmp = RREG32(DMA_CNTL + DMA0_REGISTER_OFFSET) & ~TRAP_ENABLE;
3460 WREG32(DMA_CNTL + DMA0_REGISTER_OFFSET, tmp);
3461 tmp = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET) & ~TRAP_ENABLE;
3462 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, tmp);
25a857fb
AD		 3463 WREG32(GRBM_INT_CNTL, 0);
3464 WREG32(INT_MASK + EVERGREEN_CRTC0_REGISTER_OFFSET, 0);
3465 WREG32(INT_MASK + EVERGREEN_CRTC1_REGISTER_OFFSET, 0);
3466 if (rdev->num_crtc >= 4) {
3467 WREG32(INT_MASK + EVERGREEN_CRTC2_REGISTER_OFFSET, 0);
3468 WREG32(INT_MASK + EVERGREEN_CRTC3_REGISTER_OFFSET, 0);
3469 }
3470 if (rdev->num_crtc >= 6) {
3471 WREG32(INT_MASK + EVERGREEN_CRTC4_REGISTER_OFFSET, 0);
3472 WREG32(INT_MASK + EVERGREEN_CRTC5_REGISTER_OFFSET, 0);
3473 }
3474
3475 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET, 0);
3476 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET, 0);
3477 if (rdev->num_crtc >= 4) {
3478 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET, 0);
3479 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET, 0);
3480 }
3481 if (rdev->num_crtc >= 6) {
3482 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, 0);
3483 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, 0);
3484 }
3485
3486 WREG32(DACA_AUTODETECT_INT_CONTROL, 0);
3487
3488 tmp = RREG32(DC_HPD1_INT_CONTROL) & DC_HPDx_INT_POLARITY;
3489 WREG32(DC_HPD1_INT_CONTROL, tmp);
3490 tmp = RREG32(DC_HPD2_INT_CONTROL) & DC_HPDx_INT_POLARITY;
3491 WREG32(DC_HPD2_INT_CONTROL, tmp);
3492 tmp = RREG32(DC_HPD3_INT_CONTROL) & DC_HPDx_INT_POLARITY;
3493 WREG32(DC_HPD3_INT_CONTROL, tmp);
3494 tmp = RREG32(DC_HPD4_INT_CONTROL) & DC_HPDx_INT_POLARITY;
3495 WREG32(DC_HPD4_INT_CONTROL, tmp);
3496 tmp = RREG32(DC_HPD5_INT_CONTROL) & DC_HPDx_INT_POLARITY;
3497 WREG32(DC_HPD5_INT_CONTROL, tmp);
3498 tmp = RREG32(DC_HPD6_INT_CONTROL) & DC_HPDx_INT_POLARITY;
3499 WREG32(DC_HPD6_INT_CONTROL, tmp);
3500
3501}
3502
3503static int si_irq_init(struct radeon_device *rdev)
3504{
3505 int ret = 0;
3506 int rb_bufsz;
3507 u32 interrupt_cntl, ih_cntl, ih_rb_cntl;
3508
3509 /* allocate ring */
3510 ret = r600_ih_ring_alloc(rdev);
3511 if (ret)
3512 return ret;
3513
3514 /* disable irqs */
3515 si_disable_interrupts(rdev);
3516
3517 /* init rlc */
3518 ret = si_rlc_resume(rdev);
3519 if (ret) {
3520 r600_ih_ring_fini(rdev);
3521 return ret;
3522 }
3523
3524 /* setup interrupt control */
3525 /* set dummy read address to ring address */
3526 WREG32(INTERRUPT_CNTL2, rdev->ih.gpu_addr >> 8);
3527 interrupt_cntl = RREG32(INTERRUPT_CNTL);
3528 /* IH_DUMMY_RD_OVERRIDE=0 - dummy read disabled with msi, enabled without msi
3529 * IH_DUMMY_RD_OVERRIDE=1 - dummy read controlled by IH_DUMMY_RD_EN
3530 */
3531 interrupt_cntl &= ~IH_DUMMY_RD_OVERRIDE;
3532 /* IH_REQ_NONSNOOP_EN=1 if ring is in non-cacheable memory, e.g., vram */
3533 interrupt_cntl &= ~IH_REQ_NONSNOOP_EN;
3534 WREG32(INTERRUPT_CNTL, interrupt_cntl);
3535
3536 WREG32(IH_RB_BASE, rdev->ih.gpu_addr >> 8);
3537 rb_bufsz = drm_order(rdev->ih.ring_size / 4);
3538
3539 ih_rb_cntl = (IH_WPTR_OVERFLOW_ENABLE |
3540 IH_WPTR_OVERFLOW_CLEAR |
3541 (rb_bufsz << 1));
3542
3543 if (rdev->wb.enabled)
3544 ih_rb_cntl |= IH_WPTR_WRITEBACK_ENABLE;
3545
3546 /* set the writeback address whether it's enabled or not */
3547 WREG32(IH_RB_WPTR_ADDR_LO, (rdev->wb.gpu_addr + R600_WB_IH_WPTR_OFFSET) & 0xFFFFFFFC);
3548 WREG32(IH_RB_WPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + R600_WB_IH_WPTR_OFFSET) & 0xFF);
3549
3550 WREG32(IH_RB_CNTL, ih_rb_cntl);
3551
3552 /* set rptr, wptr to 0 */
3553 WREG32(IH_RB_RPTR, 0);
3554 WREG32(IH_RB_WPTR, 0);
3555
3556 /* Default settings for IH_CNTL (disabled at first) */
3557 ih_cntl = MC_WRREQ_CREDIT(0x10) | MC_WR_CLEAN_CNT(0x10) | MC_VMID(0);
3558 /* RPTR_REARM only works if msi's are enabled */
3559 if (rdev->msi_enabled)
3560 ih_cntl |= RPTR_REARM;
3561 WREG32(IH_CNTL, ih_cntl);
3562
3563 /* force the active interrupt state to all disabled */
3564 si_disable_interrupt_state(rdev);
3565
2099810f
DA		 3566 pci_set_master(rdev->pdev);
3567
25a857fb
AD		 3568 /* enable irqs */
3569 si_enable_interrupts(rdev);
3570
3571 return ret;
3572}
3573
3574int si_irq_set(struct radeon_device *rdev)
3575{
3576 u32 cp_int_cntl = CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE;
3577 u32 cp_int_cntl1 = 0, cp_int_cntl2 = 0;
3578 u32 crtc1 = 0, crtc2 = 0, crtc3 = 0, crtc4 = 0, crtc5 = 0, crtc6 = 0;
3579 u32 hpd1, hpd2, hpd3, hpd4, hpd5, hpd6;
3580 u32 grbm_int_cntl = 0;
3581 u32 grph1 = 0, grph2 = 0, grph3 = 0, grph4 = 0, grph5 = 0, grph6 = 0;
8c5fd7ef 3582 u32 dma_cntl, dma_cntl1;
25a857fb
AD		 3583
3584 if (!rdev->irq.installed) {
3585 WARN(1, "Can't enable IRQ/MSI because no handler is installed\n");
3586 return -EINVAL;
3587 }
3588 /* don't enable anything if the ih is disabled */
3589 if (!rdev->ih.enabled) {
3590 si_disable_interrupts(rdev);
3591 /* force the active interrupt state to all disabled */
3592 si_disable_interrupt_state(rdev);
3593 return 0;
3594 }
3595
3596 hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~DC_HPDx_INT_EN;
3597 hpd2 = RREG32(DC_HPD2_INT_CONTROL) & ~DC_HPDx_INT_EN;
3598 hpd3 = RREG32(DC_HPD3_INT_CONTROL) & ~DC_HPDx_INT_EN;
3599 hpd4 = RREG32(DC_HPD4_INT_CONTROL) & ~DC_HPDx_INT_EN;
3600 hpd5 = RREG32(DC_HPD5_INT_CONTROL) & ~DC_HPDx_INT_EN;
3601 hpd6 = RREG32(DC_HPD6_INT_CONTROL) & ~DC_HPDx_INT_EN;
3602
8c5fd7ef
AD		 3603 dma_cntl = RREG32(DMA_CNTL + DMA0_REGISTER_OFFSET) & ~TRAP_ENABLE;
3604 dma_cntl1 = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET) & ~TRAP_ENABLE;
3605
25a857fb 3606 /* enable CP interrupts on all rings */
736fc37f 3607 if (atomic_read(&rdev->irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) {
25a857fb
AD		 3608 DRM_DEBUG("si_irq_set: sw int gfx\n");
3609 cp_int_cntl |= TIME_STAMP_INT_ENABLE;
3610 }
736fc37f 3611 if (atomic_read(&rdev->irq.ring_int[CAYMAN_RING_TYPE_CP1_INDEX])) {
25a857fb
AD		 3612 DRM_DEBUG("si_irq_set: sw int cp1\n");
3613 cp_int_cntl1 |= TIME_STAMP_INT_ENABLE;
3614 }
736fc37f 3615 if (atomic_read(&rdev->irq.ring_int[CAYMAN_RING_TYPE_CP2_INDEX])) {
25a857fb
AD		 3616 DRM_DEBUG("si_irq_set: sw int cp2\n");
3617 cp_int_cntl2 |= TIME_STAMP_INT_ENABLE;
3618 }
8c5fd7ef
AD		 3619 if (atomic_read(&rdev->irq.ring_int[R600_RING_TYPE_DMA_INDEX])) {
3620 DRM_DEBUG("si_irq_set: sw int dma\n");
3621 dma_cntl |= TRAP_ENABLE;
3622 }
3623
3624 if (atomic_read(&rdev->irq.ring_int[CAYMAN_RING_TYPE_DMA1_INDEX])) {
3625 DRM_DEBUG("si_irq_set: sw int dma1\n");
3626 dma_cntl1 |= TRAP_ENABLE;
3627 }
25a857fb 3628 if (rdev->irq.crtc_vblank_int[0] ||
736fc37f 3629 atomic_read(&rdev->irq.pflip[0])) {
25a857fb
AD		 3630 DRM_DEBUG("si_irq_set: vblank 0\n");
3631 crtc1 |= VBLANK_INT_MASK;
3632 }
3633 if (rdev->irq.crtc_vblank_int[1] ||
736fc37f 3634 atomic_read(&rdev->irq.pflip[1])) {
25a857fb
AD		 3635 DRM_DEBUG("si_irq_set: vblank 1\n");
3636 crtc2 |= VBLANK_INT_MASK;
3637 }
3638 if (rdev->irq.crtc_vblank_int[2] ||
736fc37f 3639 atomic_read(&rdev->irq.pflip[2])) {
25a857fb
AD		 3640 DRM_DEBUG("si_irq_set: vblank 2\n");
3641 crtc3 |= VBLANK_INT_MASK;
3642 }
3643 if (rdev->irq.crtc_vblank_int[3] ||
736fc37f 3644 atomic_read(&rdev->irq.pflip[3])) {
25a857fb
AD		 3645 DRM_DEBUG("si_irq_set: vblank 3\n");
3646 crtc4 |= VBLANK_INT_MASK;
3647 }
3648 if (rdev->irq.crtc_vblank_int[4] ||
736fc37f 3649 atomic_read(&rdev->irq.pflip[4])) {
25a857fb
AD		 3650 DRM_DEBUG("si_irq_set: vblank 4\n");
3651 crtc5 |= VBLANK_INT_MASK;
3652 }
3653 if (rdev->irq.crtc_vblank_int[5] ||
736fc37f 3654 atomic_read(&rdev->irq.pflip[5])) {
25a857fb
AD		 3655 DRM_DEBUG("si_irq_set: vblank 5\n");
3656 crtc6 |= VBLANK_INT_MASK;
3657 }
3658 if (rdev->irq.hpd[0]) {
3659 DRM_DEBUG("si_irq_set: hpd 1\n");
3660 hpd1 |= DC_HPDx_INT_EN;
3661 }
3662 if (rdev->irq.hpd[1]) {
3663 DRM_DEBUG("si_irq_set: hpd 2\n");
3664 hpd2 |= DC_HPDx_INT_EN;
3665 }
3666 if (rdev->irq.hpd[2]) {
3667 DRM_DEBUG("si_irq_set: hpd 3\n");
3668 hpd3 |= DC_HPDx_INT_EN;
3669 }
3670 if (rdev->irq.hpd[3]) {
3671 DRM_DEBUG("si_irq_set: hpd 4\n");
3672 hpd4 |= DC_HPDx_INT_EN;
3673 }
3674 if (rdev->irq.hpd[4]) {
3675 DRM_DEBUG("si_irq_set: hpd 5\n");
3676 hpd5 |= DC_HPDx_INT_EN;
3677 }
3678 if (rdev->irq.hpd[5]) {
3679 DRM_DEBUG("si_irq_set: hpd 6\n");
3680 hpd6 |= DC_HPDx_INT_EN;
3681 }
25a857fb
AD		 3682
3683 WREG32(CP_INT_CNTL_RING0, cp_int_cntl);
3684 WREG32(CP_INT_CNTL_RING1, cp_int_cntl1);
3685 WREG32(CP_INT_CNTL_RING2, cp_int_cntl2);
3686
8c5fd7ef
AD		 3687 WREG32(DMA_CNTL + DMA0_REGISTER_OFFSET, dma_cntl);
3688 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, dma_cntl1);
3689
25a857fb
AD		 3690 WREG32(GRBM_INT_CNTL, grbm_int_cntl);
3691
3692 WREG32(INT_MASK + EVERGREEN_CRTC0_REGISTER_OFFSET, crtc1);
3693 WREG32(INT_MASK + EVERGREEN_CRTC1_REGISTER_OFFSET, crtc2);
3694 if (rdev->num_crtc >= 4) {
3695 WREG32(INT_MASK + EVERGREEN_CRTC2_REGISTER_OFFSET, crtc3);
3696 WREG32(INT_MASK + EVERGREEN_CRTC3_REGISTER_OFFSET, crtc4);
3697 }
3698 if (rdev->num_crtc >= 6) {
3699 WREG32(INT_MASK + EVERGREEN_CRTC4_REGISTER_OFFSET, crtc5);
3700 WREG32(INT_MASK + EVERGREEN_CRTC5_REGISTER_OFFSET, crtc6);
3701 }
3702
3703 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET, grph1);
3704 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET, grph2);
3705 if (rdev->num_crtc >= 4) {
3706 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET, grph3);
3707 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET, grph4);
3708 }
3709 if (rdev->num_crtc >= 6) {
3710 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET, grph5);
3711 WREG32(GRPH_INT_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET, grph6);
3712 }
3713
3714 WREG32(DC_HPD1_INT_CONTROL, hpd1);
3715 WREG32(DC_HPD2_INT_CONTROL, hpd2);
3716 WREG32(DC_HPD3_INT_CONTROL, hpd3);
3717 WREG32(DC_HPD4_INT_CONTROL, hpd4);
3718 WREG32(DC_HPD5_INT_CONTROL, hpd5);
3719 WREG32(DC_HPD6_INT_CONTROL, hpd6);
3720
3721 return 0;
3722}
3723
3724static inline void si_irq_ack(struct radeon_device *rdev)
3725{
3726 u32 tmp;
3727
3728 rdev->irq.stat_regs.evergreen.disp_int = RREG32(DISP_INTERRUPT_STATUS);
3729 rdev->irq.stat_regs.evergreen.disp_int_cont = RREG32(DISP_INTERRUPT_STATUS_CONTINUE);
3730 rdev->irq.stat_regs.evergreen.disp_int_cont2 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE2);
3731 rdev->irq.stat_regs.evergreen.disp_int_cont3 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE3);
3732 rdev->irq.stat_regs.evergreen.disp_int_cont4 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE4);
3733 rdev->irq.stat_regs.evergreen.disp_int_cont5 = RREG32(DISP_INTERRUPT_STATUS_CONTINUE5);
3734 rdev->irq.stat_regs.evergreen.d1grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET);
3735 rdev->irq.stat_regs.evergreen.d2grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET);
3736 if (rdev->num_crtc >= 4) {
3737 rdev->irq.stat_regs.evergreen.d3grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET);
3738 rdev->irq.stat_regs.evergreen.d4grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET);
3739 }
3740 if (rdev->num_crtc >= 6) {
3741 rdev->irq.stat_regs.evergreen.d5grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET);
3742 rdev->irq.stat_regs.evergreen.d6grph_int = RREG32(GRPH_INT_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET);
3743 }
3744
3745 if (rdev->irq.stat_regs.evergreen.d1grph_int & GRPH_PFLIP_INT_OCCURRED)
3746 WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);
3747 if (rdev->irq.stat_regs.evergreen.d2grph_int & GRPH_PFLIP_INT_OCCURRED)
3748 WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);
3749 if (rdev->irq.stat_regs.evergreen.disp_int & LB_D1_VBLANK_INTERRUPT)
3750 WREG32(VBLANK_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, VBLANK_ACK);
3751 if (rdev->irq.stat_regs.evergreen.disp_int & LB_D1_VLINE_INTERRUPT)
3752 WREG32(VLINE_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET, VLINE_ACK);
3753 if (rdev->irq.stat_regs.evergreen.disp_int_cont & LB_D2_VBLANK_INTERRUPT)
3754 WREG32(VBLANK_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, VBLANK_ACK);
3755 if (rdev->irq.stat_regs.evergreen.disp_int_cont & LB_D2_VLINE_INTERRUPT)
3756 WREG32(VLINE_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET, VLINE_ACK);
3757
3758 if (rdev->num_crtc >= 4) {
3759 if (rdev->irq.stat_regs.evergreen.d3grph_int & GRPH_PFLIP_INT_OCCURRED)
3760 WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);
3761 if (rdev->irq.stat_regs.evergreen.d4grph_int & GRPH_PFLIP_INT_OCCURRED)
3762 WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);
3763 if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & LB_D3_VBLANK_INTERRUPT)
3764 WREG32(VBLANK_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, VBLANK_ACK);
3765 if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & LB_D3_VLINE_INTERRUPT)
3766 WREG32(VLINE_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET, VLINE_ACK);
3767 if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & LB_D4_VBLANK_INTERRUPT)
3768 WREG32(VBLANK_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, VBLANK_ACK);
3769 if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & LB_D4_VLINE_INTERRUPT)
3770 WREG32(VLINE_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET, VLINE_ACK);
3771 }
3772
3773 if (rdev->num_crtc >= 6) {
3774 if (rdev->irq.stat_regs.evergreen.d5grph_int & GRPH_PFLIP_INT_OCCURRED)
3775 WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);
3776 if (rdev->irq.stat_regs.evergreen.d6grph_int & GRPH_PFLIP_INT_OCCURRED)
3777 WREG32(GRPH_INT_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, GRPH_PFLIP_INT_CLEAR);
3778 if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & LB_D5_VBLANK_INTERRUPT)
3779 WREG32(VBLANK_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, VBLANK_ACK);
3780 if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & LB_D5_VLINE_INTERRUPT)
3781 WREG32(VLINE_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET, VLINE_ACK);
3782 if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & LB_D6_VBLANK_INTERRUPT)
3783 WREG32(VBLANK_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, VBLANK_ACK);
3784 if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & LB_D6_VLINE_INTERRUPT)
3785 WREG32(VLINE_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET, VLINE_ACK);
3786 }
3787
3788 if (rdev->irq.stat_regs.evergreen.disp_int & DC_HPD1_INTERRUPT) {
3789 tmp = RREG32(DC_HPD1_INT_CONTROL);
3790 tmp |= DC_HPDx_INT_ACK;
3791 WREG32(DC_HPD1_INT_CONTROL, tmp);
3792 }
3793 if (rdev->irq.stat_regs.evergreen.disp_int_cont & DC_HPD2_INTERRUPT) {
3794 tmp = RREG32(DC_HPD2_INT_CONTROL);
3795 tmp |= DC_HPDx_INT_ACK;
3796 WREG32(DC_HPD2_INT_CONTROL, tmp);
3797 }
3798 if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & DC_HPD3_INTERRUPT) {
3799 tmp = RREG32(DC_HPD3_INT_CONTROL);
3800 tmp |= DC_HPDx_INT_ACK;
3801 WREG32(DC_HPD3_INT_CONTROL, tmp);
3802 }
3803 if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & DC_HPD4_INTERRUPT) {
3804 tmp = RREG32(DC_HPD4_INT_CONTROL);
3805 tmp |= DC_HPDx_INT_ACK;
3806 WREG32(DC_HPD4_INT_CONTROL, tmp);
3807 }
3808 if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & DC_HPD5_INTERRUPT) {
3809 tmp = RREG32(DC_HPD5_INT_CONTROL);
3810 tmp |= DC_HPDx_INT_ACK;
3811 WREG32(DC_HPD5_INT_CONTROL, tmp);
3812 }
3813 if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & DC_HPD6_INTERRUPT) {
3814 tmp = RREG32(DC_HPD5_INT_CONTROL);
3815 tmp |= DC_HPDx_INT_ACK;
3816 WREG32(DC_HPD6_INT_CONTROL, tmp);
3817 }
3818}
3819
3820static void si_irq_disable(struct radeon_device *rdev)
3821{
3822 si_disable_interrupts(rdev);
3823 /* Wait and acknowledge irq */
3824 mdelay(1);
3825 si_irq_ack(rdev);
3826 si_disable_interrupt_state(rdev);
3827}
3828
3829static void si_irq_suspend(struct radeon_device *rdev)
3830{
3831 si_irq_disable(rdev);
3832 si_rlc_stop(rdev);
3833}
3834
9b136d51
AD		 3835static void si_irq_fini(struct radeon_device *rdev)
3836{
3837 si_irq_suspend(rdev);
3838 r600_ih_ring_fini(rdev);
3839}
3840
25a857fb
AD		 3841static inline u32 si_get_ih_wptr(struct radeon_device *rdev)
3842{
3843 u32 wptr, tmp;
3844
3845 if (rdev->wb.enabled)
3846 wptr = le32_to_cpu(rdev->wb.wb[R600_WB_IH_WPTR_OFFSET/4]);
3847 else
3848 wptr = RREG32(IH_RB_WPTR);
3849
3850 if (wptr & RB_OVERFLOW) {
3851 /* When a ring buffer overflow happen start parsing interrupt
3852 * from the last not overwritten vector (wptr + 16). Hopefully
3853 * this should allow us to catchup.
3854 */
3855 dev_warn(rdev->dev, "IH ring buffer overflow (0x%08X, %d, %d)\n",
3856 wptr, rdev->ih.rptr, (wptr + 16) + rdev->ih.ptr_mask);
3857 rdev->ih.rptr = (wptr + 16) & rdev->ih.ptr_mask;
3858 tmp = RREG32(IH_RB_CNTL);
3859 tmp |= IH_WPTR_OVERFLOW_CLEAR;
3860 WREG32(IH_RB_CNTL, tmp);
3861 }
3862 return (wptr & rdev->ih.ptr_mask);
3863}
3864
3865/* SI IV Ring
3866 * Each IV ring entry is 128 bits:
3867 * [7:0] - interrupt source id
3868 * [31:8] - reserved
3869 * [59:32] - interrupt source data
3870 * [63:60] - reserved
3871 * [71:64] - RINGID
3872 * [79:72] - VMID
3873 * [127:80] - reserved
3874 */
3875int si_irq_process(struct radeon_device *rdev)
3876{
3877 u32 wptr;
3878 u32 rptr;
3879 u32 src_id, src_data, ring_id;
3880 u32 ring_index;
25a857fb
AD		 3881 bool queue_hotplug = false;
3882
3883 if (!rdev->ih.enabled || rdev->shutdown)
3884 return IRQ_NONE;
3885
3886 wptr = si_get_ih_wptr(rdev);
c20dc369
CK		 3887
3888restart_ih:
3889 /* is somebody else already processing irqs? */
3890 if (atomic_xchg(&rdev->ih.lock, 1))
3891 return IRQ_NONE;
3892
25a857fb
AD		 3893 rptr = rdev->ih.rptr;
3894 DRM_DEBUG("si_irq_process start: rptr %d, wptr %d\n", rptr, wptr);
3895
25a857fb
AD		 3896 /* Order reading of wptr vs. reading of IH ring data */
3897 rmb();
3898
3899 /* display interrupts */
3900 si_irq_ack(rdev);
3901
25a857fb
AD		 3902 while (rptr != wptr) {
3903 /* wptr/rptr are in bytes! */
3904 ring_index = rptr / 4;
3905 src_id = le32_to_cpu(rdev->ih.ring[ring_index]) & 0xff;
3906 src_data = le32_to_cpu(rdev->ih.ring[ring_index + 1]) & 0xfffffff;
3907 ring_id = le32_to_cpu(rdev->ih.ring[ring_index + 2]) & 0xff;
3908
3909 switch (src_id) {
3910 case 1: /* D1 vblank/vline */
3911 switch (src_data) {
3912 case 0: /* D1 vblank */
3913 if (rdev->irq.stat_regs.evergreen.disp_int & LB_D1_VBLANK_INTERRUPT) {
3914 if (rdev->irq.crtc_vblank_int[0]) {
3915 drm_handle_vblank(rdev->ddev, 0);
3916 rdev->pm.vblank_sync = true;
3917 wake_up(&rdev->irq.vblank_queue);
3918 }
736fc37f 3919 if (atomic_read(&rdev->irq.pflip[0]))
25a857fb
AD		 3920 radeon_crtc_handle_flip(rdev, 0);
3921 rdev->irq.stat_regs.evergreen.disp_int &= ~LB_D1_VBLANK_INTERRUPT;
3922 DRM_DEBUG("IH: D1 vblank\n");
3923 }
3924 break;
3925 case 1: /* D1 vline */
3926 if (rdev->irq.stat_regs.evergreen.disp_int & LB_D1_VLINE_INTERRUPT) {
3927 rdev->irq.stat_regs.evergreen.disp_int &= ~LB_D1_VLINE_INTERRUPT;
3928 DRM_DEBUG("IH: D1 vline\n");
3929 }
3930 break;
3931 default:
3932 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data);
3933 break;
3934 }
3935 break;
3936 case 2: /* D2 vblank/vline */
3937 switch (src_data) {
3938 case 0: /* D2 vblank */
3939 if (rdev->irq.stat_regs.evergreen.disp_int_cont & LB_D2_VBLANK_INTERRUPT) {
3940 if (rdev->irq.crtc_vblank_int[1]) {
3941 drm_handle_vblank(rdev->ddev, 1);
3942 rdev->pm.vblank_sync = true;
3943 wake_up(&rdev->irq.vblank_queue);
3944 }
736fc37f 3945 if (atomic_read(&rdev->irq.pflip[1]))
25a857fb
AD		 3946 radeon_crtc_handle_flip(rdev, 1);
3947 rdev->irq.stat_regs.evergreen.disp_int_cont &= ~LB_D2_VBLANK_INTERRUPT;
3948 DRM_DEBUG("IH: D2 vblank\n");
3949 }
3950 break;
3951 case 1: /* D2 vline */
3952 if (rdev->irq.stat_regs.evergreen.disp_int_cont & LB_D2_VLINE_INTERRUPT) {
3953 rdev->irq.stat_regs.evergreen.disp_int_cont &= ~LB_D2_VLINE_INTERRUPT;
3954 DRM_DEBUG("IH: D2 vline\n");
3955 }
3956 break;
3957 default:
3958 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data);
3959 break;
3960 }
3961 break;
3962 case 3: /* D3 vblank/vline */
3963 switch (src_data) {
3964 case 0: /* D3 vblank */
3965 if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & LB_D3_VBLANK_INTERRUPT) {
3966 if (rdev->irq.crtc_vblank_int[2]) {
3967 drm_handle_vblank(rdev->ddev, 2);
3968 rdev->pm.vblank_sync = true;
3969 wake_up(&rdev->irq.vblank_queue);
3970 }
736fc37f 3971 if (atomic_read(&rdev->irq.pflip[2]))
25a857fb
AD		 3972 radeon_crtc_handle_flip(rdev, 2);
3973 rdev->irq.stat_regs.evergreen.disp_int_cont2 &= ~LB_D3_VBLANK_INTERRUPT;
3974 DRM_DEBUG("IH: D3 vblank\n");
3975 }
3976 break;
3977 case 1: /* D3 vline */
3978 if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & LB_D3_VLINE_INTERRUPT) {
3979 rdev->irq.stat_regs.evergreen.disp_int_cont2 &= ~LB_D3_VLINE_INTERRUPT;
3980 DRM_DEBUG("IH: D3 vline\n");
3981 }
3982 break;
3983 default:
3984 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data);
3985 break;
3986 }
3987 break;
3988 case 4: /* D4 vblank/vline */
3989 switch (src_data) {
3990 case 0: /* D4 vblank */
3991 if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & LB_D4_VBLANK_INTERRUPT) {
3992 if (rdev->irq.crtc_vblank_int[3]) {
3993 drm_handle_vblank(rdev->ddev, 3);
3994 rdev->pm.vblank_sync = true;
3995 wake_up(&rdev->irq.vblank_queue);
3996 }
736fc37f 3997 if (atomic_read(&rdev->irq.pflip[3]))
25a857fb
AD		 3998 radeon_crtc_handle_flip(rdev, 3);
3999 rdev->irq.stat_regs.evergreen.disp_int_cont3 &= ~LB_D4_VBLANK_INTERRUPT;
4000 DRM_DEBUG("IH: D4 vblank\n");
4001 }
4002 break;
4003 case 1: /* D4 vline */
4004 if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & LB_D4_VLINE_INTERRUPT) {
4005 rdev->irq.stat_regs.evergreen.disp_int_cont3 &= ~LB_D4_VLINE_INTERRUPT;
4006 DRM_DEBUG("IH: D4 vline\n");
4007 }
4008 break;
4009 default:
4010 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data);
4011 break;
4012 }
4013 break;
4014 case 5: /* D5 vblank/vline */
4015 switch (src_data) {
4016 case 0: /* D5 vblank */
4017 if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & LB_D5_VBLANK_INTERRUPT) {
4018 if (rdev->irq.crtc_vblank_int[4]) {
4019 drm_handle_vblank(rdev->ddev, 4);
4020 rdev->pm.vblank_sync = true;
4021 wake_up(&rdev->irq.vblank_queue);
4022 }
736fc37f 4023 if (atomic_read(&rdev->irq.pflip[4]))
25a857fb
AD		 4024 radeon_crtc_handle_flip(rdev, 4);
4025 rdev->irq.stat_regs.evergreen.disp_int_cont4 &= ~LB_D5_VBLANK_INTERRUPT;
4026 DRM_DEBUG("IH: D5 vblank\n");
4027 }
4028 break;
4029 case 1: /* D5 vline */
4030 if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & LB_D5_VLINE_INTERRUPT) {
4031 rdev->irq.stat_regs.evergreen.disp_int_cont4 &= ~LB_D5_VLINE_INTERRUPT;
4032 DRM_DEBUG("IH: D5 vline\n");
4033 }
4034 break;
4035 default:
4036 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data);
4037 break;
4038 }
4039 break;
4040 case 6: /* D6 vblank/vline */
4041 switch (src_data) {
4042 case 0: /* D6 vblank */
4043 if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & LB_D6_VBLANK_INTERRUPT) {
4044 if (rdev->irq.crtc_vblank_int[5]) {
4045 drm_handle_vblank(rdev->ddev, 5);
4046 rdev->pm.vblank_sync = true;
4047 wake_up(&rdev->irq.vblank_queue);
4048 }
736fc37f 4049 if (atomic_read(&rdev->irq.pflip[5]))
25a857fb
AD		 4050 radeon_crtc_handle_flip(rdev, 5);
4051 rdev->irq.stat_regs.evergreen.disp_int_cont5 &= ~LB_D6_VBLANK_INTERRUPT;
4052 DRM_DEBUG("IH: D6 vblank\n");
4053 }
4054 break;
4055 case 1: /* D6 vline */
4056 if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & LB_D6_VLINE_INTERRUPT) {
4057 rdev->irq.stat_regs.evergreen.disp_int_cont5 &= ~LB_D6_VLINE_INTERRUPT;
4058 DRM_DEBUG("IH: D6 vline\n");
4059 }
4060 break;
4061 default:
4062 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data);
4063 break;
4064 }
4065 break;
4066 case 42: /* HPD hotplug */
4067 switch (src_data) {
4068 case 0:
4069 if (rdev->irq.stat_regs.evergreen.disp_int & DC_HPD1_INTERRUPT) {
4070 rdev->irq.stat_regs.evergreen.disp_int &= ~DC_HPD1_INTERRUPT;
4071 queue_hotplug = true;
4072 DRM_DEBUG("IH: HPD1\n");
4073 }
4074 break;
4075 case 1:
4076 if (rdev->irq.stat_regs.evergreen.disp_int_cont & DC_HPD2_INTERRUPT) {
4077 rdev->irq.stat_regs.evergreen.disp_int_cont &= ~DC_HPD2_INTERRUPT;
4078 queue_hotplug = true;
4079 DRM_DEBUG("IH: HPD2\n");
4080 }
4081 break;
4082 case 2:
4083 if (rdev->irq.stat_regs.evergreen.disp_int_cont2 & DC_HPD3_INTERRUPT) {
4084 rdev->irq.stat_regs.evergreen.disp_int_cont2 &= ~DC_HPD3_INTERRUPT;
4085 queue_hotplug = true;
4086 DRM_DEBUG("IH: HPD3\n");
4087 }
4088 break;
4089 case 3:
4090 if (rdev->irq.stat_regs.evergreen.disp_int_cont3 & DC_HPD4_INTERRUPT) {
4091 rdev->irq.stat_regs.evergreen.disp_int_cont3 &= ~DC_HPD4_INTERRUPT;
4092 queue_hotplug = true;
4093 DRM_DEBUG("IH: HPD4\n");
4094 }
4095 break;
4096 case 4:
4097 if (rdev->irq.stat_regs.evergreen.disp_int_cont4 & DC_HPD5_INTERRUPT) {
4098 rdev->irq.stat_regs.evergreen.disp_int_cont4 &= ~DC_HPD5_INTERRUPT;
4099 queue_hotplug = true;
4100 DRM_DEBUG("IH: HPD5\n");
4101 }
4102 break;
4103 case 5:
4104 if (rdev->irq.stat_regs.evergreen.disp_int_cont5 & DC_HPD6_INTERRUPT) {
4105 rdev->irq.stat_regs.evergreen.disp_int_cont5 &= ~DC_HPD6_INTERRUPT;
4106 queue_hotplug = true;
4107 DRM_DEBUG("IH: HPD6\n");
4108 }
4109 break;
4110 default:
4111 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data);
4112 break;
4113 }
4114 break;
ae133a11
CK		 4115 case 146:
4116 case 147:
4117 dev_err(rdev->dev, "GPU fault detected: %d 0x%08x\n", src_id, src_data);
4118 dev_err(rdev->dev, " VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x%08X\n",
4119 RREG32(VM_CONTEXT1_PROTECTION_FAULT_ADDR));
4120 dev_err(rdev->dev, " VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n",
4121 RREG32(VM_CONTEXT1_PROTECTION_FAULT_STATUS));
4122 /* reset addr and status */
4123 WREG32_P(VM_CONTEXT1_CNTL2, 1, ~1);
4124 break;
25a857fb
AD		 4125 case 176: /* RINGID0 CP_INT */
4126 radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);
4127 break;
4128 case 177: /* RINGID1 CP_INT */
4129 radeon_fence_process(rdev, CAYMAN_RING_TYPE_CP1_INDEX);
4130 break;
4131 case 178: /* RINGID2 CP_INT */
4132 radeon_fence_process(rdev, CAYMAN_RING_TYPE_CP2_INDEX);
4133 break;
4134 case 181: /* CP EOP event */
4135 DRM_DEBUG("IH: CP EOP\n");
4136 switch (ring_id) {
4137 case 0:
4138 radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);
4139 break;
4140 case 1:
4141 radeon_fence_process(rdev, CAYMAN_RING_TYPE_CP1_INDEX);
4142 break;
4143 case 2:
4144 radeon_fence_process(rdev, CAYMAN_RING_TYPE_CP2_INDEX);
4145 break;
4146 }
4147 break;
8c5fd7ef
AD		 4148 case 224: /* DMA trap event */
4149 DRM_DEBUG("IH: DMA trap\n");
4150 radeon_fence_process(rdev, R600_RING_TYPE_DMA_INDEX);
4151 break;
25a857fb
AD		 4152 case 233: /* GUI IDLE */
4153 DRM_DEBUG("IH: GUI idle\n");
25a857fb 4154 break;
8c5fd7ef
AD		 4155 case 244: /* DMA trap event */
4156 DRM_DEBUG("IH: DMA1 trap\n");
4157 radeon_fence_process(rdev, CAYMAN_RING_TYPE_DMA1_INDEX);
4158 break;
25a857fb
AD		 4159 default:
4160 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id, src_data);
4161 break;
4162 }
4163
4164 /* wptr/rptr are in bytes! */
4165 rptr += 16;
4166 rptr &= rdev->ih.ptr_mask;
4167 }
25a857fb
AD		 4168 if (queue_hotplug)
4169 schedule_work(&rdev->hotplug_work);
4170 rdev->ih.rptr = rptr;
4171 WREG32(IH_RB_RPTR, rdev->ih.rptr);
c20dc369
CK		 4172 atomic_set(&rdev->ih.lock, 0);
4173
4174 /* make sure wptr hasn't changed while processing */
4175 wptr = si_get_ih_wptr(rdev);
4176 if (wptr != rptr)
4177 goto restart_ih;
4178
25a857fb
AD		 4179 return IRQ_HANDLED;
4180}
4181
8c5fd7ef
AD		 4182/**
4183 * si_copy_dma - copy pages using the DMA engine
4184 *
4185 * @rdev: radeon_device pointer
4186 * @src_offset: src GPU address
4187 * @dst_offset: dst GPU address
4188 * @num_gpu_pages: number of GPU pages to xfer
4189 * @fence: radeon fence object
4190 *
4191 * Copy GPU paging using the DMA engine (SI).
4192 * Used by the radeon ttm implementation to move pages if
4193 * registered as the asic copy callback.
4194 */
4195int si_copy_dma(struct radeon_device *rdev,
4196 uint64_t src_offset, uint64_t dst_offset,
4197 unsigned num_gpu_pages,
4198 struct radeon_fence **fence)
4199{
4200 struct radeon_semaphore *sem = NULL;
4201 int ring_index = rdev->asic->copy.dma_ring_index;
4202 struct radeon_ring *ring = &rdev->ring[ring_index];
4203 u32 size_in_bytes, cur_size_in_bytes;
4204 int i, num_loops;
4205 int r = 0;
4206
4207 r = radeon_semaphore_create(rdev, &sem);
4208 if (r) {
4209 DRM_ERROR("radeon: moving bo (%d).\n", r);
4210 return r;
4211 }
4212
4213 size_in_bytes = (num_gpu_pages << RADEON_GPU_PAGE_SHIFT);
4214 num_loops = DIV_ROUND_UP(size_in_bytes, 0xfffff);
4215 r = radeon_ring_lock(rdev, ring, num_loops * 5 + 11);
4216 if (r) {
4217 DRM_ERROR("radeon: moving bo (%d).\n", r);
4218 radeon_semaphore_free(rdev, &sem, NULL);
4219 return r;
4220 }
4221
4222 if (radeon_fence_need_sync(*fence, ring->idx)) {
4223 radeon_semaphore_sync_rings(rdev, sem, (*fence)->ring,
4224 ring->idx);
4225 radeon_fence_note_sync(*fence, ring->idx);
4226 } else {
4227 radeon_semaphore_free(rdev, &sem, NULL);
4228 }
4229
4230 for (i = 0; i < num_loops; i++) {
4231 cur_size_in_bytes = size_in_bytes;
4232 if (cur_size_in_bytes > 0xFFFFF)
4233 cur_size_in_bytes = 0xFFFFF;
4234 size_in_bytes -= cur_size_in_bytes;
4235 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_COPY, 1, 0, 0, cur_size_in_bytes));
4236 radeon_ring_write(ring, dst_offset & 0xffffffff);
4237 radeon_ring_write(ring, src_offset & 0xffffffff);
4238 radeon_ring_write(ring, upper_32_bits(dst_offset) & 0xff);
4239 radeon_ring_write(ring, upper_32_bits(src_offset) & 0xff);
4240 src_offset += cur_size_in_bytes;
4241 dst_offset += cur_size_in_bytes;
4242 }
4243
4244 r = radeon_fence_emit(rdev, fence, ring->idx);
4245 if (r) {
4246 radeon_ring_unlock_undo(rdev, ring);
4247 return r;
4248 }
4249
4250 radeon_ring_unlock_commit(rdev, ring);
4251 radeon_semaphore_free(rdev, &sem, *fence);
4252
4253 return r;
4254}
4255
9b136d51
AD		 4256/*
4257 * startup/shutdown callbacks
4258 */
4259static int si_startup(struct radeon_device *rdev)
4260{
4261 struct radeon_ring *ring;
4262 int r;
4263
4264 if (!rdev->me_fw || !rdev->pfp_fw || !rdev->ce_fw ||
4265 !rdev->rlc_fw || !rdev->mc_fw) {
4266 r = si_init_microcode(rdev);
4267 if (r) {
4268 DRM_ERROR("Failed to load firmware!\n");
4269 return r;
4270 }
4271 }
4272
4273 r = si_mc_load_microcode(rdev);
4274 if (r) {
4275 DRM_ERROR("Failed to load MC firmware!\n");
4276 return r;
4277 }
4278
4279 r = r600_vram_scratch_init(rdev);
4280 if (r)
4281 return r;
4282
4283 si_mc_program(rdev);
4284 r = si_pcie_gart_enable(rdev);
4285 if (r)
4286 return r;
4287 si_gpu_init(rdev);
4288
9b136d51
AD		 4289 /* allocate rlc buffers */
4290 r = si_rlc_init(rdev);
4291 if (r) {
4292 DRM_ERROR("Failed to init rlc BOs!\n");
4293 return r;
4294 }
4295
4296 /* allocate wb buffer */
4297 r = radeon_wb_init(rdev);
4298 if (r)
4299 return r;
4300
4301 r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);
4302 if (r) {
4303 dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r);
4304 return r;
4305 }
4306
4307 r = radeon_fence_driver_start_ring(rdev, CAYMAN_RING_TYPE_CP1_INDEX);
4308 if (r) {
4309 dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r);
4310 return r;
4311 }
4312
4313 r = radeon_fence_driver_start_ring(rdev, CAYMAN_RING_TYPE_CP2_INDEX);
4314 if (r) {
4315 dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r);
4316 return r;
4317 }
4318
8c5fd7ef
AD		 4319 r = radeon_fence_driver_start_ring(rdev, R600_RING_TYPE_DMA_INDEX);
4320 if (r) {
4321 dev_err(rdev->dev, "failed initializing DMA fences (%d).\n", r);
4322 return r;
4323 }
4324
4325 r = radeon_fence_driver_start_ring(rdev, CAYMAN_RING_TYPE_DMA1_INDEX);
4326 if (r) {
4327 dev_err(rdev->dev, "failed initializing DMA fences (%d).\n", r);
4328 return r;
4329 }
4330
f2ba57b5
CK		 4331 r = rv770_uvd_resume(rdev);
4332 if (!r) {
4333 r = radeon_fence_driver_start_ring(rdev,
4334 R600_RING_TYPE_UVD_INDEX);
4335 if (r)
4336 dev_err(rdev->dev, "UVD fences init error (%d).\n", r);
4337 }
4338 if (r)
4339 rdev->ring[R600_RING_TYPE_UVD_INDEX].ring_size = 0;
4340
9b136d51
AD		 4341 /* Enable IRQ */
4342 r = si_irq_init(rdev);
4343 if (r) {
4344 DRM_ERROR("radeon: IH init failed (%d).\n", r);
4345 radeon_irq_kms_fini(rdev);
4346 return r;
4347 }
4348 si_irq_set(rdev);
4349
4350 ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
4351 r = radeon_ring_init(rdev, ring, ring->ring_size, RADEON_WB_CP_RPTR_OFFSET,
4352 CP_RB0_RPTR, CP_RB0_WPTR,
4353 0, 0xfffff, RADEON_CP_PACKET2);
4354 if (r)
4355 return r;
4356
4357 ring = &rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX];
4358 r = radeon_ring_init(rdev, ring, ring->ring_size, RADEON_WB_CP1_RPTR_OFFSET,
4359 CP_RB1_RPTR, CP_RB1_WPTR,
4360 0, 0xfffff, RADEON_CP_PACKET2);
4361 if (r)
4362 return r;
4363
4364 ring = &rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX];
4365 r = radeon_ring_init(rdev, ring, ring->ring_size, RADEON_WB_CP2_RPTR_OFFSET,
4366 CP_RB2_RPTR, CP_RB2_WPTR,
4367 0, 0xfffff, RADEON_CP_PACKET2);
4368 if (r)
4369 return r;
4370
8c5fd7ef
AD		 4371 ring = &rdev->ring[R600_RING_TYPE_DMA_INDEX];
4372 r = radeon_ring_init(rdev, ring, ring->ring_size, R600_WB_DMA_RPTR_OFFSET,
4373 DMA_RB_RPTR + DMA0_REGISTER_OFFSET,
4374 DMA_RB_WPTR + DMA0_REGISTER_OFFSET,
4375 2, 0x3fffc, DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0, 0));
4376 if (r)
4377 return r;
4378
4379 ring = &rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX];
4380 r = radeon_ring_init(rdev, ring, ring->ring_size, CAYMAN_WB_DMA1_RPTR_OFFSET,
4381 DMA_RB_RPTR + DMA1_REGISTER_OFFSET,
4382 DMA_RB_WPTR + DMA1_REGISTER_OFFSET,
4383 2, 0x3fffc, DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0, 0));
4384 if (r)
4385 return r;
4386
9b136d51
AD		 4387 r = si_cp_load_microcode(rdev);
4388 if (r)
4389 return r;
4390 r = si_cp_resume(rdev);
4391 if (r)
4392 return r;
4393
8c5fd7ef
AD		 4394 r = cayman_dma_resume(rdev);
4395 if (r)
4396 return r;
4397
f2ba57b5
CK		 4398 ring = &rdev->ring[R600_RING_TYPE_UVD_INDEX];
4399 if (ring->ring_size) {
4400 r = radeon_ring_init(rdev, ring, ring->ring_size,
4401 R600_WB_UVD_RPTR_OFFSET,
4402 UVD_RBC_RB_RPTR, UVD_RBC_RB_WPTR,
4403 0, 0xfffff, RADEON_CP_PACKET2);
4404 if (!r)
4405 r = r600_uvd_init(rdev);
4406 if (r)
4407 DRM_ERROR("radeon: failed initializing UVD (%d).\n", r);
4408 }
4409
2898c348
CK		 4410 r = radeon_ib_pool_init(rdev);
4411 if (r) {
4412 dev_err(rdev->dev, "IB initialization failed (%d).\n", r);
9b136d51 4413 return r;
2898c348 4414 }
9b136d51 4415
c6105f24
CK		 4416 r = radeon_vm_manager_init(rdev);
4417 if (r) {
4418 dev_err(rdev->dev, "vm manager initialization failed (%d).\n", r);
9b136d51 4419 return r;
c6105f24 4420 }
9b136d51
AD		 4421
4422 return 0;
4423}
4424
4425int si_resume(struct radeon_device *rdev)
4426{
4427 int r;
4428
4429 /* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,
4430 * posting will perform necessary task to bring back GPU into good
4431 * shape.
4432 */
4433 /* post card */
4434 atom_asic_init(rdev->mode_info.atom_context);
4435
4436 rdev->accel_working = true;
4437 r = si_startup(rdev);
4438 if (r) {
4439 DRM_ERROR("si startup failed on resume\n");
4440 rdev->accel_working = false;
4441 return r;
4442 }
4443
4444 return r;
4445
4446}
4447
4448int si_suspend(struct radeon_device *rdev)
4449{
fa3daf9a 4450 radeon_vm_manager_fini(rdev);
9b136d51 4451 si_cp_enable(rdev, false);
8c5fd7ef 4452 cayman_dma_stop(rdev);
f2ba57b5
CK		 4453 r600_uvd_rbc_stop(rdev);
4454 radeon_uvd_suspend(rdev);
9b136d51
AD		 4455 si_irq_suspend(rdev);
4456 radeon_wb_disable(rdev);
4457 si_pcie_gart_disable(rdev);
4458 return 0;
4459}
4460
4461/* Plan is to move initialization in that function and use
4462 * helper function so that radeon_device_init pretty much
4463 * do nothing more than calling asic specific function. This
4464 * should also allow to remove a bunch of callback function
4465 * like vram_info.
4466 */
4467int si_init(struct radeon_device *rdev)
4468{
4469 struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
4470 int r;
4471
9b136d51
AD		 4472 /* Read BIOS */
4473 if (!radeon_get_bios(rdev)) {
4474 if (ASIC_IS_AVIVO(rdev))
4475 return -EINVAL;
4476 }
4477 /* Must be an ATOMBIOS */
4478 if (!rdev->is_atom_bios) {
4479 dev_err(rdev->dev, "Expecting atombios for cayman GPU\n");
4480 return -EINVAL;
4481 }
4482 r = radeon_atombios_init(rdev);
4483 if (r)
4484 return r;
4485
4486 /* Post card if necessary */
4487 if (!radeon_card_posted(rdev)) {
4488 if (!rdev->bios) {
4489 dev_err(rdev->dev, "Card not posted and no BIOS - ignoring\n");
4490 return -EINVAL;
4491 }
4492 DRM_INFO("GPU not posted. posting now...\n");
4493 atom_asic_init(rdev->mode_info.atom_context);
4494 }
4495 /* Initialize scratch registers */
4496 si_scratch_init(rdev);
4497 /* Initialize surface registers */
4498 radeon_surface_init(rdev);
4499 /* Initialize clocks */
4500 radeon_get_clock_info(rdev->ddev);
4501
4502 /* Fence driver */
4503 r = radeon_fence_driver_init(rdev);
4504 if (r)
4505 return r;
4506
4507 /* initialize memory controller */
4508 r = si_mc_init(rdev);
4509 if (r)
4510 return r;
4511 /* Memory manager */
4512 r = radeon_bo_init(rdev);
4513 if (r)
4514 return r;
4515
4516 r = radeon_irq_kms_init(rdev);
4517 if (r)
4518 return r;
4519
4520 ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
4521 ring->ring_obj = NULL;
4522 r600_ring_init(rdev, ring, 1024 * 1024);
4523
4524 ring = &rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX];
4525 ring->ring_obj = NULL;
4526 r600_ring_init(rdev, ring, 1024 * 1024);
4527
4528 ring = &rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX];
4529 ring->ring_obj = NULL;
4530 r600_ring_init(rdev, ring, 1024 * 1024);
4531
8c5fd7ef
AD		 4532 ring = &rdev->ring[R600_RING_TYPE_DMA_INDEX];
4533 ring->ring_obj = NULL;
4534 r600_ring_init(rdev, ring, 64 * 1024);
4535
4536 ring = &rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX];
4537 ring->ring_obj = NULL;
4538 r600_ring_init(rdev, ring, 64 * 1024);
4539
f2ba57b5
CK		 4540 r = radeon_uvd_init(rdev);
4541 if (!r) {
4542 ring = &rdev->ring[R600_RING_TYPE_UVD_INDEX];
4543 ring->ring_obj = NULL;
4544 r600_ring_init(rdev, ring, 4096);
4545 }
4546
9b136d51
AD		 4547 rdev->ih.ring_obj = NULL;
4548 r600_ih_ring_init(rdev, 64 * 1024);
4549
4550 r = r600_pcie_gart_init(rdev);
4551 if (r)
4552 return r;
4553
9b136d51 4554 rdev->accel_working = true;
9b136d51
AD		 4555 r = si_startup(rdev);
4556 if (r) {
4557 dev_err(rdev->dev, "disabling GPU acceleration\n");
4558 si_cp_fini(rdev);
8c5fd7ef 4559 cayman_dma_fini(rdev);
9b136d51
AD		 4560 si_irq_fini(rdev);
4561 si_rlc_fini(rdev);
4562 radeon_wb_fini(rdev);
2898c348 4563 radeon_ib_pool_fini(rdev);
9b136d51
AD		 4564 radeon_vm_manager_fini(rdev);
4565 radeon_irq_kms_fini(rdev);
4566 si_pcie_gart_fini(rdev);
4567 rdev->accel_working = false;
4568 }
4569
4570 /* Don't start up if the MC ucode is missing.
4571 * The default clocks and voltages before the MC ucode
4572 * is loaded are not suffient for advanced operations.
4573 */
4574 if (!rdev->mc_fw) {
4575 DRM_ERROR("radeon: MC ucode required for NI+.\n");
4576 return -EINVAL;
4577 }
4578
4579 return 0;
4580}
4581
4582void si_fini(struct radeon_device *rdev)
4583{
9b136d51 4584 si_cp_fini(rdev);
8c5fd7ef 4585 cayman_dma_fini(rdev);
9b136d51
AD		 4586 si_irq_fini(rdev);
4587 si_rlc_fini(rdev);
4588 radeon_wb_fini(rdev);
4589 radeon_vm_manager_fini(rdev);
2898c348 4590 radeon_ib_pool_fini(rdev);
9b136d51 4591 radeon_irq_kms_fini(rdev);
f2ba57b5 4592 radeon_uvd_fini(rdev);
9b136d51
AD		 4593 si_pcie_gart_fini(rdev);
4594 r600_vram_scratch_fini(rdev);
4595 radeon_gem_fini(rdev);
9b136d51
AD		 4596 radeon_fence_driver_fini(rdev);
4597 radeon_bo_fini(rdev);
4598 radeon_atombios_fini(rdev);
4599 kfree(rdev->bios);
4600 rdev->bios = NULL;
4601}
4602
6759a0a7 4603/**
d0418894 4604 * si_get_gpu_clock_counter - return GPU clock counter snapshot
6759a0a7
MO		 4605 *
4606 * @rdev: radeon_device pointer
4607 *
4608 * Fetches a GPU clock counter snapshot (SI).
4609 * Returns the 64 bit clock counter snapshot.
4610 */
d0418894 4611uint64_t si_get_gpu_clock_counter(struct radeon_device *rdev)
6759a0a7
MO		 4612{
4613 uint64_t clock;
4614
4615 mutex_lock(&rdev->gpu_clock_mutex);
4616 WREG32(RLC_CAPTURE_GPU_CLOCK_COUNT, 1);
4617 clock = (uint64_t)RREG32(RLC_GPU_CLOCK_COUNT_LSB) |
4618 ((uint64_t)RREG32(RLC_GPU_CLOCK_COUNT_MSB) << 32ULL);
4619 mutex_unlock(&rdev->gpu_clock_mutex);
4620 return clock;
4621}
2539eb02
CK		 4622
4623static int si_uvd_calc_post_div(unsigned target_freq,
4624 unsigned vco_freq,
4625 unsigned *div)
4626{
4627 /* target larger than vco frequency ? */
4628 if (vco_freq < target_freq)
4629 return -1; /* forget it */
4630
4631 /* Fclk = Fvco / PDIV */
4632 *div = vco_freq / target_freq;
4633
4634 /* we alway need a frequency less than or equal the target */
4635 if ((vco_freq / *div) > target_freq)
4636 *div += 1;
4637
4638 /* dividers above 5 must be even */
4639 if (*div > 5 && *div % 2)
4640 *div += 1;
4641
4642 /* out of range ? */
4643 if (*div >= 128)
4644 return -1; /* forget it */
4645
4646 return vco_freq / *div;
4647}
4648
4649static int si_uvd_send_upll_ctlreq(struct radeon_device *rdev)
4650{
4651 unsigned i;
4652
4653 /* assert UPLL_CTLREQ */
4654 WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_CTLREQ_MASK, ~UPLL_CTLREQ_MASK);
4655
4656 /* wait for CTLACK and CTLACK2 to get asserted */
4657 for (i = 0; i < 100; ++i) {
4658 uint32_t mask = UPLL_CTLACK_MASK | UPLL_CTLACK2_MASK;
4659 if ((RREG32(CG_UPLL_FUNC_CNTL) & mask) == mask)
4660 break;
4661 mdelay(10);
4662 }
4663 if (i == 100)
4664 return -ETIMEDOUT;
4665
4666 /* deassert UPLL_CTLREQ */
4667 WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_CTLREQ_MASK);
4668
4669 return 0;
4670}
4671
4672int si_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk)
4673{
4674 /* start off with something large */
4675 int optimal_diff_score = 0x7FFFFFF;
4676 unsigned optimal_fb_div = 0, optimal_vclk_div = 0;
4677 unsigned optimal_dclk_div = 0, optimal_vco_freq = 0;
4678 unsigned vco_freq;
4679 int r;
4680
4681 /* loop through vco from low to high */
4682 for (vco_freq = 125000; vco_freq <= 250000; vco_freq += 100) {
4683 unsigned fb_div = vco_freq / rdev->clock.spll.reference_freq * 16384;
4684 int calc_clk, diff_score, diff_vclk, diff_dclk;
4685 unsigned vclk_div, dclk_div;
4686
4687 /* fb div out of range ? */
4688 if (fb_div > 0x03FFFFFF)
4689 break; /* it can oly get worse */
4690
4691 /* calc vclk with current vco freq. */
4692 calc_clk = si_uvd_calc_post_div(vclk, vco_freq, &vclk_div);
4693 if (calc_clk == -1)
4694 break; /* vco is too big, it has to stop. */
4695 diff_vclk = vclk - calc_clk;
4696
4697 /* calc dclk with current vco freq. */
4698 calc_clk = si_uvd_calc_post_div(dclk, vco_freq, &dclk_div);
4699 if (calc_clk == -1)
4700 break; /* vco is too big, it has to stop. */
4701 diff_dclk = dclk - calc_clk;
4702
4703 /* determine if this vco setting is better than current optimal settings */
4704 diff_score = abs(diff_vclk) + abs(diff_dclk);
4705 if (diff_score < optimal_diff_score) {
4706 optimal_fb_div = fb_div;
4707 optimal_vclk_div = vclk_div;
4708 optimal_dclk_div = dclk_div;
4709 optimal_vco_freq = vco_freq;
4710 optimal_diff_score = diff_score;
4711 if (optimal_diff_score == 0)
4712 break; /* it can't get better than this */
4713 }
4714 }
4715
4716 /* set RESET_ANTI_MUX to 0 */
4717 WREG32_P(CG_UPLL_FUNC_CNTL_5, 0, ~RESET_ANTI_MUX_MASK);
4718
4719 /* set VCO_MODE to 1 */
4720 WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_VCO_MODE_MASK, ~UPLL_VCO_MODE_MASK);
4721
4722 /* toggle UPLL_SLEEP to 1 then back to 0 */
4723 WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_SLEEP_MASK, ~UPLL_SLEEP_MASK);
4724 WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_SLEEP_MASK);
4725
4726 /* deassert UPLL_RESET */
4727 WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_RESET_MASK);
4728
4729 mdelay(1);
4730
4731 /* bypass vclk and dclk with bclk */
4732 WREG32_P(CG_UPLL_FUNC_CNTL_2,
4733 VCLK_SRC_SEL(1) | DCLK_SRC_SEL(1),
4734 ~(VCLK_SRC_SEL_MASK | DCLK_SRC_SEL_MASK));
4735
4736 /* put PLL in bypass mode */
4737 WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_BYPASS_EN_MASK, ~UPLL_BYPASS_EN_MASK);
4738
4739 r = si_uvd_send_upll_ctlreq(rdev);
4740 if (r)
4741 return r;
4742
4743 /* assert UPLL_RESET again */
4744 WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_RESET_MASK, ~UPLL_RESET_MASK);
4745
4746 /* disable spread spectrum. */
4747 WREG32_P(CG_UPLL_SPREAD_SPECTRUM, 0, ~SSEN_MASK);
4748
4749 /* set feedback divider */
4750 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(optimal_fb_div), ~UPLL_FB_DIV_MASK);
4751
4752 /* set ref divider to 0 */
4753 WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_REF_DIV_MASK);
4754
4755 if (optimal_vco_freq < 187500)
4756 WREG32_P(CG_UPLL_FUNC_CNTL_4, 0, ~UPLL_SPARE_ISPARE9);
4757 else
4758 WREG32_P(CG_UPLL_FUNC_CNTL_4, UPLL_SPARE_ISPARE9, ~UPLL_SPARE_ISPARE9);
4759
4760 /* set PDIV_A and PDIV_B */
4761 WREG32_P(CG_UPLL_FUNC_CNTL_2,
4762 UPLL_PDIV_A(optimal_vclk_div) | UPLL_PDIV_B(optimal_dclk_div),
4763 ~(UPLL_PDIV_A_MASK | UPLL_PDIV_B_MASK));
4764
4765 /* give the PLL some time to settle */
4766 mdelay(15);
4767
4768 /* deassert PLL_RESET */
4769 WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_RESET_MASK);
4770
4771 mdelay(15);
4772
4773 /* switch from bypass mode to normal mode */
4774 WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_BYPASS_EN_MASK);
4775
4776 r = si_uvd_send_upll_ctlreq(rdev);
4777 if (r)
4778 return r;
4779
4780 /* switch VCLK and DCLK selection */
4781 WREG32_P(CG_UPLL_FUNC_CNTL_2,
4782 VCLK_SRC_SEL(2) | DCLK_SRC_SEL(2),
4783 ~(VCLK_SRC_SEL_MASK | DCLK_SRC_SEL_MASK));
4784
4785 mdelay(100);
4786
4787 return 0;
4788}
Linux kernel - Deliverables
This page took 0.317172 seconds and 5 git commands to generate.