Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
204f47c5 BZ |
2 | * IDE DMA support (including IDE PCI BM-DMA). |
3 | * | |
59bca8cc BZ |
4 | * Copyright (C) 1995-1998 Mark Lord |
5 | * Copyright (C) 1999-2000 Andre Hedrick <andre@linux-ide.org> | |
6 | * Copyright (C) 2004, 2007 Bartlomiej Zolnierkiewicz | |
58f189fc | 7 | * |
1da177e4 | 8 | * May be copied or modified under the terms of the GNU General Public License |
204f47c5 BZ |
9 | * |
10 | * DMA is supported for all IDE devices (disk drives, cdroms, tapes, floppies). | |
1da177e4 LT |
11 | */ |
12 | ||
13 | /* | |
14 | * Special Thanks to Mark for his Six years of work. | |
1da177e4 LT |
15 | */ |
16 | ||
17 | /* | |
1da177e4 LT |
18 | * Thanks to "Christopher J. Reimer" <reimer@doe.carleton.ca> for |
19 | * fixing the problem with the BIOS on some Acer motherboards. | |
20 | * | |
21 | * Thanks to "Benoit Poulot-Cazajous" <poulot@chorus.fr> for testing | |
22 | * "TX" chipset compatibility and for providing patches for the "TX" chipset. | |
23 | * | |
24 | * Thanks to Christian Brunner <chb@muc.de> for taking a good first crack | |
25 | * at generic DMA -- his patches were referred to when preparing this code. | |
26 | * | |
27 | * Most importantly, thanks to Robert Bringman <rob@mars.trion.com> | |
28 | * for supplying a Promise UDMA board & WD UDMA drive for this work! | |
1da177e4 LT |
29 | */ |
30 | ||
1da177e4 LT |
31 | #include <linux/types.h> |
32 | #include <linux/kernel.h> | |
1da177e4 | 33 | #include <linux/ide.h> |
1da177e4 | 34 | #include <linux/scatterlist.h> |
5c05ff68 | 35 | #include <linux/dma-mapping.h> |
1da177e4 LT |
36 | |
37 | #include <asm/io.h> | |
1da177e4 | 38 | |
1da177e4 LT |
39 | static const struct drive_list_entry drive_whitelist [] = { |
40 | ||
c2d3ce8c JH |
41 | { "Micropolis 2112A" , NULL }, |
42 | { "CONNER CTMA 4000" , NULL }, | |
43 | { "CONNER CTT8000-A" , NULL }, | |
44 | { "ST34342A" , NULL }, | |
1da177e4 LT |
45 | { NULL , NULL } |
46 | }; | |
47 | ||
48 | static const struct drive_list_entry drive_blacklist [] = { | |
49 | ||
c2d3ce8c JH |
50 | { "WDC AC11000H" , NULL }, |
51 | { "WDC AC22100H" , NULL }, | |
52 | { "WDC AC32500H" , NULL }, | |
53 | { "WDC AC33100H" , NULL }, | |
54 | { "WDC AC31600H" , NULL }, | |
1da177e4 LT |
55 | { "WDC AC32100H" , "24.09P07" }, |
56 | { "WDC AC23200L" , "21.10N21" }, | |
c2d3ce8c JH |
57 | { "Compaq CRD-8241B" , NULL }, |
58 | { "CRD-8400B" , NULL }, | |
59 | { "CRD-8480B", NULL }, | |
60 | { "CRD-8482B", NULL }, | |
61 | { "CRD-84" , NULL }, | |
62 | { "SanDisk SDP3B" , NULL }, | |
63 | { "SanDisk SDP3B-64" , NULL }, | |
64 | { "SANYO CD-ROM CRD" , NULL }, | |
65 | { "HITACHI CDR-8" , NULL }, | |
66 | { "HITACHI CDR-8335" , NULL }, | |
67 | { "HITACHI CDR-8435" , NULL }, | |
68 | { "Toshiba CD-ROM XM-6202B" , NULL }, | |
69 | { "TOSHIBA CD-ROM XM-1702BC", NULL }, | |
70 | { "CD-532E-A" , NULL }, | |
71 | { "E-IDE CD-ROM CR-840", NULL }, | |
72 | { "CD-ROM Drive/F5A", NULL }, | |
73 | { "WPI CDD-820", NULL }, | |
74 | { "SAMSUNG CD-ROM SC-148C", NULL }, | |
75 | { "SAMSUNG CD-ROM SC", NULL }, | |
76 | { "ATAPI CD-ROM DRIVE 40X MAXIMUM", NULL }, | |
77 | { "_NEC DV5800A", NULL }, | |
5a6248ca | 78 | { "SAMSUNG CD-ROM SN-124", "N001" }, |
c2d3ce8c | 79 | { "Seagate STT20000A", NULL }, |
b0bc65b9 | 80 | { "CD-ROM CDR_U200", "1.09" }, |
1da177e4 LT |
81 | { NULL , NULL } |
82 | ||
83 | }; | |
84 | ||
1da177e4 LT |
85 | /** |
86 | * ide_dma_intr - IDE DMA interrupt handler | |
87 | * @drive: the drive the interrupt is for | |
88 | * | |
89 | * Handle an interrupt completing a read/write DMA transfer on an | |
90 | * IDE device | |
91 | */ | |
92 | ||
93 | ide_startstop_t ide_dma_intr (ide_drive_t *drive) | |
94 | { | |
b73c7ee2 | 95 | ide_hwif_t *hwif = drive->hwif; |
1da177e4 LT |
96 | u8 stat = 0, dma_stat = 0; |
97 | ||
b73c7ee2 | 98 | dma_stat = hwif->dma_ops->dma_end(drive); |
374e042c | 99 | stat = hwif->tp_ops->read_status(hwif); |
c47137a9 | 100 | |
3a7d2484 | 101 | if (OK_STAT(stat, DRIVE_READY, drive->bad_wstat | ATA_DRQ)) { |
1da177e4 LT |
102 | if (!dma_stat) { |
103 | struct request *rq = HWGROUP(drive)->rq; | |
104 | ||
4d7a984b | 105 | task_end_request(drive, rq, stat); |
1da177e4 LT |
106 | return ide_stopped; |
107 | } | |
108 | printk(KERN_ERR "%s: dma_intr: bad DMA status (dma_stat=%x)\n", | |
109 | drive->name, dma_stat); | |
110 | } | |
111 | return ide_error(drive, "dma_intr", stat); | |
112 | } | |
113 | ||
114 | EXPORT_SYMBOL_GPL(ide_dma_intr); | |
115 | ||
75d7d963 BZ |
116 | static int ide_dma_good_drive(ide_drive_t *drive) |
117 | { | |
118 | return ide_in_drive_list(drive->id, drive_whitelist); | |
119 | } | |
120 | ||
1da177e4 LT |
121 | /** |
122 | * ide_build_sglist - map IDE scatter gather for DMA I/O | |
123 | * @drive: the drive to build the DMA table for | |
124 | * @rq: the request holding the sg list | |
125 | * | |
5c05ff68 BZ |
126 | * Perform the DMA mapping magic necessary to access the source or |
127 | * target buffers of a request via DMA. The lower layers of the | |
1da177e4 | 128 | * kernel provide the necessary cache management so that we can |
5c05ff68 | 129 | * operate in a portable fashion. |
1da177e4 LT |
130 | */ |
131 | ||
132 | int ide_build_sglist(ide_drive_t *drive, struct request *rq) | |
133 | { | |
134 | ide_hwif_t *hwif = HWIF(drive); | |
135 | struct scatterlist *sg = hwif->sg_table; | |
136 | ||
1da177e4 LT |
137 | ide_map_sg(drive, rq); |
138 | ||
139 | if (rq_data_dir(rq) == READ) | |
5c05ff68 | 140 | hwif->sg_dma_direction = DMA_FROM_DEVICE; |
1da177e4 | 141 | else |
5c05ff68 | 142 | hwif->sg_dma_direction = DMA_TO_DEVICE; |
1da177e4 | 143 | |
5c05ff68 BZ |
144 | return dma_map_sg(hwif->dev, sg, hwif->sg_nents, |
145 | hwif->sg_dma_direction); | |
1da177e4 LT |
146 | } |
147 | ||
148 | EXPORT_SYMBOL_GPL(ide_build_sglist); | |
149 | ||
8e882ba1 | 150 | #ifdef CONFIG_BLK_DEV_IDEDMA_SFF |
1da177e4 LT |
151 | /** |
152 | * ide_build_dmatable - build IDE DMA table | |
153 | * | |
154 | * ide_build_dmatable() prepares a dma request. We map the command | |
155 | * to get the pci bus addresses of the buffers and then build up | |
14c123f3 BZ |
156 | * the PRD table that the IDE layer wants to be fed. |
157 | * | |
158 | * Most chipsets correctly interpret a length of 0x0000 as 64KB, | |
159 | * but at least one (e.g. CS5530) misinterprets it as zero (!). | |
160 | * So we break the 64KB entry into two 32KB entries instead. | |
1da177e4 LT |
161 | * |
162 | * Returns the number of built PRD entries if all went okay, | |
163 | * returns 0 otherwise. | |
164 | * | |
165 | * May also be invoked from trm290.c | |
166 | */ | |
167 | ||
168 | int ide_build_dmatable (ide_drive_t *drive, struct request *rq) | |
169 | { | |
170 | ide_hwif_t *hwif = HWIF(drive); | |
7fa897b9 | 171 | __le32 *table = (__le32 *)hwif->dmatable_cpu; |
1da177e4 LT |
172 | unsigned int is_trm290 = (hwif->chipset == ide_trm290) ? 1 : 0; |
173 | unsigned int count = 0; | |
174 | int i; | |
175 | struct scatterlist *sg; | |
176 | ||
14c123f3 BZ |
177 | hwif->sg_nents = ide_build_sglist(drive, rq); |
178 | if (hwif->sg_nents == 0) | |
1da177e4 LT |
179 | return 0; |
180 | ||
14c123f3 BZ |
181 | for_each_sg(hwif->sg_table, sg, hwif->sg_nents, i) { |
182 | u32 cur_addr, cur_len, xcount, bcount; | |
1da177e4 LT |
183 | |
184 | cur_addr = sg_dma_address(sg); | |
185 | cur_len = sg_dma_len(sg); | |
186 | ||
187 | /* | |
188 | * Fill in the dma table, without crossing any 64kB boundaries. | |
189 | * Most hardware requires 16-bit alignment of all blocks, | |
190 | * but the trm290 requires 32-bit alignment. | |
191 | */ | |
192 | ||
193 | while (cur_len) { | |
14c123f3 | 194 | if (count++ >= PRD_ENTRIES) |
1da177e4 | 195 | goto use_pio_instead; |
14c123f3 BZ |
196 | |
197 | bcount = 0x10000 - (cur_addr & 0xffff); | |
198 | if (bcount > cur_len) | |
199 | bcount = cur_len; | |
200 | *table++ = cpu_to_le32(cur_addr); | |
201 | xcount = bcount & 0xffff; | |
202 | if (is_trm290) | |
203 | xcount = ((xcount >> 2) - 1) << 16; | |
204 | if (xcount == 0x0000) { | |
205 | if (count++ >= PRD_ENTRIES) | |
206 | goto use_pio_instead; | |
207 | *table++ = cpu_to_le32(0x8000); | |
208 | *table++ = cpu_to_le32(cur_addr + 0x8000); | |
209 | xcount = 0x8000; | |
1da177e4 | 210 | } |
14c123f3 BZ |
211 | *table++ = cpu_to_le32(xcount); |
212 | cur_addr += bcount; | |
213 | cur_len -= bcount; | |
1da177e4 | 214 | } |
1da177e4 LT |
215 | } |
216 | ||
217 | if (count) { | |
218 | if (!is_trm290) | |
219 | *--table |= cpu_to_le32(0x80000000); | |
220 | return count; | |
221 | } | |
f6fb786d | 222 | |
1da177e4 | 223 | use_pio_instead: |
14c123f3 BZ |
224 | printk(KERN_ERR "%s: %s\n", drive->name, |
225 | count ? "DMA table too small" : "empty DMA table?"); | |
226 | ||
f6fb786d BZ |
227 | ide_destroy_dmatable(drive); |
228 | ||
1da177e4 LT |
229 | return 0; /* revert to PIO for this request */ |
230 | } | |
1da177e4 | 231 | EXPORT_SYMBOL_GPL(ide_build_dmatable); |
062f9f02 | 232 | #endif |
1da177e4 LT |
233 | |
234 | /** | |
235 | * ide_destroy_dmatable - clean up DMA mapping | |
236 | * @drive: The drive to unmap | |
237 | * | |
238 | * Teardown mappings after DMA has completed. This must be called | |
239 | * after the completion of each use of ide_build_dmatable and before | |
240 | * the next use of ide_build_dmatable. Failure to do so will cause | |
241 | * an oops as only one mapping can be live for each target at a given | |
242 | * time. | |
243 | */ | |
244 | ||
245 | void ide_destroy_dmatable (ide_drive_t *drive) | |
246 | { | |
36501650 | 247 | ide_hwif_t *hwif = drive->hwif; |
1da177e4 | 248 | |
5c05ff68 | 249 | dma_unmap_sg(hwif->dev, hwif->sg_table, hwif->sg_nents, |
36501650 | 250 | hwif->sg_dma_direction); |
1da177e4 LT |
251 | } |
252 | ||
253 | EXPORT_SYMBOL_GPL(ide_destroy_dmatable); | |
254 | ||
8e882ba1 | 255 | #ifdef CONFIG_BLK_DEV_IDEDMA_SFF |
1da177e4 LT |
256 | /** |
257 | * config_drive_for_dma - attempt to activate IDE DMA | |
258 | * @drive: the drive to place in DMA mode | |
259 | * | |
260 | * If the drive supports at least mode 2 DMA or UDMA of any kind | |
261 | * then attempt to place it into DMA mode. Drives that are known to | |
262 | * support DMA but predate the DMA properties or that are known | |
263 | * to have DMA handling bugs are also set up appropriately based | |
264 | * on the good/bad drive lists. | |
265 | */ | |
266 | ||
267 | static int config_drive_for_dma (ide_drive_t *drive) | |
268 | { | |
1116fae5 | 269 | ide_hwif_t *hwif = drive->hwif; |
4dde4492 | 270 | u16 *id = drive->id; |
1da177e4 | 271 | |
33c1002e BZ |
272 | if (drive->media != ide_disk) { |
273 | if (hwif->host_flags & IDE_HFLAG_NO_ATAPI_DMA) | |
bcbf6ee3 | 274 | return 0; |
33c1002e | 275 | } |
1116fae5 | 276 | |
0ae2e178 BZ |
277 | /* |
278 | * Enable DMA on any drive that has | |
279 | * UltraDMA (mode 0/1/2/3/4/5/6) enabled | |
280 | */ | |
4dde4492 BZ |
281 | if ((id[ATA_ID_FIELD_VALID] & 4) && |
282 | ((id[ATA_ID_UDMA_MODES] >> 8) & 0x7f)) | |
0ae2e178 BZ |
283 | return 1; |
284 | ||
285 | /* | |
286 | * Enable DMA on any drive that has mode2 DMA | |
287 | * (multi or single) enabled | |
288 | */ | |
4dde4492 BZ |
289 | if (id[ATA_ID_FIELD_VALID] & 2) /* regular DMA */ |
290 | if ((id[ATA_ID_MWDMA_MODES] & 0x404) == 0x404 || | |
291 | (id[ATA_ID_SWDMA_MODES] & 0x404) == 0x404) | |
0ae2e178 | 292 | return 1; |
3608b5d7 | 293 | |
0ae2e178 BZ |
294 | /* Consult the list of known "good" drives */ |
295 | if (ide_dma_good_drive(drive)) | |
296 | return 1; | |
297 | ||
298 | return 0; | |
1da177e4 LT |
299 | } |
300 | ||
301 | /** | |
302 | * dma_timer_expiry - handle a DMA timeout | |
303 | * @drive: Drive that timed out | |
304 | * | |
305 | * An IDE DMA transfer timed out. In the event of an error we ask | |
306 | * the driver to resolve the problem, if a DMA transfer is still | |
307 | * in progress we continue to wait (arguably we need to add a | |
308 | * secondary 'I don't care what the drive thinks' timeout here) | |
309 | * Finally if we have an interrupt we let it complete the I/O. | |
310 | * But only one time - we clear expiry and if it's still not | |
311 | * completed after WAIT_CMD, we error and retry in PIO. | |
312 | * This can occur if an interrupt is lost or due to hang or bugs. | |
313 | */ | |
314 | ||
315 | static int dma_timer_expiry (ide_drive_t *drive) | |
316 | { | |
317 | ide_hwif_t *hwif = HWIF(drive); | |
374e042c | 318 | u8 dma_stat = hwif->tp_ops->read_sff_dma_status(hwif); |
1da177e4 LT |
319 | |
320 | printk(KERN_WARNING "%s: dma_timer_expiry: dma status == 0x%02x\n", | |
321 | drive->name, dma_stat); | |
322 | ||
323 | if ((dma_stat & 0x18) == 0x18) /* BUSY Stupid Early Timer !! */ | |
324 | return WAIT_CMD; | |
325 | ||
326 | HWGROUP(drive)->expiry = NULL; /* one free ride for now */ | |
327 | ||
328 | /* 1 dmaing, 2 error, 4 intr */ | |
329 | if (dma_stat & 2) /* ERROR */ | |
330 | return -1; | |
331 | ||
332 | if (dma_stat & 1) /* DMAing */ | |
333 | return WAIT_CMD; | |
334 | ||
335 | if (dma_stat & 4) /* Got an Interrupt */ | |
336 | return WAIT_CMD; | |
337 | ||
338 | return 0; /* Status is unknown -- reset the bus */ | |
339 | } | |
340 | ||
341 | /** | |
15ce926a | 342 | * ide_dma_host_set - Enable/disable DMA on a host |
1da177e4 LT |
343 | * @drive: drive to control |
344 | * | |
15ce926a BZ |
345 | * Enable/disable DMA on an IDE controller following generic |
346 | * bus-mastering IDE controller behaviour. | |
1da177e4 LT |
347 | */ |
348 | ||
15ce926a | 349 | void ide_dma_host_set(ide_drive_t *drive, int on) |
1da177e4 LT |
350 | { |
351 | ide_hwif_t *hwif = HWIF(drive); | |
123995b9 | 352 | u8 unit = drive->dn & 1; |
374e042c | 353 | u8 dma_stat = hwif->tp_ops->read_sff_dma_status(hwif); |
1da177e4 | 354 | |
15ce926a BZ |
355 | if (on) |
356 | dma_stat |= (1 << (5 + unit)); | |
357 | else | |
358 | dma_stat &= ~(1 << (5 + unit)); | |
359 | ||
ab86f91e | 360 | if (hwif->host_flags & IDE_HFLAG_MMIO) |
cab7f8ed BZ |
361 | writeb(dma_stat, |
362 | (void __iomem *)(hwif->dma_base + ATA_DMA_STATUS)); | |
ab86f91e | 363 | else |
cab7f8ed | 364 | outb(dma_stat, hwif->dma_base + ATA_DMA_STATUS); |
1da177e4 LT |
365 | } |
366 | ||
15ce926a | 367 | EXPORT_SYMBOL_GPL(ide_dma_host_set); |
8e882ba1 | 368 | #endif /* CONFIG_BLK_DEV_IDEDMA_SFF */ |
1da177e4 LT |
369 | |
370 | /** | |
7469aaf6 | 371 | * ide_dma_off_quietly - Generic DMA kill |
1da177e4 LT |
372 | * @drive: drive to control |
373 | * | |
374 | * Turn off the current DMA on this IDE controller. | |
375 | */ | |
376 | ||
7469aaf6 | 377 | void ide_dma_off_quietly(ide_drive_t *drive) |
1da177e4 | 378 | { |
97100fc8 | 379 | drive->dev_flags &= ~IDE_DFLAG_USING_DMA; |
1da177e4 LT |
380 | ide_toggle_bounce(drive, 0); |
381 | ||
5e37bdc0 | 382 | drive->hwif->dma_ops->dma_host_set(drive, 0); |
1da177e4 LT |
383 | } |
384 | ||
7469aaf6 | 385 | EXPORT_SYMBOL(ide_dma_off_quietly); |
1da177e4 LT |
386 | |
387 | /** | |
7469aaf6 | 388 | * ide_dma_off - disable DMA on a device |
1da177e4 LT |
389 | * @drive: drive to disable DMA on |
390 | * | |
391 | * Disable IDE DMA for a device on this IDE controller. | |
392 | * Inform the user that DMA has been disabled. | |
393 | */ | |
394 | ||
7469aaf6 | 395 | void ide_dma_off(ide_drive_t *drive) |
1da177e4 LT |
396 | { |
397 | printk(KERN_INFO "%s: DMA disabled\n", drive->name); | |
4a546e04 | 398 | ide_dma_off_quietly(drive); |
1da177e4 LT |
399 | } |
400 | ||
7469aaf6 | 401 | EXPORT_SYMBOL(ide_dma_off); |
1da177e4 | 402 | |
1da177e4 | 403 | /** |
4a546e04 | 404 | * ide_dma_on - Enable DMA on a device |
1da177e4 LT |
405 | * @drive: drive to enable DMA on |
406 | * | |
407 | * Enable IDE DMA for a device on this IDE controller. | |
408 | */ | |
4a546e04 BZ |
409 | |
410 | void ide_dma_on(ide_drive_t *drive) | |
1da177e4 | 411 | { |
97100fc8 | 412 | drive->dev_flags |= IDE_DFLAG_USING_DMA; |
1da177e4 LT |
413 | ide_toggle_bounce(drive, 1); |
414 | ||
5e37bdc0 | 415 | drive->hwif->dma_ops->dma_host_set(drive, 1); |
1da177e4 LT |
416 | } |
417 | ||
8e882ba1 | 418 | #ifdef CONFIG_BLK_DEV_IDEDMA_SFF |
1da177e4 LT |
419 | /** |
420 | * ide_dma_setup - begin a DMA phase | |
421 | * @drive: target device | |
422 | * | |
423 | * Build an IDE DMA PRD (IDE speak for scatter gather table) | |
424 | * and then set up the DMA transfer registers for a device | |
425 | * that follows generic IDE PCI DMA behaviour. Controllers can | |
426 | * override this function if they need to | |
427 | * | |
428 | * Returns 0 on success. If a PIO fallback is required then 1 | |
429 | * is returned. | |
430 | */ | |
431 | ||
432 | int ide_dma_setup(ide_drive_t *drive) | |
433 | { | |
434 | ide_hwif_t *hwif = drive->hwif; | |
435 | struct request *rq = HWGROUP(drive)->rq; | |
436 | unsigned int reading; | |
ab86f91e | 437 | u8 mmio = (hwif->host_flags & IDE_HFLAG_MMIO) ? 1 : 0; |
1da177e4 LT |
438 | u8 dma_stat; |
439 | ||
440 | if (rq_data_dir(rq)) | |
441 | reading = 0; | |
442 | else | |
443 | reading = 1 << 3; | |
444 | ||
445 | /* fall back to pio! */ | |
446 | if (!ide_build_dmatable(drive, rq)) { | |
447 | ide_map_sg(drive, rq); | |
448 | return 1; | |
449 | } | |
450 | ||
451 | /* PRD table */ | |
13572144 | 452 | if (hwif->host_flags & IDE_HFLAG_MMIO) |
55224bc8 BZ |
453 | writel(hwif->dmatable_dma, |
454 | (void __iomem *)(hwif->dma_base + ATA_DMA_TABLE_OFS)); | |
0ecdca26 | 455 | else |
55224bc8 | 456 | outl(hwif->dmatable_dma, hwif->dma_base + ATA_DMA_TABLE_OFS); |
1da177e4 LT |
457 | |
458 | /* specify r/w */ | |
ab86f91e | 459 | if (mmio) |
cab7f8ed | 460 | writeb(reading, (void __iomem *)(hwif->dma_base + ATA_DMA_CMD)); |
ab86f91e | 461 | else |
cab7f8ed | 462 | outb(reading, hwif->dma_base + ATA_DMA_CMD); |
1da177e4 | 463 | |
b2f951aa | 464 | /* read DMA status for INTR & ERROR flags */ |
374e042c | 465 | dma_stat = hwif->tp_ops->read_sff_dma_status(hwif); |
1da177e4 LT |
466 | |
467 | /* clear INTR & ERROR flags */ | |
ab86f91e | 468 | if (mmio) |
cab7f8ed BZ |
469 | writeb(dma_stat | 6, |
470 | (void __iomem *)(hwif->dma_base + ATA_DMA_STATUS)); | |
ab86f91e | 471 | else |
cab7f8ed | 472 | outb(dma_stat | 6, hwif->dma_base + ATA_DMA_STATUS); |
ab86f91e | 473 | |
1da177e4 LT |
474 | drive->waiting_for_dma = 1; |
475 | return 0; | |
476 | } | |
477 | ||
478 | EXPORT_SYMBOL_GPL(ide_dma_setup); | |
479 | ||
f37afdac | 480 | void ide_dma_exec_cmd(ide_drive_t *drive, u8 command) |
1da177e4 LT |
481 | { |
482 | /* issue cmd to drive */ | |
483 | ide_execute_command(drive, command, &ide_dma_intr, 2*WAIT_CMD, dma_timer_expiry); | |
484 | } | |
f37afdac | 485 | EXPORT_SYMBOL_GPL(ide_dma_exec_cmd); |
1da177e4 LT |
486 | |
487 | void ide_dma_start(ide_drive_t *drive) | |
488 | { | |
ab86f91e BZ |
489 | ide_hwif_t *hwif = drive->hwif; |
490 | u8 dma_cmd; | |
1da177e4 LT |
491 | |
492 | /* Note that this is done *after* the cmd has | |
493 | * been issued to the drive, as per the BM-IDE spec. | |
494 | * The Promise Ultra33 doesn't work correctly when | |
495 | * we do this part before issuing the drive cmd. | |
496 | */ | |
ab86f91e | 497 | if (hwif->host_flags & IDE_HFLAG_MMIO) { |
cab7f8ed | 498 | dma_cmd = readb((void __iomem *)(hwif->dma_base + ATA_DMA_CMD)); |
ab86f91e | 499 | /* start DMA */ |
cab7f8ed BZ |
500 | writeb(dma_cmd | 1, |
501 | (void __iomem *)(hwif->dma_base + ATA_DMA_CMD)); | |
ab86f91e | 502 | } else { |
cab7f8ed BZ |
503 | dma_cmd = inb(hwif->dma_base + ATA_DMA_CMD); |
504 | outb(dma_cmd | 1, hwif->dma_base + ATA_DMA_CMD); | |
ab86f91e BZ |
505 | } |
506 | ||
1da177e4 LT |
507 | wmb(); |
508 | } | |
509 | ||
510 | EXPORT_SYMBOL_GPL(ide_dma_start); | |
511 | ||
512 | /* returns 1 on error, 0 otherwise */ | |
653bcf52 | 513 | int ide_dma_end(ide_drive_t *drive) |
1da177e4 | 514 | { |
ab86f91e BZ |
515 | ide_hwif_t *hwif = drive->hwif; |
516 | u8 mmio = (hwif->host_flags & IDE_HFLAG_MMIO) ? 1 : 0; | |
1da177e4 LT |
517 | u8 dma_stat = 0, dma_cmd = 0; |
518 | ||
519 | drive->waiting_for_dma = 0; | |
ab86f91e BZ |
520 | |
521 | if (mmio) { | |
522 | /* get DMA command mode */ | |
cab7f8ed | 523 | dma_cmd = readb((void __iomem *)(hwif->dma_base + ATA_DMA_CMD)); |
ab86f91e | 524 | /* stop DMA */ |
cab7f8ed BZ |
525 | writeb(dma_cmd & ~1, |
526 | (void __iomem *)(hwif->dma_base + ATA_DMA_CMD)); | |
ab86f91e | 527 | } else { |
cab7f8ed BZ |
528 | dma_cmd = inb(hwif->dma_base + ATA_DMA_CMD); |
529 | outb(dma_cmd & ~1, hwif->dma_base + ATA_DMA_CMD); | |
ab86f91e BZ |
530 | } |
531 | ||
1da177e4 | 532 | /* get DMA status */ |
374e042c | 533 | dma_stat = hwif->tp_ops->read_sff_dma_status(hwif); |
ab86f91e BZ |
534 | |
535 | if (mmio) | |
536 | /* clear the INTR & ERROR bits */ | |
cab7f8ed BZ |
537 | writeb(dma_stat | 6, |
538 | (void __iomem *)(hwif->dma_base + ATA_DMA_STATUS)); | |
ab86f91e | 539 | else |
cab7f8ed | 540 | outb(dma_stat | 6, hwif->dma_base + ATA_DMA_STATUS); |
ab86f91e | 541 | |
1da177e4 LT |
542 | /* purge DMA mappings */ |
543 | ide_destroy_dmatable(drive); | |
544 | /* verify good DMA status */ | |
1da177e4 LT |
545 | wmb(); |
546 | return (dma_stat & 7) != 4 ? (0x10 | dma_stat) : 0; | |
547 | } | |
653bcf52 | 548 | EXPORT_SYMBOL_GPL(ide_dma_end); |
1da177e4 LT |
549 | |
550 | /* returns 1 if dma irq issued, 0 otherwise */ | |
f37afdac | 551 | int ide_dma_test_irq(ide_drive_t *drive) |
1da177e4 LT |
552 | { |
553 | ide_hwif_t *hwif = HWIF(drive); | |
374e042c | 554 | u8 dma_stat = hwif->tp_ops->read_sff_dma_status(hwif); |
1da177e4 | 555 | |
1da177e4 LT |
556 | /* return 1 if INTR asserted */ |
557 | if ((dma_stat & 4) == 4) | |
558 | return 1; | |
c67c216d | 559 | |
1da177e4 LT |
560 | return 0; |
561 | } | |
f37afdac | 562 | EXPORT_SYMBOL_GPL(ide_dma_test_irq); |
0ae2e178 BZ |
563 | #else |
564 | static inline int config_drive_for_dma(ide_drive_t *drive) { return 0; } | |
8e882ba1 | 565 | #endif /* CONFIG_BLK_DEV_IDEDMA_SFF */ |
1da177e4 LT |
566 | |
567 | int __ide_dma_bad_drive (ide_drive_t *drive) | |
568 | { | |
4dde4492 | 569 | u16 *id = drive->id; |
1da177e4 | 570 | |
65e5f2e3 | 571 | int blacklist = ide_in_drive_list(id, drive_blacklist); |
1da177e4 LT |
572 | if (blacklist) { |
573 | printk(KERN_WARNING "%s: Disabling (U)DMA for %s (blacklisted)\n", | |
4dde4492 | 574 | drive->name, (char *)&id[ATA_ID_PROD]); |
1da177e4 LT |
575 | return blacklist; |
576 | } | |
577 | return 0; | |
578 | } | |
579 | ||
580 | EXPORT_SYMBOL(__ide_dma_bad_drive); | |
581 | ||
2d5eaa6d BZ |
582 | static const u8 xfer_mode_bases[] = { |
583 | XFER_UDMA_0, | |
584 | XFER_MW_DMA_0, | |
585 | XFER_SW_DMA_0, | |
586 | }; | |
587 | ||
7670df73 | 588 | static unsigned int ide_get_mode_mask(ide_drive_t *drive, u8 base, u8 req_mode) |
2d5eaa6d | 589 | { |
4dde4492 | 590 | u16 *id = drive->id; |
2d5eaa6d | 591 | ide_hwif_t *hwif = drive->hwif; |
ac95beed | 592 | const struct ide_port_ops *port_ops = hwif->port_ops; |
2d5eaa6d BZ |
593 | unsigned int mask = 0; |
594 | ||
595 | switch(base) { | |
596 | case XFER_UDMA_0: | |
4dde4492 | 597 | if ((id[ATA_ID_FIELD_VALID] & 4) == 0) |
2d5eaa6d BZ |
598 | break; |
599 | ||
ac95beed BZ |
600 | if (port_ops && port_ops->udma_filter) |
601 | mask = port_ops->udma_filter(drive); | |
851dd33b SS |
602 | else |
603 | mask = hwif->ultra_mask; | |
4dde4492 | 604 | mask &= id[ATA_ID_UDMA_MODES]; |
2d5eaa6d | 605 | |
7670df73 BZ |
606 | /* |
607 | * avoid false cable warning from eighty_ninty_three() | |
608 | */ | |
609 | if (req_mode > XFER_UDMA_2) { | |
610 | if ((mask & 0x78) && (eighty_ninty_three(drive) == 0)) | |
611 | mask &= 0x07; | |
612 | } | |
2d5eaa6d BZ |
613 | break; |
614 | case XFER_MW_DMA_0: | |
4dde4492 | 615 | if ((id[ATA_ID_FIELD_VALID] & 2) == 0) |
b4e44369 | 616 | break; |
ac95beed BZ |
617 | if (port_ops && port_ops->mdma_filter) |
618 | mask = port_ops->mdma_filter(drive); | |
b4e44369 SS |
619 | else |
620 | mask = hwif->mwdma_mask; | |
4dde4492 | 621 | mask &= id[ATA_ID_MWDMA_MODES]; |
2d5eaa6d BZ |
622 | break; |
623 | case XFER_SW_DMA_0: | |
4dde4492 BZ |
624 | if (id[ATA_ID_FIELD_VALID] & 2) { |
625 | mask = id[ATA_ID_SWDMA_MODES] & hwif->swdma_mask; | |
48fb2688 BZ |
626 | } else if (id[ATA_ID_OLD_DMA_MODES] >> 8) { |
627 | u8 mode = id[ATA_ID_OLD_DMA_MODES] >> 8; | |
15a4f943 BZ |
628 | |
629 | /* | |
630 | * if the mode is valid convert it to the mask | |
631 | * (the maximum allowed mode is XFER_SW_DMA_2) | |
632 | */ | |
633 | if (mode <= 2) | |
634 | mask = ((2 << mode) - 1) & hwif->swdma_mask; | |
635 | } | |
2d5eaa6d BZ |
636 | break; |
637 | default: | |
638 | BUG(); | |
639 | break; | |
640 | } | |
641 | ||
642 | return mask; | |
643 | } | |
644 | ||
645 | /** | |
7670df73 | 646 | * ide_find_dma_mode - compute DMA speed |
2d5eaa6d | 647 | * @drive: IDE device |
7670df73 BZ |
648 | * @req_mode: requested mode |
649 | * | |
650 | * Checks the drive/host capabilities and finds the speed to use for | |
651 | * the DMA transfer. The speed is then limited by the requested mode. | |
2d5eaa6d | 652 | * |
7670df73 BZ |
653 | * Returns 0 if the drive/host combination is incapable of DMA transfers |
654 | * or if the requested mode is not a DMA mode. | |
2d5eaa6d BZ |
655 | */ |
656 | ||
7670df73 | 657 | u8 ide_find_dma_mode(ide_drive_t *drive, u8 req_mode) |
2d5eaa6d BZ |
658 | { |
659 | ide_hwif_t *hwif = drive->hwif; | |
660 | unsigned int mask; | |
661 | int x, i; | |
662 | u8 mode = 0; | |
663 | ||
33c1002e BZ |
664 | if (drive->media != ide_disk) { |
665 | if (hwif->host_flags & IDE_HFLAG_NO_ATAPI_DMA) | |
666 | return 0; | |
667 | } | |
2d5eaa6d BZ |
668 | |
669 | for (i = 0; i < ARRAY_SIZE(xfer_mode_bases); i++) { | |
7670df73 BZ |
670 | if (req_mode < xfer_mode_bases[i]) |
671 | continue; | |
672 | mask = ide_get_mode_mask(drive, xfer_mode_bases[i], req_mode); | |
2d5eaa6d BZ |
673 | x = fls(mask) - 1; |
674 | if (x >= 0) { | |
675 | mode = xfer_mode_bases[i] + x; | |
676 | break; | |
677 | } | |
678 | } | |
679 | ||
75d7d963 BZ |
680 | if (hwif->chipset == ide_acorn && mode == 0) { |
681 | /* | |
682 | * is this correct? | |
683 | */ | |
4dde4492 BZ |
684 | if (ide_dma_good_drive(drive) && |
685 | drive->id[ATA_ID_EIDE_DMA_TIME] < 150) | |
75d7d963 BZ |
686 | mode = XFER_MW_DMA_1; |
687 | } | |
688 | ||
3ab7efe8 BZ |
689 | mode = min(mode, req_mode); |
690 | ||
691 | printk(KERN_INFO "%s: %s mode selected\n", drive->name, | |
d34887da | 692 | mode ? ide_xfer_verbose(mode) : "no DMA"); |
2d5eaa6d | 693 | |
3ab7efe8 | 694 | return mode; |
2d5eaa6d BZ |
695 | } |
696 | ||
7670df73 | 697 | EXPORT_SYMBOL_GPL(ide_find_dma_mode); |
2d5eaa6d | 698 | |
0ae2e178 | 699 | static int ide_tune_dma(ide_drive_t *drive) |
29e744d0 | 700 | { |
8704de8f | 701 | ide_hwif_t *hwif = drive->hwif; |
29e744d0 BZ |
702 | u8 speed; |
703 | ||
97100fc8 BZ |
704 | if (ata_id_has_dma(drive->id) == 0 || |
705 | (drive->dev_flags & IDE_DFLAG_NODMA)) | |
122ab088 BZ |
706 | return 0; |
707 | ||
708 | /* consult the list of known "bad" drives */ | |
709 | if (__ide_dma_bad_drive(drive)) | |
29e744d0 BZ |
710 | return 0; |
711 | ||
3ab7efe8 BZ |
712 | if (ide_id_dma_bug(drive)) |
713 | return 0; | |
714 | ||
8704de8f | 715 | if (hwif->host_flags & IDE_HFLAG_TRUST_BIOS_FOR_DMA) |
0ae2e178 BZ |
716 | return config_drive_for_dma(drive); |
717 | ||
29e744d0 BZ |
718 | speed = ide_max_dma_mode(drive); |
719 | ||
951784b6 BZ |
720 | if (!speed) |
721 | return 0; | |
29e744d0 | 722 | |
88b2b32b | 723 | if (ide_set_dma_mode(drive, speed)) |
4728d546 | 724 | return 0; |
29e744d0 | 725 | |
4728d546 | 726 | return 1; |
29e744d0 BZ |
727 | } |
728 | ||
0ae2e178 BZ |
729 | static int ide_dma_check(ide_drive_t *drive) |
730 | { | |
731 | ide_hwif_t *hwif = drive->hwif; | |
0ae2e178 | 732 | |
ba4b2e60 | 733 | if (ide_tune_dma(drive)) |
0ae2e178 BZ |
734 | return 0; |
735 | ||
736 | /* TODO: always do PIO fallback */ | |
737 | if (hwif->host_flags & IDE_HFLAG_TRUST_BIOS_FOR_DMA) | |
738 | return -1; | |
739 | ||
740 | ide_set_max_pio(drive); | |
741 | ||
ba4b2e60 | 742 | return -1; |
0ae2e178 BZ |
743 | } |
744 | ||
3ab7efe8 | 745 | int ide_id_dma_bug(ide_drive_t *drive) |
1da177e4 | 746 | { |
4dde4492 | 747 | u16 *id = drive->id; |
1da177e4 | 748 | |
4dde4492 BZ |
749 | if (id[ATA_ID_FIELD_VALID] & 4) { |
750 | if ((id[ATA_ID_UDMA_MODES] >> 8) && | |
751 | (id[ATA_ID_MWDMA_MODES] >> 8)) | |
3ab7efe8 | 752 | goto err_out; |
4dde4492 BZ |
753 | } else if (id[ATA_ID_FIELD_VALID] & 2) { |
754 | if ((id[ATA_ID_MWDMA_MODES] >> 8) && | |
755 | (id[ATA_ID_SWDMA_MODES] >> 8)) | |
3ab7efe8 | 756 | goto err_out; |
1da177e4 | 757 | } |
3ab7efe8 BZ |
758 | return 0; |
759 | err_out: | |
760 | printk(KERN_ERR "%s: bad DMA info in identify block\n", drive->name); | |
761 | return 1; | |
1da177e4 LT |
762 | } |
763 | ||
3608b5d7 BZ |
764 | int ide_set_dma(ide_drive_t *drive) |
765 | { | |
3608b5d7 BZ |
766 | int rc; |
767 | ||
7b905994 BZ |
768 | /* |
769 | * Force DMAing for the beginning of the check. | |
770 | * Some chipsets appear to do interesting | |
771 | * things, if not checked and cleared. | |
772 | * PARANOIA!!! | |
773 | */ | |
4a546e04 | 774 | ide_dma_off_quietly(drive); |
3608b5d7 | 775 | |
7b905994 BZ |
776 | rc = ide_dma_check(drive); |
777 | if (rc) | |
778 | return rc; | |
3608b5d7 | 779 | |
4a546e04 BZ |
780 | ide_dma_on(drive); |
781 | ||
782 | return 0; | |
3608b5d7 BZ |
783 | } |
784 | ||
578cfa0d BZ |
785 | void ide_check_dma_crc(ide_drive_t *drive) |
786 | { | |
787 | u8 mode; | |
788 | ||
789 | ide_dma_off_quietly(drive); | |
790 | drive->crc_count = 0; | |
791 | mode = drive->current_speed; | |
792 | /* | |
793 | * Don't try non Ultra-DMA modes without iCRC's. Force the | |
794 | * device to PIO and make the user enable SWDMA/MWDMA modes. | |
795 | */ | |
796 | if (mode > XFER_UDMA_0 && mode <= XFER_UDMA_7) | |
797 | mode--; | |
798 | else | |
799 | mode = XFER_PIO_4; | |
800 | ide_set_xfer_rate(drive, mode); | |
801 | if (drive->current_speed >= XFER_SW_DMA_0) | |
802 | ide_dma_on(drive); | |
803 | } | |
804 | ||
de23ec9c | 805 | void ide_dma_lost_irq(ide_drive_t *drive) |
1da177e4 | 806 | { |
de23ec9c | 807 | printk(KERN_ERR "%s: DMA interrupt recovery\n", drive->name); |
1da177e4 | 808 | } |
de23ec9c | 809 | EXPORT_SYMBOL_GPL(ide_dma_lost_irq); |
1da177e4 | 810 | |
ffa15a69 | 811 | void ide_dma_timeout(ide_drive_t *drive) |
1da177e4 | 812 | { |
c283f5db SS |
813 | ide_hwif_t *hwif = HWIF(drive); |
814 | ||
1da177e4 | 815 | printk(KERN_ERR "%s: timeout waiting for DMA\n", drive->name); |
1da177e4 | 816 | |
5e37bdc0 | 817 | if (hwif->dma_ops->dma_test_irq(drive)) |
c283f5db SS |
818 | return; |
819 | ||
ffa15a69 BZ |
820 | ide_dump_status(drive, "DMA timeout", hwif->tp_ops->read_status(hwif)); |
821 | ||
5e37bdc0 | 822 | hwif->dma_ops->dma_end(drive); |
1da177e4 | 823 | } |
ffa15a69 | 824 | EXPORT_SYMBOL_GPL(ide_dma_timeout); |
1da177e4 | 825 | |
0d1bad21 | 826 | void ide_release_dma_engine(ide_hwif_t *hwif) |
1da177e4 LT |
827 | { |
828 | if (hwif->dmatable_cpu) { | |
2bbd57ca | 829 | int prd_size = hwif->prd_max_nents * hwif->prd_ent_size; |
36501650 | 830 | |
2bbd57ca BZ |
831 | dma_free_coherent(hwif->dev, prd_size, |
832 | hwif->dmatable_cpu, hwif->dmatable_dma); | |
1da177e4 LT |
833 | hwif->dmatable_cpu = NULL; |
834 | } | |
1da177e4 | 835 | } |
2bbd57ca | 836 | EXPORT_SYMBOL_GPL(ide_release_dma_engine); |
1da177e4 | 837 | |
b8e73fba | 838 | int ide_allocate_dma_engine(ide_hwif_t *hwif) |
1da177e4 | 839 | { |
2bbd57ca | 840 | int prd_size; |
36501650 | 841 | |
2bbd57ca BZ |
842 | if (hwif->prd_max_nents == 0) |
843 | hwif->prd_max_nents = PRD_ENTRIES; | |
844 | if (hwif->prd_ent_size == 0) | |
845 | hwif->prd_ent_size = PRD_BYTES; | |
1da177e4 | 846 | |
2bbd57ca | 847 | prd_size = hwif->prd_max_nents * hwif->prd_ent_size; |
1da177e4 | 848 | |
2bbd57ca BZ |
849 | hwif->dmatable_cpu = dma_alloc_coherent(hwif->dev, prd_size, |
850 | &hwif->dmatable_dma, | |
851 | GFP_ATOMIC); | |
852 | if (hwif->dmatable_cpu == NULL) { | |
853 | printk(KERN_ERR "%s: unable to allocate PRD table\n", | |
5e59c236 | 854 | hwif->name); |
2bbd57ca BZ |
855 | return -ENOMEM; |
856 | } | |
1da177e4 | 857 | |
2bbd57ca | 858 | return 0; |
1da177e4 | 859 | } |
b8e73fba | 860 | EXPORT_SYMBOL_GPL(ide_allocate_dma_engine); |
1da177e4 | 861 | |
2bbd57ca | 862 | #ifdef CONFIG_BLK_DEV_IDEDMA_SFF |
81e8d5a3 | 863 | const struct ide_dma_ops sff_dma_ops = { |
5e37bdc0 BZ |
864 | .dma_host_set = ide_dma_host_set, |
865 | .dma_setup = ide_dma_setup, | |
866 | .dma_exec_cmd = ide_dma_exec_cmd, | |
867 | .dma_start = ide_dma_start, | |
653bcf52 | 868 | .dma_end = ide_dma_end, |
f37afdac | 869 | .dma_test_irq = ide_dma_test_irq, |
5e37bdc0 BZ |
870 | .dma_timeout = ide_dma_timeout, |
871 | .dma_lost_irq = ide_dma_lost_irq, | |
872 | }; | |
81e8d5a3 | 873 | EXPORT_SYMBOL_GPL(sff_dma_ops); |
8e882ba1 | 874 | #endif /* CONFIG_BLK_DEV_IDEDMA_SFF */ |