Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/drivers/ide/ide-dma.c Version 4.10 June 9, 2000 | |
3 | * | |
4 | * Copyright (c) 1999-2000 Andre Hedrick <andre@linux-ide.org> | |
5 | * May be copied or modified under the terms of the GNU General Public License | |
6 | */ | |
7 | ||
8 | /* | |
9 | * Special Thanks to Mark for his Six years of work. | |
10 | * | |
11 | * Copyright (c) 1995-1998 Mark Lord | |
12 | * May be copied or modified under the terms of the GNU General Public License | |
13 | */ | |
14 | ||
15 | /* | |
16 | * This module provides support for the bus-master IDE DMA functions | |
17 | * of various PCI chipsets, including the Intel PIIX (i82371FB for | |
18 | * the 430 FX chipset), the PIIX3 (i82371SB for the 430 HX/VX and | |
19 | * 440 chipsets), and the PIIX4 (i82371AB for the 430 TX chipset) | |
20 | * ("PIIX" stands for "PCI ISA IDE Xcellerator"). | |
21 | * | |
22 | * Pretty much the same code works for other IDE PCI bus-mastering chipsets. | |
23 | * | |
24 | * DMA is supported for all IDE devices (disk drives, cdroms, tapes, floppies). | |
25 | * | |
26 | * By default, DMA support is prepared for use, but is currently enabled only | |
27 | * for drives which already have DMA enabled (UltraDMA or mode 2 multi/single), | |
28 | * or which are recognized as "good" (see table below). Drives with only mode0 | |
29 | * or mode1 (multi/single) DMA should also work with this chipset/driver | |
30 | * (eg. MC2112A) but are not enabled by default. | |
31 | * | |
32 | * Use "hdparm -i" to view modes supported by a given drive. | |
33 | * | |
34 | * The hdparm-3.5 (or later) utility can be used for manually enabling/disabling | |
35 | * DMA support, but must be (re-)compiled against this kernel version or later. | |
36 | * | |
37 | * To enable DMA, use "hdparm -d1 /dev/hd?" on a per-drive basis after booting. | |
38 | * If problems arise, ide.c will disable DMA operation after a few retries. | |
39 | * This error recovery mechanism works and has been extremely well exercised. | |
40 | * | |
41 | * IDE drives, depending on their vintage, may support several different modes | |
42 | * of DMA operation. The boot-time modes are indicated with a "*" in | |
43 | * the "hdparm -i" listing, and can be changed with *knowledgeable* use of | |
44 | * the "hdparm -X" feature. There is seldom a need to do this, as drives | |
45 | * normally power-up with their "best" PIO/DMA modes enabled. | |
46 | * | |
47 | * Testing has been done with a rather extensive number of drives, | |
48 | * with Quantum & Western Digital models generally outperforming the pack, | |
49 | * and Fujitsu & Conner (and some Seagate which are really Conner) drives | |
50 | * showing more lackluster throughput. | |
51 | * | |
52 | * Keep an eye on /var/adm/messages for "DMA disabled" messages. | |
53 | * | |
54 | * Some people have reported trouble with Intel Zappa motherboards. | |
55 | * This can be fixed by upgrading the AMI BIOS to version 1.00.04.BS0, | |
56 | * available from ftp://ftp.intel.com/pub/bios/10004bs0.exe | |
57 | * (thanks to Glen Morrell <glen@spin.Stanford.edu> for researching this). | |
58 | * | |
59 | * Thanks to "Christopher J. Reimer" <reimer@doe.carleton.ca> for | |
60 | * fixing the problem with the BIOS on some Acer motherboards. | |
61 | * | |
62 | * Thanks to "Benoit Poulot-Cazajous" <poulot@chorus.fr> for testing | |
63 | * "TX" chipset compatibility and for providing patches for the "TX" chipset. | |
64 | * | |
65 | * Thanks to Christian Brunner <chb@muc.de> for taking a good first crack | |
66 | * at generic DMA -- his patches were referred to when preparing this code. | |
67 | * | |
68 | * Most importantly, thanks to Robert Bringman <rob@mars.trion.com> | |
69 | * for supplying a Promise UDMA board & WD UDMA drive for this work! | |
70 | * | |
71 | * And, yes, Intel Zappa boards really *do* use both PIIX IDE ports. | |
72 | * | |
73 | * ATA-66/100 and recovery functions, I forgot the rest...... | |
74 | * | |
75 | */ | |
76 | ||
1da177e4 LT |
77 | #include <linux/module.h> |
78 | #include <linux/types.h> | |
79 | #include <linux/kernel.h> | |
80 | #include <linux/timer.h> | |
81 | #include <linux/mm.h> | |
82 | #include <linux/interrupt.h> | |
83 | #include <linux/pci.h> | |
84 | #include <linux/init.h> | |
85 | #include <linux/ide.h> | |
86 | #include <linux/delay.h> | |
87 | #include <linux/scatterlist.h> | |
88 | ||
89 | #include <asm/io.h> | |
90 | #include <asm/irq.h> | |
91 | ||
1da177e4 LT |
92 | static const struct drive_list_entry drive_whitelist [] = { |
93 | ||
c2d3ce8c JH |
94 | { "Micropolis 2112A" , NULL }, |
95 | { "CONNER CTMA 4000" , NULL }, | |
96 | { "CONNER CTT8000-A" , NULL }, | |
97 | { "ST34342A" , NULL }, | |
1da177e4 LT |
98 | { NULL , NULL } |
99 | }; | |
100 | ||
101 | static const struct drive_list_entry drive_blacklist [] = { | |
102 | ||
c2d3ce8c JH |
103 | { "WDC AC11000H" , NULL }, |
104 | { "WDC AC22100H" , NULL }, | |
105 | { "WDC AC32500H" , NULL }, | |
106 | { "WDC AC33100H" , NULL }, | |
107 | { "WDC AC31600H" , NULL }, | |
1da177e4 LT |
108 | { "WDC AC32100H" , "24.09P07" }, |
109 | { "WDC AC23200L" , "21.10N21" }, | |
c2d3ce8c JH |
110 | { "Compaq CRD-8241B" , NULL }, |
111 | { "CRD-8400B" , NULL }, | |
112 | { "CRD-8480B", NULL }, | |
113 | { "CRD-8482B", NULL }, | |
114 | { "CRD-84" , NULL }, | |
115 | { "SanDisk SDP3B" , NULL }, | |
116 | { "SanDisk SDP3B-64" , NULL }, | |
117 | { "SANYO CD-ROM CRD" , NULL }, | |
118 | { "HITACHI CDR-8" , NULL }, | |
119 | { "HITACHI CDR-8335" , NULL }, | |
120 | { "HITACHI CDR-8435" , NULL }, | |
121 | { "Toshiba CD-ROM XM-6202B" , NULL }, | |
122 | { "TOSHIBA CD-ROM XM-1702BC", NULL }, | |
123 | { "CD-532E-A" , NULL }, | |
124 | { "E-IDE CD-ROM CR-840", NULL }, | |
125 | { "CD-ROM Drive/F5A", NULL }, | |
126 | { "WPI CDD-820", NULL }, | |
127 | { "SAMSUNG CD-ROM SC-148C", NULL }, | |
128 | { "SAMSUNG CD-ROM SC", NULL }, | |
129 | { "ATAPI CD-ROM DRIVE 40X MAXIMUM", NULL }, | |
130 | { "_NEC DV5800A", NULL }, | |
5a6248ca | 131 | { "SAMSUNG CD-ROM SN-124", "N001" }, |
c2d3ce8c | 132 | { "Seagate STT20000A", NULL }, |
1da177e4 LT |
133 | { NULL , NULL } |
134 | ||
135 | }; | |
136 | ||
1da177e4 LT |
137 | /** |
138 | * ide_dma_intr - IDE DMA interrupt handler | |
139 | * @drive: the drive the interrupt is for | |
140 | * | |
141 | * Handle an interrupt completing a read/write DMA transfer on an | |
142 | * IDE device | |
143 | */ | |
144 | ||
145 | ide_startstop_t ide_dma_intr (ide_drive_t *drive) | |
146 | { | |
147 | u8 stat = 0, dma_stat = 0; | |
148 | ||
149 | dma_stat = HWIF(drive)->ide_dma_end(drive); | |
150 | stat = HWIF(drive)->INB(IDE_STATUS_REG); /* get drive status */ | |
151 | if (OK_STAT(stat,DRIVE_READY,drive->bad_wstat|DRQ_STAT)) { | |
152 | if (!dma_stat) { | |
153 | struct request *rq = HWGROUP(drive)->rq; | |
154 | ||
155 | if (rq->rq_disk) { | |
156 | ide_driver_t *drv; | |
157 | ||
53b3531b | 158 | drv = *(ide_driver_t **)rq->rq_disk->private_data; |
1da177e4 LT |
159 | drv->end_request(drive, 1, rq->nr_sectors); |
160 | } else | |
161 | ide_end_request(drive, 1, rq->nr_sectors); | |
162 | return ide_stopped; | |
163 | } | |
164 | printk(KERN_ERR "%s: dma_intr: bad DMA status (dma_stat=%x)\n", | |
165 | drive->name, dma_stat); | |
166 | } | |
167 | return ide_error(drive, "dma_intr", stat); | |
168 | } | |
169 | ||
170 | EXPORT_SYMBOL_GPL(ide_dma_intr); | |
171 | ||
75d7d963 BZ |
172 | static int ide_dma_good_drive(ide_drive_t *drive) |
173 | { | |
174 | return ide_in_drive_list(drive->id, drive_whitelist); | |
175 | } | |
176 | ||
1da177e4 LT |
177 | #ifdef CONFIG_BLK_DEV_IDEDMA_PCI |
178 | /** | |
179 | * ide_build_sglist - map IDE scatter gather for DMA I/O | |
180 | * @drive: the drive to build the DMA table for | |
181 | * @rq: the request holding the sg list | |
182 | * | |
183 | * Perform the PCI mapping magic necessary to access the source or | |
184 | * target buffers of a request via PCI DMA. The lower layers of the | |
185 | * kernel provide the necessary cache management so that we can | |
186 | * operate in a portable fashion | |
187 | */ | |
188 | ||
189 | int ide_build_sglist(ide_drive_t *drive, struct request *rq) | |
190 | { | |
191 | ide_hwif_t *hwif = HWIF(drive); | |
192 | struct scatterlist *sg = hwif->sg_table; | |
193 | ||
4aff5e23 | 194 | BUG_ON((rq->cmd_type == REQ_TYPE_ATA_TASKFILE) && rq->nr_sectors > 256); |
1da177e4 LT |
195 | |
196 | ide_map_sg(drive, rq); | |
197 | ||
198 | if (rq_data_dir(rq) == READ) | |
199 | hwif->sg_dma_direction = PCI_DMA_FROMDEVICE; | |
200 | else | |
201 | hwif->sg_dma_direction = PCI_DMA_TODEVICE; | |
202 | ||
203 | return pci_map_sg(hwif->pci_dev, sg, hwif->sg_nents, hwif->sg_dma_direction); | |
204 | } | |
205 | ||
206 | EXPORT_SYMBOL_GPL(ide_build_sglist); | |
207 | ||
208 | /** | |
209 | * ide_build_dmatable - build IDE DMA table | |
210 | * | |
211 | * ide_build_dmatable() prepares a dma request. We map the command | |
212 | * to get the pci bus addresses of the buffers and then build up | |
213 | * the PRD table that the IDE layer wants to be fed. The code | |
214 | * knows about the 64K wrap bug in the CS5530. | |
215 | * | |
216 | * Returns the number of built PRD entries if all went okay, | |
217 | * returns 0 otherwise. | |
218 | * | |
219 | * May also be invoked from trm290.c | |
220 | */ | |
221 | ||
222 | int ide_build_dmatable (ide_drive_t *drive, struct request *rq) | |
223 | { | |
224 | ide_hwif_t *hwif = HWIF(drive); | |
225 | unsigned int *table = hwif->dmatable_cpu; | |
226 | unsigned int is_trm290 = (hwif->chipset == ide_trm290) ? 1 : 0; | |
227 | unsigned int count = 0; | |
228 | int i; | |
229 | struct scatterlist *sg; | |
230 | ||
231 | hwif->sg_nents = i = ide_build_sglist(drive, rq); | |
232 | ||
233 | if (!i) | |
234 | return 0; | |
235 | ||
236 | sg = hwif->sg_table; | |
237 | while (i) { | |
238 | u32 cur_addr; | |
239 | u32 cur_len; | |
240 | ||
241 | cur_addr = sg_dma_address(sg); | |
242 | cur_len = sg_dma_len(sg); | |
243 | ||
244 | /* | |
245 | * Fill in the dma table, without crossing any 64kB boundaries. | |
246 | * Most hardware requires 16-bit alignment of all blocks, | |
247 | * but the trm290 requires 32-bit alignment. | |
248 | */ | |
249 | ||
250 | while (cur_len) { | |
251 | if (count++ >= PRD_ENTRIES) { | |
252 | printk(KERN_ERR "%s: DMA table too small\n", drive->name); | |
253 | goto use_pio_instead; | |
254 | } else { | |
255 | u32 xcount, bcount = 0x10000 - (cur_addr & 0xffff); | |
256 | ||
257 | if (bcount > cur_len) | |
258 | bcount = cur_len; | |
259 | *table++ = cpu_to_le32(cur_addr); | |
260 | xcount = bcount & 0xffff; | |
261 | if (is_trm290) | |
262 | xcount = ((xcount >> 2) - 1) << 16; | |
263 | if (xcount == 0x0000) { | |
264 | /* | |
265 | * Most chipsets correctly interpret a length of 0x0000 as 64KB, | |
266 | * but at least one (e.g. CS5530) misinterprets it as zero (!). | |
267 | * So here we break the 64KB entry into two 32KB entries instead. | |
268 | */ | |
269 | if (count++ >= PRD_ENTRIES) { | |
270 | printk(KERN_ERR "%s: DMA table too small\n", drive->name); | |
271 | goto use_pio_instead; | |
272 | } | |
273 | *table++ = cpu_to_le32(0x8000); | |
274 | *table++ = cpu_to_le32(cur_addr + 0x8000); | |
275 | xcount = 0x8000; | |
276 | } | |
277 | *table++ = cpu_to_le32(xcount); | |
278 | cur_addr += bcount; | |
279 | cur_len -= bcount; | |
280 | } | |
281 | } | |
282 | ||
55c16a70 | 283 | sg = sg_next(sg); |
1da177e4 LT |
284 | i--; |
285 | } | |
286 | ||
287 | if (count) { | |
288 | if (!is_trm290) | |
289 | *--table |= cpu_to_le32(0x80000000); | |
290 | return count; | |
291 | } | |
292 | printk(KERN_ERR "%s: empty DMA table?\n", drive->name); | |
293 | use_pio_instead: | |
294 | pci_unmap_sg(hwif->pci_dev, | |
295 | hwif->sg_table, | |
296 | hwif->sg_nents, | |
297 | hwif->sg_dma_direction); | |
298 | return 0; /* revert to PIO for this request */ | |
299 | } | |
300 | ||
301 | EXPORT_SYMBOL_GPL(ide_build_dmatable); | |
302 | ||
303 | /** | |
304 | * ide_destroy_dmatable - clean up DMA mapping | |
305 | * @drive: The drive to unmap | |
306 | * | |
307 | * Teardown mappings after DMA has completed. This must be called | |
308 | * after the completion of each use of ide_build_dmatable and before | |
309 | * the next use of ide_build_dmatable. Failure to do so will cause | |
310 | * an oops as only one mapping can be live for each target at a given | |
311 | * time. | |
312 | */ | |
313 | ||
314 | void ide_destroy_dmatable (ide_drive_t *drive) | |
315 | { | |
316 | struct pci_dev *dev = HWIF(drive)->pci_dev; | |
317 | struct scatterlist *sg = HWIF(drive)->sg_table; | |
318 | int nents = HWIF(drive)->sg_nents; | |
319 | ||
320 | pci_unmap_sg(dev, sg, nents, HWIF(drive)->sg_dma_direction); | |
321 | } | |
322 | ||
323 | EXPORT_SYMBOL_GPL(ide_destroy_dmatable); | |
324 | ||
325 | /** | |
326 | * config_drive_for_dma - attempt to activate IDE DMA | |
327 | * @drive: the drive to place in DMA mode | |
328 | * | |
329 | * If the drive supports at least mode 2 DMA or UDMA of any kind | |
330 | * then attempt to place it into DMA mode. Drives that are known to | |
331 | * support DMA but predate the DMA properties or that are known | |
332 | * to have DMA handling bugs are also set up appropriately based | |
333 | * on the good/bad drive lists. | |
334 | */ | |
335 | ||
336 | static int config_drive_for_dma (ide_drive_t *drive) | |
337 | { | |
1116fae5 | 338 | ide_hwif_t *hwif = drive->hwif; |
1da177e4 | 339 | struct hd_driveid *id = drive->id; |
1da177e4 | 340 | |
1116fae5 | 341 | if (drive->media != ide_disk && hwif->atapi_dma == 0) |
0ae2e178 | 342 | return 0; |
1116fae5 | 343 | |
0ae2e178 BZ |
344 | /* |
345 | * Enable DMA on any drive that has | |
346 | * UltraDMA (mode 0/1/2/3/4/5/6) enabled | |
347 | */ | |
348 | if ((id->field_valid & 4) && ((id->dma_ultra >> 8) & 0x7f)) | |
349 | return 1; | |
350 | ||
351 | /* | |
352 | * Enable DMA on any drive that has mode2 DMA | |
353 | * (multi or single) enabled | |
354 | */ | |
355 | if (id->field_valid & 2) /* regular DMA */ | |
356 | if ((id->dma_mword & 0x404) == 0x404 || | |
357 | (id->dma_1word & 0x404) == 0x404) | |
358 | return 1; | |
3608b5d7 | 359 | |
0ae2e178 BZ |
360 | /* Consult the list of known "good" drives */ |
361 | if (ide_dma_good_drive(drive)) | |
362 | return 1; | |
363 | ||
364 | return 0; | |
1da177e4 LT |
365 | } |
366 | ||
367 | /** | |
368 | * dma_timer_expiry - handle a DMA timeout | |
369 | * @drive: Drive that timed out | |
370 | * | |
371 | * An IDE DMA transfer timed out. In the event of an error we ask | |
372 | * the driver to resolve the problem, if a DMA transfer is still | |
373 | * in progress we continue to wait (arguably we need to add a | |
374 | * secondary 'I don't care what the drive thinks' timeout here) | |
375 | * Finally if we have an interrupt we let it complete the I/O. | |
376 | * But only one time - we clear expiry and if it's still not | |
377 | * completed after WAIT_CMD, we error and retry in PIO. | |
378 | * This can occur if an interrupt is lost or due to hang or bugs. | |
379 | */ | |
380 | ||
381 | static int dma_timer_expiry (ide_drive_t *drive) | |
382 | { | |
383 | ide_hwif_t *hwif = HWIF(drive); | |
384 | u8 dma_stat = hwif->INB(hwif->dma_status); | |
385 | ||
386 | printk(KERN_WARNING "%s: dma_timer_expiry: dma status == 0x%02x\n", | |
387 | drive->name, dma_stat); | |
388 | ||
389 | if ((dma_stat & 0x18) == 0x18) /* BUSY Stupid Early Timer !! */ | |
390 | return WAIT_CMD; | |
391 | ||
392 | HWGROUP(drive)->expiry = NULL; /* one free ride for now */ | |
393 | ||
394 | /* 1 dmaing, 2 error, 4 intr */ | |
395 | if (dma_stat & 2) /* ERROR */ | |
396 | return -1; | |
397 | ||
398 | if (dma_stat & 1) /* DMAing */ | |
399 | return WAIT_CMD; | |
400 | ||
401 | if (dma_stat & 4) /* Got an Interrupt */ | |
402 | return WAIT_CMD; | |
403 | ||
404 | return 0; /* Status is unknown -- reset the bus */ | |
405 | } | |
406 | ||
407 | /** | |
7469aaf6 | 408 | * ide_dma_host_off - Generic DMA kill |
1da177e4 LT |
409 | * @drive: drive to control |
410 | * | |
411 | * Perform the generic IDE controller DMA off operation. This | |
412 | * works for most IDE bus mastering controllers | |
413 | */ | |
414 | ||
7469aaf6 | 415 | void ide_dma_host_off(ide_drive_t *drive) |
1da177e4 LT |
416 | { |
417 | ide_hwif_t *hwif = HWIF(drive); | |
418 | u8 unit = (drive->select.b.unit & 0x01); | |
419 | u8 dma_stat = hwif->INB(hwif->dma_status); | |
420 | ||
421 | hwif->OUTB((dma_stat & ~(1<<(5+unit))), hwif->dma_status); | |
1da177e4 LT |
422 | } |
423 | ||
7469aaf6 | 424 | EXPORT_SYMBOL(ide_dma_host_off); |
1da177e4 LT |
425 | |
426 | /** | |
7469aaf6 | 427 | * ide_dma_off_quietly - Generic DMA kill |
1da177e4 LT |
428 | * @drive: drive to control |
429 | * | |
430 | * Turn off the current DMA on this IDE controller. | |
431 | */ | |
432 | ||
7469aaf6 | 433 | void ide_dma_off_quietly(ide_drive_t *drive) |
1da177e4 LT |
434 | { |
435 | drive->using_dma = 0; | |
436 | ide_toggle_bounce(drive, 0); | |
437 | ||
7469aaf6 | 438 | drive->hwif->dma_host_off(drive); |
1da177e4 LT |
439 | } |
440 | ||
7469aaf6 | 441 | EXPORT_SYMBOL(ide_dma_off_quietly); |
1da177e4 LT |
442 | #endif /* CONFIG_BLK_DEV_IDEDMA_PCI */ |
443 | ||
444 | /** | |
7469aaf6 | 445 | * ide_dma_off - disable DMA on a device |
1da177e4 LT |
446 | * @drive: drive to disable DMA on |
447 | * | |
448 | * Disable IDE DMA for a device on this IDE controller. | |
449 | * Inform the user that DMA has been disabled. | |
450 | */ | |
451 | ||
7469aaf6 | 452 | void ide_dma_off(ide_drive_t *drive) |
1da177e4 LT |
453 | { |
454 | printk(KERN_INFO "%s: DMA disabled\n", drive->name); | |
7469aaf6 | 455 | drive->hwif->dma_off_quietly(drive); |
1da177e4 LT |
456 | } |
457 | ||
7469aaf6 | 458 | EXPORT_SYMBOL(ide_dma_off); |
1da177e4 LT |
459 | |
460 | #ifdef CONFIG_BLK_DEV_IDEDMA_PCI | |
461 | /** | |
ccf35289 | 462 | * ide_dma_host_on - Enable DMA on a host |
1da177e4 LT |
463 | * @drive: drive to enable for DMA |
464 | * | |
465 | * Enable DMA on an IDE controller following generic bus mastering | |
466 | * IDE controller behaviour | |
467 | */ | |
ccf35289 BZ |
468 | |
469 | void ide_dma_host_on(ide_drive_t *drive) | |
1da177e4 LT |
470 | { |
471 | if (drive->using_dma) { | |
472 | ide_hwif_t *hwif = HWIF(drive); | |
473 | u8 unit = (drive->select.b.unit & 0x01); | |
474 | u8 dma_stat = hwif->INB(hwif->dma_status); | |
475 | ||
476 | hwif->OUTB((dma_stat|(1<<(5+unit))), hwif->dma_status); | |
1da177e4 | 477 | } |
1da177e4 LT |
478 | } |
479 | ||
ccf35289 | 480 | EXPORT_SYMBOL(ide_dma_host_on); |
1da177e4 LT |
481 | |
482 | /** | |
483 | * __ide_dma_on - Enable DMA on a device | |
484 | * @drive: drive to enable DMA on | |
485 | * | |
486 | * Enable IDE DMA for a device on this IDE controller. | |
487 | */ | |
488 | ||
489 | int __ide_dma_on (ide_drive_t *drive) | |
490 | { | |
491 | /* consult the list of known "bad" drives */ | |
492 | if (__ide_dma_bad_drive(drive)) | |
493 | return 1; | |
494 | ||
495 | drive->using_dma = 1; | |
496 | ide_toggle_bounce(drive, 1); | |
497 | ||
ccf35289 | 498 | drive->hwif->dma_host_on(drive); |
1da177e4 LT |
499 | |
500 | return 0; | |
501 | } | |
502 | ||
503 | EXPORT_SYMBOL(__ide_dma_on); | |
504 | ||
1da177e4 LT |
505 | /** |
506 | * ide_dma_setup - begin a DMA phase | |
507 | * @drive: target device | |
508 | * | |
509 | * Build an IDE DMA PRD (IDE speak for scatter gather table) | |
510 | * and then set up the DMA transfer registers for a device | |
511 | * that follows generic IDE PCI DMA behaviour. Controllers can | |
512 | * override this function if they need to | |
513 | * | |
514 | * Returns 0 on success. If a PIO fallback is required then 1 | |
515 | * is returned. | |
516 | */ | |
517 | ||
518 | int ide_dma_setup(ide_drive_t *drive) | |
519 | { | |
520 | ide_hwif_t *hwif = drive->hwif; | |
521 | struct request *rq = HWGROUP(drive)->rq; | |
522 | unsigned int reading; | |
523 | u8 dma_stat; | |
524 | ||
525 | if (rq_data_dir(rq)) | |
526 | reading = 0; | |
527 | else | |
528 | reading = 1 << 3; | |
529 | ||
530 | /* fall back to pio! */ | |
531 | if (!ide_build_dmatable(drive, rq)) { | |
532 | ide_map_sg(drive, rq); | |
533 | return 1; | |
534 | } | |
535 | ||
536 | /* PRD table */ | |
2ad1e558 | 537 | if (hwif->mmio) |
0ecdca26 BZ |
538 | writel(hwif->dmatable_dma, (void __iomem *)hwif->dma_prdtable); |
539 | else | |
540 | outl(hwif->dmatable_dma, hwif->dma_prdtable); | |
1da177e4 LT |
541 | |
542 | /* specify r/w */ | |
543 | hwif->OUTB(reading, hwif->dma_command); | |
544 | ||
545 | /* read dma_status for INTR & ERROR flags */ | |
546 | dma_stat = hwif->INB(hwif->dma_status); | |
547 | ||
548 | /* clear INTR & ERROR flags */ | |
549 | hwif->OUTB(dma_stat|6, hwif->dma_status); | |
550 | drive->waiting_for_dma = 1; | |
551 | return 0; | |
552 | } | |
553 | ||
554 | EXPORT_SYMBOL_GPL(ide_dma_setup); | |
555 | ||
556 | static void ide_dma_exec_cmd(ide_drive_t *drive, u8 command) | |
557 | { | |
558 | /* issue cmd to drive */ | |
559 | ide_execute_command(drive, command, &ide_dma_intr, 2*WAIT_CMD, dma_timer_expiry); | |
560 | } | |
561 | ||
562 | void ide_dma_start(ide_drive_t *drive) | |
563 | { | |
564 | ide_hwif_t *hwif = HWIF(drive); | |
565 | u8 dma_cmd = hwif->INB(hwif->dma_command); | |
566 | ||
567 | /* Note that this is done *after* the cmd has | |
568 | * been issued to the drive, as per the BM-IDE spec. | |
569 | * The Promise Ultra33 doesn't work correctly when | |
570 | * we do this part before issuing the drive cmd. | |
571 | */ | |
572 | /* start DMA */ | |
573 | hwif->OUTB(dma_cmd|1, hwif->dma_command); | |
574 | hwif->dma = 1; | |
575 | wmb(); | |
576 | } | |
577 | ||
578 | EXPORT_SYMBOL_GPL(ide_dma_start); | |
579 | ||
580 | /* returns 1 on error, 0 otherwise */ | |
581 | int __ide_dma_end (ide_drive_t *drive) | |
582 | { | |
583 | ide_hwif_t *hwif = HWIF(drive); | |
584 | u8 dma_stat = 0, dma_cmd = 0; | |
585 | ||
586 | drive->waiting_for_dma = 0; | |
587 | /* get dma_command mode */ | |
588 | dma_cmd = hwif->INB(hwif->dma_command); | |
589 | /* stop DMA */ | |
590 | hwif->OUTB(dma_cmd&~1, hwif->dma_command); | |
591 | /* get DMA status */ | |
592 | dma_stat = hwif->INB(hwif->dma_status); | |
593 | /* clear the INTR & ERROR bits */ | |
594 | hwif->OUTB(dma_stat|6, hwif->dma_status); | |
595 | /* purge DMA mappings */ | |
596 | ide_destroy_dmatable(drive); | |
597 | /* verify good DMA status */ | |
598 | hwif->dma = 0; | |
599 | wmb(); | |
600 | return (dma_stat & 7) != 4 ? (0x10 | dma_stat) : 0; | |
601 | } | |
602 | ||
603 | EXPORT_SYMBOL(__ide_dma_end); | |
604 | ||
605 | /* returns 1 if dma irq issued, 0 otherwise */ | |
606 | static int __ide_dma_test_irq(ide_drive_t *drive) | |
607 | { | |
608 | ide_hwif_t *hwif = HWIF(drive); | |
609 | u8 dma_stat = hwif->INB(hwif->dma_status); | |
610 | ||
611 | #if 0 /* do not set unless you know what you are doing */ | |
612 | if (dma_stat & 4) { | |
613 | u8 stat = hwif->INB(IDE_STATUS_REG); | |
614 | hwif->OUTB(hwif->dma_status, dma_stat & 0xE4); | |
615 | } | |
616 | #endif | |
617 | /* return 1 if INTR asserted */ | |
618 | if ((dma_stat & 4) == 4) | |
619 | return 1; | |
620 | if (!drive->waiting_for_dma) | |
621 | printk(KERN_WARNING "%s: (%s) called while not waiting\n", | |
622 | drive->name, __FUNCTION__); | |
623 | return 0; | |
624 | } | |
0ae2e178 BZ |
625 | #else |
626 | static inline int config_drive_for_dma(ide_drive_t *drive) { return 0; } | |
1da177e4 LT |
627 | #endif /* CONFIG_BLK_DEV_IDEDMA_PCI */ |
628 | ||
629 | int __ide_dma_bad_drive (ide_drive_t *drive) | |
630 | { | |
631 | struct hd_driveid *id = drive->id; | |
632 | ||
65e5f2e3 | 633 | int blacklist = ide_in_drive_list(id, drive_blacklist); |
1da177e4 LT |
634 | if (blacklist) { |
635 | printk(KERN_WARNING "%s: Disabling (U)DMA for %s (blacklisted)\n", | |
636 | drive->name, id->model); | |
637 | return blacklist; | |
638 | } | |
639 | return 0; | |
640 | } | |
641 | ||
642 | EXPORT_SYMBOL(__ide_dma_bad_drive); | |
643 | ||
2d5eaa6d BZ |
644 | static const u8 xfer_mode_bases[] = { |
645 | XFER_UDMA_0, | |
646 | XFER_MW_DMA_0, | |
647 | XFER_SW_DMA_0, | |
648 | }; | |
649 | ||
7670df73 | 650 | static unsigned int ide_get_mode_mask(ide_drive_t *drive, u8 base, u8 req_mode) |
2d5eaa6d BZ |
651 | { |
652 | struct hd_driveid *id = drive->id; | |
653 | ide_hwif_t *hwif = drive->hwif; | |
654 | unsigned int mask = 0; | |
655 | ||
656 | switch(base) { | |
657 | case XFER_UDMA_0: | |
658 | if ((id->field_valid & 4) == 0) | |
659 | break; | |
660 | ||
2d5eaa6d | 661 | if (hwif->udma_filter) |
851dd33b SS |
662 | mask = hwif->udma_filter(drive); |
663 | else | |
664 | mask = hwif->ultra_mask; | |
665 | mask &= id->dma_ultra; | |
2d5eaa6d | 666 | |
7670df73 BZ |
667 | /* |
668 | * avoid false cable warning from eighty_ninty_three() | |
669 | */ | |
670 | if (req_mode > XFER_UDMA_2) { | |
671 | if ((mask & 0x78) && (eighty_ninty_three(drive) == 0)) | |
672 | mask &= 0x07; | |
673 | } | |
2d5eaa6d BZ |
674 | break; |
675 | case XFER_MW_DMA_0: | |
b4e44369 SS |
676 | if ((id->field_valid & 2) == 0) |
677 | break; | |
678 | if (hwif->mdma_filter) | |
679 | mask = hwif->mdma_filter(drive); | |
680 | else | |
681 | mask = hwif->mwdma_mask; | |
682 | mask &= id->dma_mword; | |
2d5eaa6d BZ |
683 | break; |
684 | case XFER_SW_DMA_0: | |
15a4f943 | 685 | if (id->field_valid & 2) { |
3649c06e | 686 | mask = id->dma_1word & hwif->swdma_mask; |
15a4f943 BZ |
687 | } else if (id->tDMA) { |
688 | /* | |
689 | * ide_fix_driveid() doesn't convert ->tDMA to the | |
690 | * CPU endianness so we need to do it here | |
691 | */ | |
692 | u8 mode = le16_to_cpu(id->tDMA); | |
693 | ||
694 | /* | |
695 | * if the mode is valid convert it to the mask | |
696 | * (the maximum allowed mode is XFER_SW_DMA_2) | |
697 | */ | |
698 | if (mode <= 2) | |
699 | mask = ((2 << mode) - 1) & hwif->swdma_mask; | |
700 | } | |
2d5eaa6d BZ |
701 | break; |
702 | default: | |
703 | BUG(); | |
704 | break; | |
705 | } | |
706 | ||
707 | return mask; | |
708 | } | |
709 | ||
710 | /** | |
7670df73 | 711 | * ide_find_dma_mode - compute DMA speed |
2d5eaa6d | 712 | * @drive: IDE device |
7670df73 BZ |
713 | * @req_mode: requested mode |
714 | * | |
715 | * Checks the drive/host capabilities and finds the speed to use for | |
716 | * the DMA transfer. The speed is then limited by the requested mode. | |
2d5eaa6d | 717 | * |
7670df73 BZ |
718 | * Returns 0 if the drive/host combination is incapable of DMA transfers |
719 | * or if the requested mode is not a DMA mode. | |
2d5eaa6d BZ |
720 | */ |
721 | ||
7670df73 | 722 | u8 ide_find_dma_mode(ide_drive_t *drive, u8 req_mode) |
2d5eaa6d BZ |
723 | { |
724 | ide_hwif_t *hwif = drive->hwif; | |
725 | unsigned int mask; | |
726 | int x, i; | |
727 | u8 mode = 0; | |
728 | ||
729 | if (drive->media != ide_disk && hwif->atapi_dma == 0) | |
730 | return 0; | |
731 | ||
732 | for (i = 0; i < ARRAY_SIZE(xfer_mode_bases); i++) { | |
7670df73 BZ |
733 | if (req_mode < xfer_mode_bases[i]) |
734 | continue; | |
735 | mask = ide_get_mode_mask(drive, xfer_mode_bases[i], req_mode); | |
2d5eaa6d BZ |
736 | x = fls(mask) - 1; |
737 | if (x >= 0) { | |
738 | mode = xfer_mode_bases[i] + x; | |
739 | break; | |
740 | } | |
741 | } | |
742 | ||
75d7d963 BZ |
743 | if (hwif->chipset == ide_acorn && mode == 0) { |
744 | /* | |
745 | * is this correct? | |
746 | */ | |
747 | if (ide_dma_good_drive(drive) && drive->id->eide_dma_time < 150) | |
748 | mode = XFER_MW_DMA_1; | |
749 | } | |
750 | ||
2d5eaa6d BZ |
751 | printk(KERN_DEBUG "%s: selected mode 0x%x\n", drive->name, mode); |
752 | ||
7670df73 | 753 | return min(mode, req_mode); |
2d5eaa6d BZ |
754 | } |
755 | ||
7670df73 | 756 | EXPORT_SYMBOL_GPL(ide_find_dma_mode); |
2d5eaa6d | 757 | |
0ae2e178 | 758 | static int ide_tune_dma(ide_drive_t *drive) |
29e744d0 BZ |
759 | { |
760 | u8 speed; | |
761 | ||
9ff6f72f | 762 | if (noautodma || (drive->id->capability & 1) == 0) |
122ab088 BZ |
763 | return 0; |
764 | ||
765 | /* consult the list of known "bad" drives */ | |
766 | if (__ide_dma_bad_drive(drive)) | |
29e744d0 BZ |
767 | return 0; |
768 | ||
0ae2e178 BZ |
769 | if (drive->hwif->host_flags & IDE_HFLAG_TRUST_BIOS_FOR_DMA) |
770 | return config_drive_for_dma(drive); | |
771 | ||
29e744d0 BZ |
772 | speed = ide_max_dma_mode(drive); |
773 | ||
774 | if (!speed) | |
775 | return 0; | |
776 | ||
88b2b32b BZ |
777 | if (drive->hwif->host_flags & IDE_HFLAG_NO_SET_MODE) |
778 | return 0; | |
779 | ||
780 | if (ide_set_dma_mode(drive, speed)) | |
4728d546 | 781 | return 0; |
29e744d0 | 782 | |
4728d546 | 783 | return 1; |
29e744d0 BZ |
784 | } |
785 | ||
0ae2e178 BZ |
786 | static int ide_dma_check(ide_drive_t *drive) |
787 | { | |
788 | ide_hwif_t *hwif = drive->hwif; | |
789 | int vdma = (hwif->host_flags & IDE_HFLAG_VDMA)? 1 : 0; | |
790 | ||
791 | if (!vdma && ide_tune_dma(drive)) | |
792 | return 0; | |
793 | ||
794 | /* TODO: always do PIO fallback */ | |
795 | if (hwif->host_flags & IDE_HFLAG_TRUST_BIOS_FOR_DMA) | |
796 | return -1; | |
797 | ||
798 | ide_set_max_pio(drive); | |
799 | ||
800 | return vdma ? 0 : -1; | |
801 | } | |
802 | ||
1da177e4 LT |
803 | void ide_dma_verbose(ide_drive_t *drive) |
804 | { | |
805 | struct hd_driveid *id = drive->id; | |
806 | ide_hwif_t *hwif = HWIF(drive); | |
807 | ||
808 | if (id->field_valid & 4) { | |
809 | if ((id->dma_ultra >> 8) && (id->dma_mword >> 8)) | |
810 | goto bug_dma_off; | |
811 | if (id->dma_ultra & ((id->dma_ultra >> 8) & hwif->ultra_mask)) { | |
812 | if (((id->dma_ultra >> 11) & 0x1F) && | |
813 | eighty_ninty_three(drive)) { | |
814 | if ((id->dma_ultra >> 15) & 1) { | |
815 | printk(", UDMA(mode 7)"); | |
816 | } else if ((id->dma_ultra >> 14) & 1) { | |
817 | printk(", UDMA(133)"); | |
818 | } else if ((id->dma_ultra >> 13) & 1) { | |
819 | printk(", UDMA(100)"); | |
820 | } else if ((id->dma_ultra >> 12) & 1) { | |
821 | printk(", UDMA(66)"); | |
822 | } else if ((id->dma_ultra >> 11) & 1) { | |
823 | printk(", UDMA(44)"); | |
824 | } else | |
825 | goto mode_two; | |
826 | } else { | |
827 | mode_two: | |
828 | if ((id->dma_ultra >> 10) & 1) { | |
829 | printk(", UDMA(33)"); | |
830 | } else if ((id->dma_ultra >> 9) & 1) { | |
831 | printk(", UDMA(25)"); | |
832 | } else if ((id->dma_ultra >> 8) & 1) { | |
833 | printk(", UDMA(16)"); | |
834 | } | |
835 | } | |
836 | } else { | |
837 | printk(", (U)DMA"); /* Can be BIOS-enabled! */ | |
838 | } | |
839 | } else if (id->field_valid & 2) { | |
840 | if ((id->dma_mword >> 8) && (id->dma_1word >> 8)) | |
841 | goto bug_dma_off; | |
842 | printk(", DMA"); | |
843 | } else if (id->field_valid & 1) { | |
0a8348d0 | 844 | goto bug_dma_off; |
1da177e4 LT |
845 | } |
846 | return; | |
847 | bug_dma_off: | |
848 | printk(", BUG DMA OFF"); | |
7469aaf6 | 849 | hwif->dma_off_quietly(drive); |
1da177e4 LT |
850 | return; |
851 | } | |
852 | ||
853 | EXPORT_SYMBOL(ide_dma_verbose); | |
854 | ||
3608b5d7 BZ |
855 | int ide_set_dma(ide_drive_t *drive) |
856 | { | |
857 | ide_hwif_t *hwif = drive->hwif; | |
858 | int rc; | |
859 | ||
0ae2e178 | 860 | rc = ide_dma_check(drive); |
3608b5d7 BZ |
861 | |
862 | switch(rc) { | |
863 | case -1: /* DMA needs to be disabled */ | |
7469aaf6 | 864 | hwif->dma_off_quietly(drive); |
6f5050a9 | 865 | return -1; |
3608b5d7 BZ |
866 | case 0: /* DMA needs to be enabled */ |
867 | return hwif->ide_dma_on(drive); | |
868 | case 1: /* DMA setting cannot be changed */ | |
869 | break; | |
870 | default: | |
871 | BUG(); | |
872 | break; | |
873 | } | |
874 | ||
875 | return rc; | |
876 | } | |
877 | ||
1da177e4 | 878 | #ifdef CONFIG_BLK_DEV_IDEDMA_PCI |
841d2a9b | 879 | void ide_dma_lost_irq (ide_drive_t *drive) |
1da177e4 LT |
880 | { |
881 | printk("%s: DMA interrupt recovery\n", drive->name); | |
1da177e4 LT |
882 | } |
883 | ||
841d2a9b | 884 | EXPORT_SYMBOL(ide_dma_lost_irq); |
1da177e4 | 885 | |
c283f5db | 886 | void ide_dma_timeout (ide_drive_t *drive) |
1da177e4 | 887 | { |
c283f5db SS |
888 | ide_hwif_t *hwif = HWIF(drive); |
889 | ||
1da177e4 | 890 | printk(KERN_ERR "%s: timeout waiting for DMA\n", drive->name); |
1da177e4 | 891 | |
c283f5db SS |
892 | if (hwif->ide_dma_test_irq(drive)) |
893 | return; | |
894 | ||
895 | hwif->ide_dma_end(drive); | |
1da177e4 LT |
896 | } |
897 | ||
c283f5db | 898 | EXPORT_SYMBOL(ide_dma_timeout); |
1da177e4 LT |
899 | |
900 | /* | |
901 | * Needed for allowing full modular support of ide-driver | |
902 | */ | |
903 | static int ide_release_dma_engine(ide_hwif_t *hwif) | |
904 | { | |
905 | if (hwif->dmatable_cpu) { | |
906 | pci_free_consistent(hwif->pci_dev, | |
907 | PRD_ENTRIES * PRD_BYTES, | |
908 | hwif->dmatable_cpu, | |
909 | hwif->dmatable_dma); | |
910 | hwif->dmatable_cpu = NULL; | |
911 | } | |
912 | return 1; | |
913 | } | |
914 | ||
915 | static int ide_release_iomio_dma(ide_hwif_t *hwif) | |
916 | { | |
1da177e4 | 917 | release_region(hwif->dma_base, 8); |
020e322d SS |
918 | if (hwif->extra_ports) |
919 | release_region(hwif->extra_base, hwif->extra_ports); | |
1da177e4 LT |
920 | return 1; |
921 | } | |
922 | ||
923 | /* | |
924 | * Needed for allowing full modular support of ide-driver | |
925 | */ | |
dc844e05 | 926 | int ide_release_dma(ide_hwif_t *hwif) |
1da177e4 | 927 | { |
dc844e05 SS |
928 | ide_release_dma_engine(hwif); |
929 | ||
2ad1e558 | 930 | if (hwif->mmio) |
1da177e4 | 931 | return 1; |
dc844e05 SS |
932 | else |
933 | return ide_release_iomio_dma(hwif); | |
1da177e4 LT |
934 | } |
935 | ||
936 | static int ide_allocate_dma_engine(ide_hwif_t *hwif) | |
937 | { | |
938 | hwif->dmatable_cpu = pci_alloc_consistent(hwif->pci_dev, | |
939 | PRD_ENTRIES * PRD_BYTES, | |
940 | &hwif->dmatable_dma); | |
941 | ||
942 | if (hwif->dmatable_cpu) | |
943 | return 0; | |
944 | ||
dc844e05 SS |
945 | printk(KERN_ERR "%s: -- Error, unable to allocate DMA table.\n", |
946 | hwif->cds->name); | |
1da177e4 | 947 | |
1da177e4 LT |
948 | return 1; |
949 | } | |
950 | ||
951 | static int ide_mapped_mmio_dma(ide_hwif_t *hwif, unsigned long base, unsigned int ports) | |
952 | { | |
953 | printk(KERN_INFO " %s: MMIO-DMA ", hwif->name); | |
954 | ||
020e322d | 955 | hwif->dma_base = base; |
1da177e4 LT |
956 | |
957 | if(hwif->mate) | |
958 | hwif->dma_master = (hwif->channel) ? hwif->mate->dma_base : base; | |
959 | else | |
960 | hwif->dma_master = base; | |
961 | return 0; | |
962 | } | |
963 | ||
964 | static int ide_iomio_dma(ide_hwif_t *hwif, unsigned long base, unsigned int ports) | |
965 | { | |
966 | printk(KERN_INFO " %s: BM-DMA at 0x%04lx-0x%04lx", | |
020e322d SS |
967 | hwif->name, base, base + ports - 1); |
968 | ||
1da177e4 LT |
969 | if (!request_region(base, ports, hwif->name)) { |
970 | printk(" -- Error, ports in use.\n"); | |
971 | return 1; | |
972 | } | |
020e322d | 973 | |
1da177e4 | 974 | hwif->dma_base = base; |
020e322d SS |
975 | |
976 | if (hwif->cds->extra) { | |
977 | hwif->extra_base = base + (hwif->channel ? 8 : 16); | |
978 | ||
979 | if (!hwif->mate || !hwif->mate->extra_ports) { | |
980 | if (!request_region(hwif->extra_base, | |
981 | hwif->cds->extra, hwif->cds->name)) { | |
982 | printk(" -- Error, extra ports in use.\n"); | |
983 | release_region(base, ports); | |
984 | return 1; | |
985 | } | |
986 | hwif->extra_ports = hwif->cds->extra; | |
987 | } | |
1da177e4 | 988 | } |
020e322d | 989 | |
1da177e4 | 990 | if(hwif->mate) |
3f63c5e8 | 991 | hwif->dma_master = (hwif->channel) ? hwif->mate->dma_base:base; |
1da177e4 LT |
992 | else |
993 | hwif->dma_master = base; | |
1da177e4 LT |
994 | return 0; |
995 | } | |
996 | ||
997 | static int ide_dma_iobase(ide_hwif_t *hwif, unsigned long base, unsigned int ports) | |
998 | { | |
2ad1e558 | 999 | if (hwif->mmio) |
1da177e4 | 1000 | return ide_mapped_mmio_dma(hwif, base,ports); |
2ad1e558 | 1001 | |
1da177e4 LT |
1002 | return ide_iomio_dma(hwif, base, ports); |
1003 | } | |
1004 | ||
1005 | /* | |
1006 | * This can be called for a dynamically installed interface. Don't __init it | |
1007 | */ | |
1008 | void ide_setup_dma (ide_hwif_t *hwif, unsigned long dma_base, unsigned int num_ports) | |
1009 | { | |
1010 | if (ide_dma_iobase(hwif, dma_base, num_ports)) | |
1011 | return; | |
1012 | ||
1013 | if (ide_allocate_dma_engine(hwif)) { | |
1014 | ide_release_dma(hwif); | |
1015 | return; | |
1016 | } | |
1017 | ||
1018 | if (!(hwif->dma_command)) | |
1019 | hwif->dma_command = hwif->dma_base; | |
1020 | if (!(hwif->dma_vendor1)) | |
1021 | hwif->dma_vendor1 = (hwif->dma_base + 1); | |
1022 | if (!(hwif->dma_status)) | |
1023 | hwif->dma_status = (hwif->dma_base + 2); | |
1024 | if (!(hwif->dma_vendor3)) | |
1025 | hwif->dma_vendor3 = (hwif->dma_base + 3); | |
1026 | if (!(hwif->dma_prdtable)) | |
1027 | hwif->dma_prdtable = (hwif->dma_base + 4); | |
1028 | ||
7469aaf6 BZ |
1029 | if (!hwif->dma_off_quietly) |
1030 | hwif->dma_off_quietly = &ide_dma_off_quietly; | |
1031 | if (!hwif->dma_host_off) | |
1032 | hwif->dma_host_off = &ide_dma_host_off; | |
1da177e4 LT |
1033 | if (!hwif->ide_dma_on) |
1034 | hwif->ide_dma_on = &__ide_dma_on; | |
ccf35289 BZ |
1035 | if (!hwif->dma_host_on) |
1036 | hwif->dma_host_on = &ide_dma_host_on; | |
1da177e4 LT |
1037 | if (!hwif->dma_setup) |
1038 | hwif->dma_setup = &ide_dma_setup; | |
1039 | if (!hwif->dma_exec_cmd) | |
1040 | hwif->dma_exec_cmd = &ide_dma_exec_cmd; | |
1041 | if (!hwif->dma_start) | |
1042 | hwif->dma_start = &ide_dma_start; | |
1043 | if (!hwif->ide_dma_end) | |
1044 | hwif->ide_dma_end = &__ide_dma_end; | |
1045 | if (!hwif->ide_dma_test_irq) | |
1046 | hwif->ide_dma_test_irq = &__ide_dma_test_irq; | |
c283f5db SS |
1047 | if (!hwif->dma_timeout) |
1048 | hwif->dma_timeout = &ide_dma_timeout; | |
841d2a9b SS |
1049 | if (!hwif->dma_lost_irq) |
1050 | hwif->dma_lost_irq = &ide_dma_lost_irq; | |
1da177e4 LT |
1051 | |
1052 | if (hwif->chipset != ide_trm290) { | |
1053 | u8 dma_stat = hwif->INB(hwif->dma_status); | |
1054 | printk(", BIOS settings: %s:%s, %s:%s", | |
1055 | hwif->drives[0].name, (dma_stat & 0x20) ? "DMA" : "pio", | |
1056 | hwif->drives[1].name, (dma_stat & 0x40) ? "DMA" : "pio"); | |
1057 | } | |
1058 | printk("\n"); | |
1059 | ||
125e1874 | 1060 | BUG_ON(!hwif->dma_master); |
1da177e4 LT |
1061 | } |
1062 | ||
1063 | EXPORT_SYMBOL_GPL(ide_setup_dma); | |
1064 | #endif /* CONFIG_BLK_DEV_IDEDMA_PCI */ |