Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
0271fc2d | 2 | * Copyright (c) 2003-2006 Silicon Graphics, Inc. All Rights Reserved. |
1da177e4 LT |
3 | * |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms of version 2 of the GNU General Public License | |
6 | * as published by the Free Software Foundation. | |
7 | * | |
8 | * This program is distributed in the hope that it would be useful, but | |
9 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
10 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. | |
11 | * | |
12 | * You should have received a copy of the GNU General Public | |
13 | * License along with this program; if not, write the Free Software | |
14 | * Foundation, Inc., 59 Temple Place - Suite 330, Boston MA 02111-1307, USA. | |
15 | * | |
1da177e4 LT |
16 | * For further information regarding this notice, see: |
17 | * | |
18 | * http://oss.sgi.com/projects/GenInfo/NoticeExplan | |
19 | */ | |
20 | ||
21 | #include <linux/module.h> | |
22 | #include <linux/types.h> | |
23 | #include <linux/pci.h> | |
24 | #include <linux/delay.h> | |
25 | #include <linux/hdreg.h> | |
26 | #include <linux/init.h> | |
27 | #include <linux/kernel.h> | |
1da177e4 LT |
28 | #include <linux/ioport.h> |
29 | #include <linux/blkdev.h> | |
55c16a70 | 30 | #include <linux/scatterlist.h> |
22329b51 | 31 | #include <linux/ioc4.h> |
1da177e4 LT |
32 | #include <asm/io.h> |
33 | ||
34 | #include <linux/ide.h> | |
35 | ||
ca1997c1 BZ |
36 | #define DRV_NAME "SGIIOC4" |
37 | ||
1da177e4 LT |
38 | /* IOC4 Specific Definitions */ |
39 | #define IOC4_CMD_OFFSET 0x100 | |
40 | #define IOC4_CTRL_OFFSET 0x120 | |
41 | #define IOC4_DMA_OFFSET 0x140 | |
42 | #define IOC4_INTR_OFFSET 0x0 | |
43 | ||
44 | #define IOC4_TIMING 0x00 | |
45 | #define IOC4_DMA_PTR_L 0x01 | |
46 | #define IOC4_DMA_PTR_H 0x02 | |
47 | #define IOC4_DMA_ADDR_L 0x03 | |
48 | #define IOC4_DMA_ADDR_H 0x04 | |
49 | #define IOC4_BC_DEV 0x05 | |
50 | #define IOC4_BC_MEM 0x06 | |
51 | #define IOC4_DMA_CTRL 0x07 | |
52 | #define IOC4_DMA_END_ADDR 0x08 | |
53 | ||
54 | /* Bits in the IOC4 Control/Status Register */ | |
55 | #define IOC4_S_DMA_START 0x01 | |
56 | #define IOC4_S_DMA_STOP 0x02 | |
57 | #define IOC4_S_DMA_DIR 0x04 | |
58 | #define IOC4_S_DMA_ACTIVE 0x08 | |
59 | #define IOC4_S_DMA_ERROR 0x10 | |
60 | #define IOC4_ATA_MEMERR 0x02 | |
61 | ||
62 | /* Read/Write Directions */ | |
63 | #define IOC4_DMA_WRITE 0x04 | |
64 | #define IOC4_DMA_READ 0x00 | |
65 | ||
66 | /* Interrupt Register Offsets */ | |
67 | #define IOC4_INTR_REG 0x03 | |
68 | #define IOC4_INTR_SET 0x05 | |
69 | #define IOC4_INTR_CLEAR 0x07 | |
70 | ||
71 | #define IOC4_IDE_CACHELINE_SIZE 128 | |
72 | #define IOC4_CMD_CTL_BLK_SIZE 0x20 | |
73 | #define IOC4_SUPPORTED_FIRMWARE_REV 46 | |
74 | ||
75 | typedef struct { | |
76 | u32 timing_reg0; | |
77 | u32 timing_reg1; | |
78 | u32 low_mem_ptr; | |
79 | u32 high_mem_ptr; | |
80 | u32 low_mem_addr; | |
81 | u32 high_mem_addr; | |
82 | u32 dev_byte_count; | |
83 | u32 mem_byte_count; | |
84 | u32 status; | |
85 | } ioc4_dma_regs_t; | |
86 | ||
87 | /* Each Physical Region Descriptor Entry size is 16 bytes (2 * 64 bits) */ | |
88 | /* IOC4 has only 1 IDE channel */ | |
89 | #define IOC4_PRD_BYTES 16 | |
90 | #define IOC4_PRD_ENTRIES (PAGE_SIZE /(4*IOC4_PRD_BYTES)) | |
91 | ||
92 | ||
93 | static void | |
94 | sgiioc4_init_hwif_ports(hw_regs_t * hw, unsigned long data_port, | |
95 | unsigned long ctrl_port, unsigned long irq_port) | |
96 | { | |
97 | unsigned long reg = data_port; | |
98 | int i; | |
99 | ||
100 | /* Registers are word (32 bit) aligned */ | |
4c3032d8 BZ |
101 | for (i = 0; i <= 7; i++) |
102 | hw->io_ports_array[i] = reg + i * 4; | |
1da177e4 LT |
103 | |
104 | if (ctrl_port) | |
4c3032d8 | 105 | hw->io_ports.ctl_addr = ctrl_port; |
1da177e4 LT |
106 | |
107 | if (irq_port) | |
4c3032d8 | 108 | hw->io_ports.irq_addr = irq_port; |
1da177e4 LT |
109 | } |
110 | ||
111 | static void | |
112 | sgiioc4_maskproc(ide_drive_t * drive, int mask) | |
113 | { | |
0ecdca26 | 114 | writeb(mask ? (drive->ctl | 2) : (drive->ctl & ~2), |
4c3032d8 | 115 | (void __iomem *)drive->hwif->io_ports.ctl_addr); |
1da177e4 LT |
116 | } |
117 | ||
1da177e4 LT |
118 | static int |
119 | sgiioc4_checkirq(ide_hwif_t * hwif) | |
120 | { | |
0ecdca26 | 121 | unsigned long intr_addr = |
4c3032d8 | 122 | hwif->io_ports.irq_addr + IOC4_INTR_REG * 4; |
1da177e4 | 123 | |
0ecdca26 | 124 | if ((u8)readl((void __iomem *)intr_addr) & 0x03) |
1da177e4 LT |
125 | return 1; |
126 | ||
127 | return 0; | |
128 | } | |
129 | ||
0ecdca26 | 130 | static u8 sgiioc4_INB(unsigned long); |
1da177e4 LT |
131 | |
132 | static int | |
133 | sgiioc4_clearirq(ide_drive_t * drive) | |
134 | { | |
135 | u32 intr_reg; | |
136 | ide_hwif_t *hwif = HWIF(drive); | |
4c3032d8 BZ |
137 | struct ide_io_ports *io_ports = &hwif->io_ports; |
138 | unsigned long other_ir = io_ports->irq_addr + (IOC4_INTR_REG << 2); | |
1da177e4 LT |
139 | |
140 | /* Code to check for PCI error conditions */ | |
0ecdca26 | 141 | intr_reg = readl((void __iomem *)other_ir); |
1da177e4 LT |
142 | if (intr_reg & 0x03) { /* Valid IOC4-IDE interrupt */ |
143 | /* | |
23579a2a BZ |
144 | * Using sgiioc4_INB to read the Status register has a side |
145 | * effect of clearing the interrupt. The first read should | |
146 | * clear it if it is set. The second read should return | |
147 | * a "clear" status if it got cleared. If not, then spin | |
148 | * for a bit trying to clear it. | |
1da177e4 | 149 | */ |
4c3032d8 | 150 | u8 stat = sgiioc4_INB(io_ports->status_addr); |
1da177e4 | 151 | int count = 0; |
4c3032d8 | 152 | stat = sgiioc4_INB(io_ports->status_addr); |
1da177e4 LT |
153 | while ((stat & 0x80) && (count++ < 100)) { |
154 | udelay(1); | |
4c3032d8 | 155 | stat = sgiioc4_INB(io_ports->status_addr); |
1da177e4 LT |
156 | } |
157 | ||
158 | if (intr_reg & 0x02) { | |
36501650 | 159 | struct pci_dev *dev = to_pci_dev(hwif->dev); |
1da177e4 LT |
160 | /* Error when transferring DMA data on PCI bus */ |
161 | u32 pci_err_addr_low, pci_err_addr_high, | |
162 | pci_stat_cmd_reg; | |
163 | ||
164 | pci_err_addr_low = | |
4c3032d8 | 165 | readl((void __iomem *)io_ports->irq_addr); |
1da177e4 | 166 | pci_err_addr_high = |
4c3032d8 | 167 | readl((void __iomem *)(io_ports->irq_addr + 4)); |
36501650 | 168 | pci_read_config_dword(dev, PCI_COMMAND, |
1da177e4 LT |
169 | &pci_stat_cmd_reg); |
170 | printk(KERN_ERR | |
171 | "%s(%s) : PCI Bus Error when doing DMA:" | |
172 | " status-cmd reg is 0x%x\n", | |
eb63963a | 173 | __func__, drive->name, pci_stat_cmd_reg); |
1da177e4 LT |
174 | printk(KERN_ERR |
175 | "%s(%s) : PCI Error Address is 0x%x%x\n", | |
eb63963a | 176 | __func__, drive->name, |
1da177e4 LT |
177 | pci_err_addr_high, pci_err_addr_low); |
178 | /* Clear the PCI Error indicator */ | |
36501650 | 179 | pci_write_config_dword(dev, PCI_COMMAND, 0x00000146); |
1da177e4 LT |
180 | } |
181 | ||
182 | /* Clear the Interrupt, Error bits on the IOC4 */ | |
0ecdca26 | 183 | writel(0x03, (void __iomem *)other_ir); |
1da177e4 | 184 | |
0ecdca26 | 185 | intr_reg = readl((void __iomem *)other_ir); |
1da177e4 LT |
186 | } |
187 | ||
188 | return intr_reg & 3; | |
189 | } | |
190 | ||
5e37bdc0 | 191 | static void sgiioc4_dma_start(ide_drive_t *drive) |
1da177e4 LT |
192 | { |
193 | ide_hwif_t *hwif = HWIF(drive); | |
0ecdca26 BZ |
194 | unsigned long ioc4_dma_addr = hwif->dma_base + IOC4_DMA_CTRL * 4; |
195 | unsigned int reg = readl((void __iomem *)ioc4_dma_addr); | |
1da177e4 LT |
196 | unsigned int temp_reg = reg | IOC4_S_DMA_START; |
197 | ||
0ecdca26 | 198 | writel(temp_reg, (void __iomem *)ioc4_dma_addr); |
1da177e4 LT |
199 | } |
200 | ||
201 | static u32 | |
202 | sgiioc4_ide_dma_stop(ide_hwif_t *hwif, u64 dma_base) | |
203 | { | |
0ecdca26 | 204 | unsigned long ioc4_dma_addr = dma_base + IOC4_DMA_CTRL * 4; |
1da177e4 LT |
205 | u32 ioc4_dma; |
206 | int count; | |
207 | ||
208 | count = 0; | |
0ecdca26 | 209 | ioc4_dma = readl((void __iomem *)ioc4_dma_addr); |
1da177e4 LT |
210 | while ((ioc4_dma & IOC4_S_DMA_STOP) && (count++ < 200)) { |
211 | udelay(1); | |
0ecdca26 | 212 | ioc4_dma = readl((void __iomem *)ioc4_dma_addr); |
1da177e4 LT |
213 | } |
214 | return ioc4_dma; | |
215 | } | |
216 | ||
217 | /* Stops the IOC4 DMA Engine */ | |
5e37bdc0 | 218 | static int sgiioc4_dma_end(ide_drive_t *drive) |
1da177e4 LT |
219 | { |
220 | u32 ioc4_dma, bc_dev, bc_mem, num, valid = 0, cnt = 0; | |
221 | ide_hwif_t *hwif = HWIF(drive); | |
0ecdca26 | 222 | unsigned long dma_base = hwif->dma_base; |
1da177e4 | 223 | int dma_stat = 0; |
3f63c5e8 | 224 | unsigned long *ending_dma = ide_get_hwifdata(hwif); |
1da177e4 | 225 | |
0ecdca26 | 226 | writel(IOC4_S_DMA_STOP, (void __iomem *)(dma_base + IOC4_DMA_CTRL * 4)); |
1da177e4 LT |
227 | |
228 | ioc4_dma = sgiioc4_ide_dma_stop(hwif, dma_base); | |
229 | ||
230 | if (ioc4_dma & IOC4_S_DMA_STOP) { | |
231 | printk(KERN_ERR | |
232 | "%s(%s): IOC4 DMA STOP bit is still 1 :" | |
233 | "ioc4_dma_reg 0x%x\n", | |
eb63963a | 234 | __func__, drive->name, ioc4_dma); |
1da177e4 LT |
235 | dma_stat = 1; |
236 | } | |
237 | ||
238 | /* | |
239 | * The IOC4 will DMA 1's to the ending dma area to indicate that | |
240 | * previous data DMA is complete. This is necessary because of relaxed | |
241 | * ordering between register reads and DMA writes on the Altix. | |
242 | */ | |
243 | while ((cnt++ < 200) && (!valid)) { | |
244 | for (num = 0; num < 16; num++) { | |
245 | if (ending_dma[num]) { | |
246 | valid = 1; | |
247 | break; | |
248 | } | |
249 | } | |
250 | udelay(1); | |
251 | } | |
252 | if (!valid) { | |
eb63963a | 253 | printk(KERN_ERR "%s(%s) : DMA incomplete\n", __func__, |
1da177e4 LT |
254 | drive->name); |
255 | dma_stat = 1; | |
256 | } | |
257 | ||
0ecdca26 BZ |
258 | bc_dev = readl((void __iomem *)(dma_base + IOC4_BC_DEV * 4)); |
259 | bc_mem = readl((void __iomem *)(dma_base + IOC4_BC_MEM * 4)); | |
1da177e4 LT |
260 | |
261 | if ((bc_dev & 0x01FF) || (bc_mem & 0x1FF)) { | |
262 | if (bc_dev > bc_mem + 8) { | |
263 | printk(KERN_ERR | |
264 | "%s(%s): WARNING!! byte_count_dev %d " | |
265 | "!= byte_count_mem %d\n", | |
eb63963a | 266 | __func__, drive->name, bc_dev, bc_mem); |
1da177e4 LT |
267 | } |
268 | } | |
269 | ||
270 | drive->waiting_for_dma = 0; | |
271 | ide_destroy_dmatable(drive); | |
272 | ||
273 | return dma_stat; | |
274 | } | |
275 | ||
88b2b32b | 276 | static void sgiioc4_set_dma_mode(ide_drive_t *drive, const u8 speed) |
ca1997c1 | 277 | { |
ca1997c1 BZ |
278 | } |
279 | ||
1da177e4 | 280 | /* returns 1 if dma irq issued, 0 otherwise */ |
5e37bdc0 | 281 | static int sgiioc4_dma_test_irq(ide_drive_t *drive) |
1da177e4 LT |
282 | { |
283 | return sgiioc4_checkirq(HWIF(drive)); | |
284 | } | |
285 | ||
15ce926a | 286 | static void sgiioc4_dma_host_set(ide_drive_t *drive, int on) |
1da177e4 | 287 | { |
15ce926a BZ |
288 | if (!on) |
289 | sgiioc4_clearirq(drive); | |
1da177e4 LT |
290 | } |
291 | ||
1da177e4 LT |
292 | static void |
293 | sgiioc4_resetproc(ide_drive_t * drive) | |
294 | { | |
5e37bdc0 | 295 | sgiioc4_dma_end(drive); |
1da177e4 LT |
296 | sgiioc4_clearirq(drive); |
297 | } | |
298 | ||
841d2a9b SS |
299 | static void |
300 | sgiioc4_dma_lost_irq(ide_drive_t * drive) | |
301 | { | |
302 | sgiioc4_resetproc(drive); | |
303 | ||
304 | ide_dma_lost_irq(drive); | |
305 | } | |
306 | ||
1da177e4 LT |
307 | static u8 |
308 | sgiioc4_INB(unsigned long port) | |
309 | { | |
a835fa79 | 310 | u8 reg = (u8) readb((void __iomem *) port); |
1da177e4 LT |
311 | |
312 | if ((port & 0xFFF) == 0x11C) { /* Status register of IOC4 */ | |
313 | if (reg & 0x51) { /* Not busy...check for interrupt */ | |
314 | unsigned long other_ir = port - 0x110; | |
a835fa79 | 315 | unsigned int intr_reg = (u32) readl((void __iomem *) other_ir); |
1da177e4 LT |
316 | |
317 | /* Clear the Interrupt, Error bits on the IOC4 */ | |
318 | if (intr_reg & 0x03) { | |
a835fa79 JH |
319 | writel(0x03, (void __iomem *) other_ir); |
320 | intr_reg = (u32) readl((void __iomem *) other_ir); | |
1da177e4 LT |
321 | } |
322 | } | |
323 | } | |
324 | ||
325 | return reg; | |
326 | } | |
327 | ||
328 | /* Creates a dma map for the scatter-gather list entries */ | |
ca1997c1 | 329 | static int __devinit |
04216fa1 | 330 | ide_dma_sgiioc4(ide_hwif_t *hwif, const struct ide_port_info *d) |
1da177e4 | 331 | { |
36501650 | 332 | struct pci_dev *dev = to_pci_dev(hwif->dev); |
04216fa1 | 333 | unsigned long dma_base = pci_resource_start(dev, 0) + IOC4_DMA_OFFSET; |
1678df37 | 334 | void __iomem *virt_dma_base; |
1da177e4 | 335 | int num_ports = sizeof (ioc4_dma_regs_t); |
3f63c5e8 | 336 | void *pad; |
1da177e4 | 337 | |
04216fa1 BZ |
338 | if (dma_base == 0) |
339 | return -1; | |
340 | ||
1da177e4 LT |
341 | printk(KERN_INFO "%s: BM-DMA at 0x%04lx-0x%04lx\n", hwif->name, |
342 | dma_base, dma_base + num_ports - 1); | |
343 | ||
1678df37 | 344 | if (!request_mem_region(dma_base, num_ports, hwif->name)) { |
1da177e4 LT |
345 | printk(KERN_ERR |
346 | "%s(%s) -- ERROR, Addresses 0x%p to 0x%p " | |
347 | "ALREADY in use\n", | |
eb63963a | 348 | __func__, hwif->name, (void *) dma_base, |
1da177e4 | 349 | (void *) dma_base + num_ports - 1); |
ca1997c1 | 350 | return -1; |
1da177e4 LT |
351 | } |
352 | ||
1678df37 JK |
353 | virt_dma_base = ioremap(dma_base, num_ports); |
354 | if (virt_dma_base == NULL) { | |
355 | printk(KERN_ERR | |
356 | "%s(%s) -- ERROR, Unable to map addresses 0x%lx to 0x%lx\n", | |
eb63963a | 357 | __func__, hwif->name, dma_base, dma_base + num_ports - 1); |
1678df37 JK |
358 | goto dma_remap_failure; |
359 | } | |
360 | hwif->dma_base = (unsigned long) virt_dma_base; | |
361 | ||
36501650 | 362 | hwif->dmatable_cpu = pci_alloc_consistent(dev, |
1da177e4 LT |
363 | IOC4_PRD_ENTRIES * IOC4_PRD_BYTES, |
364 | &hwif->dmatable_dma); | |
365 | ||
366 | if (!hwif->dmatable_cpu) | |
1678df37 | 367 | goto dma_pci_alloc_failure; |
1da177e4 LT |
368 | |
369 | hwif->sg_max_nents = IOC4_PRD_ENTRIES; | |
370 | ||
36501650 | 371 | pad = pci_alloc_consistent(dev, IOC4_IDE_CACHELINE_SIZE, |
3f63c5e8 | 372 | (dma_addr_t *) &(hwif->dma_status)); |
1da177e4 | 373 | |
3f63c5e8 SS |
374 | if (pad) { |
375 | ide_set_hwifdata(hwif, pad); | |
ca1997c1 | 376 | return 0; |
3f63c5e8 | 377 | } |
1da177e4 | 378 | |
36501650 | 379 | pci_free_consistent(dev, IOC4_PRD_ENTRIES * IOC4_PRD_BYTES, |
1da177e4 LT |
380 | hwif->dmatable_cpu, hwif->dmatable_dma); |
381 | printk(KERN_INFO | |
382 | "%s() -- Error! Unable to allocate DMA Maps for drive %s\n", | |
eb63963a | 383 | __func__, hwif->name); |
1da177e4 LT |
384 | printk(KERN_INFO |
385 | "Changing from DMA to PIO mode for Drive %s\n", hwif->name); | |
386 | ||
1678df37 JK |
387 | dma_pci_alloc_failure: |
388 | iounmap(virt_dma_base); | |
389 | ||
390 | dma_remap_failure: | |
391 | release_mem_region(dma_base, num_ports); | |
392 | ||
ca1997c1 | 393 | return -1; |
1da177e4 LT |
394 | } |
395 | ||
396 | /* Initializes the IOC4 DMA Engine */ | |
397 | static void | |
398 | sgiioc4_configure_for_dma(int dma_direction, ide_drive_t * drive) | |
399 | { | |
400 | u32 ioc4_dma; | |
401 | ide_hwif_t *hwif = HWIF(drive); | |
0ecdca26 BZ |
402 | unsigned long dma_base = hwif->dma_base; |
403 | unsigned long ioc4_dma_addr = dma_base + IOC4_DMA_CTRL * 4; | |
1da177e4 LT |
404 | u32 dma_addr, ending_dma_addr; |
405 | ||
0ecdca26 | 406 | ioc4_dma = readl((void __iomem *)ioc4_dma_addr); |
1da177e4 LT |
407 | |
408 | if (ioc4_dma & IOC4_S_DMA_ACTIVE) { | |
409 | printk(KERN_WARNING | |
410 | "%s(%s):Warning!! DMA from previous transfer was still active\n", | |
eb63963a | 411 | __func__, drive->name); |
0ecdca26 | 412 | writel(IOC4_S_DMA_STOP, (void __iomem *)ioc4_dma_addr); |
1da177e4 LT |
413 | ioc4_dma = sgiioc4_ide_dma_stop(hwif, dma_base); |
414 | ||
415 | if (ioc4_dma & IOC4_S_DMA_STOP) | |
416 | printk(KERN_ERR | |
417 | "%s(%s) : IOC4 Dma STOP bit is still 1\n", | |
eb63963a | 418 | __func__, drive->name); |
1da177e4 LT |
419 | } |
420 | ||
0ecdca26 | 421 | ioc4_dma = readl((void __iomem *)ioc4_dma_addr); |
1da177e4 LT |
422 | if (ioc4_dma & IOC4_S_DMA_ERROR) { |
423 | printk(KERN_WARNING | |
424 | "%s(%s) : Warning!! - DMA Error during Previous" | |
425 | " transfer | status 0x%x\n", | |
eb63963a | 426 | __func__, drive->name, ioc4_dma); |
0ecdca26 | 427 | writel(IOC4_S_DMA_STOP, (void __iomem *)ioc4_dma_addr); |
1da177e4 LT |
428 | ioc4_dma = sgiioc4_ide_dma_stop(hwif, dma_base); |
429 | ||
430 | if (ioc4_dma & IOC4_S_DMA_STOP) | |
431 | printk(KERN_ERR | |
432 | "%s(%s) : IOC4 DMA STOP bit is still 1\n", | |
eb63963a | 433 | __func__, drive->name); |
1da177e4 LT |
434 | } |
435 | ||
436 | /* Address of the Scatter Gather List */ | |
437 | dma_addr = cpu_to_le32(hwif->dmatable_dma); | |
0ecdca26 | 438 | writel(dma_addr, (void __iomem *)(dma_base + IOC4_DMA_PTR_L * 4)); |
1da177e4 LT |
439 | |
440 | /* Address of the Ending DMA */ | |
3f63c5e8 | 441 | memset(ide_get_hwifdata(hwif), 0, IOC4_IDE_CACHELINE_SIZE); |
1da177e4 | 442 | ending_dma_addr = cpu_to_le32(hwif->dma_status); |
0ecdca26 | 443 | writel(ending_dma_addr, (void __iomem *)(dma_base + IOC4_DMA_END_ADDR * 4)); |
1da177e4 | 444 | |
0ecdca26 | 445 | writel(dma_direction, (void __iomem *)ioc4_dma_addr); |
1da177e4 LT |
446 | drive->waiting_for_dma = 1; |
447 | } | |
448 | ||
449 | /* IOC4 Scatter Gather list Format */ | |
450 | /* 128 Bit entries to support 64 bit addresses in the future */ | |
451 | /* The Scatter Gather list Entry should be in the BIG-ENDIAN Format */ | |
452 | /* --------------------------------------------------------------------- */ | |
453 | /* | Upper 32 bits - Zero | Lower 32 bits- address | */ | |
454 | /* --------------------------------------------------------------------- */ | |
455 | /* | Upper 32 bits - Zero |EOL| 15 unused | 16 Bit Length| */ | |
456 | /* --------------------------------------------------------------------- */ | |
457 | /* Creates the scatter gather list, DMA Table */ | |
458 | static unsigned int | |
459 | sgiioc4_build_dma_table(ide_drive_t * drive, struct request *rq, int ddir) | |
460 | { | |
461 | ide_hwif_t *hwif = HWIF(drive); | |
462 | unsigned int *table = hwif->dmatable_cpu; | |
463 | unsigned int count = 0, i = 1; | |
464 | struct scatterlist *sg; | |
465 | ||
466 | hwif->sg_nents = i = ide_build_sglist(drive, rq); | |
467 | ||
468 | if (!i) | |
469 | return 0; /* sglist of length Zero */ | |
470 | ||
471 | sg = hwif->sg_table; | |
472 | while (i && sg_dma_len(sg)) { | |
473 | dma_addr_t cur_addr; | |
474 | int cur_len; | |
475 | cur_addr = sg_dma_address(sg); | |
476 | cur_len = sg_dma_len(sg); | |
477 | ||
478 | while (cur_len) { | |
479 | if (count++ >= IOC4_PRD_ENTRIES) { | |
480 | printk(KERN_WARNING | |
481 | "%s: DMA table too small\n", | |
482 | drive->name); | |
483 | goto use_pio_instead; | |
484 | } else { | |
0271fc2d | 485 | u32 bcount = |
1da177e4 LT |
486 | 0x10000 - (cur_addr & 0xffff); |
487 | ||
488 | if (bcount > cur_len) | |
489 | bcount = cur_len; | |
490 | ||
491 | /* put the addr, length in | |
492 | * the IOC4 dma-table format */ | |
493 | *table = 0x0; | |
494 | table++; | |
495 | *table = cpu_to_be32(cur_addr); | |
496 | table++; | |
497 | *table = 0x0; | |
498 | table++; | |
499 | ||
0271fc2d | 500 | *table = cpu_to_be32(bcount); |
1da177e4 LT |
501 | table++; |
502 | ||
503 | cur_addr += bcount; | |
504 | cur_len -= bcount; | |
505 | } | |
506 | } | |
507 | ||
55c16a70 | 508 | sg = sg_next(sg); |
1da177e4 LT |
509 | i--; |
510 | } | |
511 | ||
512 | if (count) { | |
513 | table--; | |
514 | *table |= cpu_to_be32(0x80000000); | |
515 | return count; | |
516 | } | |
517 | ||
518 | use_pio_instead: | |
f6fb786d | 519 | ide_destroy_dmatable(drive); |
1da177e4 LT |
520 | |
521 | return 0; /* revert to PIO for this request */ | |
522 | } | |
523 | ||
5e37bdc0 | 524 | static int sgiioc4_dma_setup(ide_drive_t *drive) |
1da177e4 LT |
525 | { |
526 | struct request *rq = HWGROUP(drive)->rq; | |
527 | unsigned int count = 0; | |
528 | int ddir; | |
529 | ||
530 | if (rq_data_dir(rq)) | |
531 | ddir = PCI_DMA_TODEVICE; | |
532 | else | |
533 | ddir = PCI_DMA_FROMDEVICE; | |
534 | ||
535 | if (!(count = sgiioc4_build_dma_table(drive, rq, ddir))) { | |
536 | /* try PIO instead of DMA */ | |
537 | ide_map_sg(drive, rq); | |
538 | return 1; | |
539 | } | |
540 | ||
541 | if (rq_data_dir(rq)) | |
542 | /* Writes TO the IOC4 FROM Main Memory */ | |
543 | ddir = IOC4_DMA_READ; | |
544 | else | |
545 | /* Writes FROM the IOC4 TO Main Memory */ | |
546 | ddir = IOC4_DMA_WRITE; | |
547 | ||
548 | sgiioc4_configure_for_dma(ddir, drive); | |
549 | ||
550 | return 0; | |
551 | } | |
552 | ||
ac95beed BZ |
553 | static const struct ide_port_ops sgiioc4_port_ops = { |
554 | .set_dma_mode = sgiioc4_set_dma_mode, | |
555 | /* reset DMA engine, clear IRQs */ | |
556 | .resetproc = sgiioc4_resetproc, | |
557 | /* mask on/off NIEN register */ | |
558 | .maskproc = sgiioc4_maskproc, | |
559 | }; | |
560 | ||
f37afdac | 561 | static const struct ide_dma_ops sgiioc4_dma_ops = { |
5e37bdc0 BZ |
562 | .dma_host_set = sgiioc4_dma_host_set, |
563 | .dma_setup = sgiioc4_dma_setup, | |
564 | .dma_start = sgiioc4_dma_start, | |
565 | .dma_end = sgiioc4_dma_end, | |
566 | .dma_test_irq = sgiioc4_dma_test_irq, | |
567 | .dma_lost_irq = sgiioc4_dma_lost_irq, | |
568 | .dma_timeout = ide_dma_timeout, | |
569 | }; | |
570 | ||
c413b9b9 BZ |
571 | static const struct ide_port_info sgiioc4_port_info __devinitdata = { |
572 | .chipset = ide_pci, | |
04216fa1 | 573 | .init_dma = ide_dma_sgiioc4, |
ac95beed | 574 | .port_ops = &sgiioc4_port_ops, |
5e37bdc0 | 575 | .dma_ops = &sgiioc4_dma_ops, |
c413b9b9 BZ |
576 | .mwdma_mask = ATA_MWDMA2_ONLY, |
577 | }; | |
578 | ||
1da177e4 | 579 | static int __devinit |
ca1997c1 | 580 | sgiioc4_ide_setup_pci_device(struct pci_dev *dev) |
1da177e4 | 581 | { |
04216fa1 | 582 | unsigned long cmd_base, irqport; |
1678df37 JK |
583 | unsigned long bar0, cmd_phys_base, ctl; |
584 | void __iomem *virt_base; | |
1da177e4 | 585 | ide_hwif_t *hwif; |
8447d9d5 | 586 | u8 idx[4] = { 0xff, 0xff, 0xff, 0xff }; |
8f8e8483 | 587 | hw_regs_t hw; |
c413b9b9 | 588 | struct ide_port_info d = sgiioc4_port_info; |
1da177e4 | 589 | |
e7ee1d5a BZ |
590 | hwif = ide_find_port(); |
591 | if (hwif == NULL) { | |
ca1997c1 BZ |
592 | printk(KERN_ERR "%s: too many IDE interfaces, no room in table\n", |
593 | DRV_NAME); | |
deb5e5c0 JH |
594 | return -ENOMEM; |
595 | } | |
1da177e4 LT |
596 | |
597 | /* Get the CmdBlk and CtrlBlk Base Registers */ | |
1678df37 JK |
598 | bar0 = pci_resource_start(dev, 0); |
599 | virt_base = ioremap(bar0, pci_resource_len(dev, 0)); | |
600 | if (virt_base == NULL) { | |
601 | printk(KERN_ERR "%s: Unable to remap BAR 0 address: 0x%lx\n", | |
ca1997c1 | 602 | DRV_NAME, bar0); |
1678df37 JK |
603 | return -ENOMEM; |
604 | } | |
605 | cmd_base = (unsigned long) virt_base + IOC4_CMD_OFFSET; | |
606 | ctl = (unsigned long) virt_base + IOC4_CTRL_OFFSET; | |
607 | irqport = (unsigned long) virt_base + IOC4_INTR_OFFSET; | |
1da177e4 | 608 | |
1678df37 JK |
609 | cmd_phys_base = bar0 + IOC4_CMD_OFFSET; |
610 | if (!request_mem_region(cmd_phys_base, IOC4_CMD_CTL_BLK_SIZE, | |
611 | hwif->name)) { | |
1da177e4 | 612 | printk(KERN_ERR |
1678df37 | 613 | "%s : %s -- ERROR, Addresses " |
1da177e4 | 614 | "0x%p to 0x%p ALREADY in use\n", |
eb63963a | 615 | __func__, hwif->name, (void *) cmd_phys_base, |
1678df37 | 616 | (void *) cmd_phys_base + IOC4_CMD_CTL_BLK_SIZE); |
1da177e4 LT |
617 | return -ENOMEM; |
618 | } | |
619 | ||
8f8e8483 BZ |
620 | /* Initialize the IO registers */ |
621 | memset(&hw, 0, sizeof(hw)); | |
622 | sgiioc4_init_hwif_ports(&hw, cmd_base, ctl, irqport); | |
57c802e8 BZ |
623 | hw.irq = dev->irq; |
624 | hw.chipset = ide_pci; | |
625 | hw.dev = &dev->dev; | |
626 | ide_init_port_hw(hwif, &hw); | |
1da177e4 | 627 | |
36501650 | 628 | hwif->dev = &dev->dev; |
1da177e4 | 629 | |
1678df37 JK |
630 | /* The IOC4 uses MMIO rather than Port IO. */ |
631 | default_hwif_mmiops(hwif); | |
632 | ||
1da177e4 | 633 | /* Initializing chipset IRQ Registers */ |
0ecdca26 | 634 | writel(0x03, (void __iomem *)(irqport + IOC4_INTR_SET * 4)); |
1da177e4 | 635 | |
04216fa1 | 636 | hwif->INB = &sgiioc4_INB; |
b9d9e61a | 637 | |
8447d9d5 | 638 | idx[0] = hwif->index; |
1da177e4 | 639 | |
c413b9b9 | 640 | if (ide_device_add(idx, &d)) |
8447d9d5 | 641 | return -EIO; |
1da177e4 LT |
642 | |
643 | return 0; | |
644 | } | |
645 | ||
646 | static unsigned int __devinit | |
ca1997c1 | 647 | pci_init_sgiioc4(struct pci_dev *dev) |
1da177e4 | 648 | { |
1da177e4 LT |
649 | int ret; |
650 | ||
1da177e4 | 651 | printk(KERN_INFO "%s: IDE controller at PCI slot %s, revision %d\n", |
fc212bb1 BZ |
652 | DRV_NAME, pci_name(dev), dev->revision); |
653 | ||
654 | if (dev->revision < IOC4_SUPPORTED_FIRMWARE_REV) { | |
1da177e4 | 655 | printk(KERN_ERR "Skipping %s IDE controller in slot %s: " |
ca1997c1 BZ |
656 | "firmware is obsolete - please upgrade to " |
657 | "revision46 or higher\n", | |
658 | DRV_NAME, pci_name(dev)); | |
1da177e4 LT |
659 | ret = -EAGAIN; |
660 | goto out; | |
661 | } | |
ca1997c1 | 662 | ret = sgiioc4_ide_setup_pci_device(dev); |
1da177e4 LT |
663 | out: |
664 | return ret; | |
665 | } | |
666 | ||
1da177e4 | 667 | int |
22329b51 | 668 | ioc4_ide_attach_one(struct ioc4_driver_data *idd) |
1da177e4 | 669 | { |
f5befceb BC |
670 | /* PCI-RT does not bring out IDE connection. |
671 | * Do not attach to this particular IOC4. | |
672 | */ | |
673 | if (idd->idd_variant == IOC4_VARIANT_PCI_RT) | |
674 | return 0; | |
675 | ||
ca1997c1 | 676 | return pci_init_sgiioc4(idd->idd_pdev); |
1da177e4 LT |
677 | } |
678 | ||
22329b51 BC |
679 | static struct ioc4_submodule ioc4_ide_submodule = { |
680 | .is_name = "IOC4_ide", | |
681 | .is_owner = THIS_MODULE, | |
682 | .is_probe = ioc4_ide_attach_one, | |
683 | /* .is_remove = ioc4_ide_remove_one, */ | |
684 | }; | |
685 | ||
82ab1eec | 686 | static int __init ioc4_ide_init(void) |
22329b51 BC |
687 | { |
688 | return ioc4_register_submodule(&ioc4_ide_submodule); | |
689 | } | |
690 | ||
59f14800 | 691 | late_initcall(ioc4_ide_init); /* Call only after IDE init is done */ |
1da177e4 | 692 | |
a835fa79 | 693 | MODULE_AUTHOR("Aniket Malatpure/Jeremy Higdon"); |
1da177e4 LT |
694 | MODULE_DESCRIPTION("IDE PCI driver module for SGI IOC4 Base-IO Card"); |
695 | MODULE_LICENSE("GPL"); |