Commit | Line | Data |
---|---|---|
7bb206e3 | 1 | /* |
759d5768 | 2 | * Copyright (c) 2006 QLogic, Inc. All rights reserved. |
7bb206e3 BS |
3 | * Copyright (c) 2003, 2004, 2005, 2006 PathScale, Inc. All rights reserved. |
4 | * | |
5 | * This software is available to you under a choice of one of two | |
6 | * licenses. You may choose to be licensed under the terms of the GNU | |
7 | * General Public License (GPL) Version 2, available from the file | |
8 | * COPYING in the main directory of this source tree, or the | |
9 | * OpenIB.org BSD license below: | |
10 | * | |
11 | * Redistribution and use in source and binary forms, with or | |
12 | * without modification, are permitted provided that the following | |
13 | * conditions are met: | |
14 | * | |
15 | * - Redistributions of source code must retain the above | |
16 | * copyright notice, this list of conditions and the following | |
17 | * disclaimer. | |
18 | * | |
19 | * - Redistributions in binary form must reproduce the above | |
20 | * copyright notice, this list of conditions and the following | |
21 | * disclaimer in the documentation and/or other materials | |
22 | * provided with the distribution. | |
23 | * | |
24 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
25 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
26 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
27 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
28 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
29 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
30 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
31 | * SOFTWARE. | |
32 | */ | |
33 | ||
34 | #include <linux/spinlock.h> | |
35 | #include <linux/idr.h> | |
36 | #include <linux/pci.h> | |
37 | #include <linux/delay.h> | |
38 | #include <linux/netdevice.h> | |
39 | #include <linux/vmalloc.h> | |
40 | ||
41 | #include "ipath_kernel.h" | |
b1c1b6a3 | 42 | #include "ipath_verbs.h" |
27b678dd | 43 | #include "ipath_common.h" |
7bb206e3 BS |
44 | |
45 | static void ipath_update_pio_bufs(struct ipath_devdata *); | |
46 | ||
47 | const char *ipath_get_unit_name(int unit) | |
48 | { | |
49 | static char iname[16]; | |
50 | snprintf(iname, sizeof iname, "infinipath%u", unit); | |
51 | return iname; | |
52 | } | |
53 | ||
759d5768 | 54 | #define DRIVER_LOAD_MSG "QLogic " IPATH_DRV_NAME " loaded: " |
7bb206e3 BS |
55 | #define PFX IPATH_DRV_NAME ": " |
56 | ||
57 | /* | |
58 | * The size has to be longer than this string, so we can append | |
59 | * board/chip information to it in the init code. | |
60 | */ | |
b55f4f06 | 61 | const char ib_ipath_version[] = IPATH_IDSTR "\n"; |
7bb206e3 BS |
62 | |
63 | static struct idr unit_table; | |
64 | DEFINE_SPINLOCK(ipath_devs_lock); | |
65 | LIST_HEAD(ipath_dev_list); | |
66 | ||
0fd41363 | 67 | wait_queue_head_t ipath_state_wait; |
7bb206e3 BS |
68 | |
69 | unsigned ipath_debug = __IPATH_INFO; | |
70 | ||
71 | module_param_named(debug, ipath_debug, uint, S_IWUSR | S_IRUGO); | |
72 | MODULE_PARM_DESC(debug, "mask for debug prints"); | |
73 | EXPORT_SYMBOL_GPL(ipath_debug); | |
74 | ||
75 | MODULE_LICENSE("GPL"); | |
759d5768 BS |
76 | MODULE_AUTHOR("QLogic <support@pathscale.com>"); |
77 | MODULE_DESCRIPTION("QLogic InfiniPath driver"); | |
7bb206e3 BS |
78 | |
79 | const char *ipath_ibcstatus_str[] = { | |
80 | "Disabled", | |
81 | "LinkUp", | |
82 | "PollActive", | |
83 | "PollQuiet", | |
84 | "SleepDelay", | |
85 | "SleepQuiet", | |
86 | "LState6", /* unused */ | |
87 | "LState7", /* unused */ | |
88 | "CfgDebounce", | |
89 | "CfgRcvfCfg", | |
90 | "CfgWaitRmt", | |
91 | "CfgIdle", | |
92 | "RecovRetrain", | |
93 | "LState0xD", /* unused */ | |
94 | "RecovWaitRmt", | |
95 | "RecovIdle", | |
96 | }; | |
97 | ||
98 | /* | |
99 | * These variables are initialized in the chip-specific files | |
100 | * but are defined here. | |
101 | */ | |
102 | u16 ipath_gpio_sda_num, ipath_gpio_scl_num; | |
103 | u64 ipath_gpio_sda, ipath_gpio_scl; | |
104 | u64 infinipath_i_bitsextant; | |
105 | ipath_err_t infinipath_e_bitsextant, infinipath_hwe_bitsextant; | |
106 | u32 infinipath_i_rcvavail_mask, infinipath_i_rcvurg_mask; | |
107 | ||
108 | static void __devexit ipath_remove_one(struct pci_dev *); | |
109 | static int __devinit ipath_init_one(struct pci_dev *, | |
110 | const struct pci_device_id *); | |
111 | ||
112 | /* Only needed for registration, nothing else needs this info */ | |
113 | #define PCI_VENDOR_ID_PATHSCALE 0x1fc1 | |
114 | #define PCI_DEVICE_ID_INFINIPATH_HT 0xd | |
115 | #define PCI_DEVICE_ID_INFINIPATH_PE800 0x10 | |
116 | ||
117 | static const struct pci_device_id ipath_pci_tbl[] = { | |
6f4bb3d8 RD |
118 | { PCI_DEVICE(PCI_VENDOR_ID_PATHSCALE, PCI_DEVICE_ID_INFINIPATH_HT) }, |
119 | { PCI_DEVICE(PCI_VENDOR_ID_PATHSCALE, PCI_DEVICE_ID_INFINIPATH_PE800) }, | |
120 | { 0, } | |
7bb206e3 BS |
121 | }; |
122 | ||
123 | MODULE_DEVICE_TABLE(pci, ipath_pci_tbl); | |
124 | ||
125 | static struct pci_driver ipath_driver = { | |
126 | .name = IPATH_DRV_NAME, | |
127 | .probe = ipath_init_one, | |
128 | .remove = __devexit_p(ipath_remove_one), | |
129 | .id_table = ipath_pci_tbl, | |
130 | }; | |
131 | ||
7bb206e3 BS |
132 | |
133 | static inline void read_bars(struct ipath_devdata *dd, struct pci_dev *dev, | |
134 | u32 *bar0, u32 *bar1) | |
135 | { | |
136 | int ret; | |
137 | ||
138 | ret = pci_read_config_dword(dev, PCI_BASE_ADDRESS_0, bar0); | |
139 | if (ret) | |
140 | ipath_dev_err(dd, "failed to read bar0 before enable: " | |
141 | "error %d\n", -ret); | |
142 | ||
143 | ret = pci_read_config_dword(dev, PCI_BASE_ADDRESS_1, bar1); | |
144 | if (ret) | |
145 | ipath_dev_err(dd, "failed to read bar1 before enable: " | |
146 | "error %d\n", -ret); | |
147 | ||
148 | ipath_dbg("Read bar0 %x bar1 %x\n", *bar0, *bar1); | |
149 | } | |
150 | ||
151 | static void ipath_free_devdata(struct pci_dev *pdev, | |
152 | struct ipath_devdata *dd) | |
153 | { | |
154 | unsigned long flags; | |
155 | ||
156 | pci_set_drvdata(pdev, NULL); | |
157 | ||
158 | if (dd->ipath_unit != -1) { | |
159 | spin_lock_irqsave(&ipath_devs_lock, flags); | |
160 | idr_remove(&unit_table, dd->ipath_unit); | |
161 | list_del(&dd->ipath_list); | |
162 | spin_unlock_irqrestore(&ipath_devs_lock, flags); | |
163 | } | |
06993ca6 | 164 | vfree(dd); |
7bb206e3 BS |
165 | } |
166 | ||
167 | static struct ipath_devdata *ipath_alloc_devdata(struct pci_dev *pdev) | |
168 | { | |
169 | unsigned long flags; | |
170 | struct ipath_devdata *dd; | |
7bb206e3 BS |
171 | int ret; |
172 | ||
173 | if (!idr_pre_get(&unit_table, GFP_KERNEL)) { | |
174 | dd = ERR_PTR(-ENOMEM); | |
175 | goto bail; | |
176 | } | |
177 | ||
06993ca6 | 178 | dd = vmalloc(sizeof(*dd)); |
7bb206e3 BS |
179 | if (!dd) { |
180 | dd = ERR_PTR(-ENOMEM); | |
181 | goto bail; | |
182 | } | |
06993ca6 | 183 | memset(dd, 0, sizeof(*dd)); |
7bb206e3 BS |
184 | dd->ipath_unit = -1; |
185 | ||
186 | spin_lock_irqsave(&ipath_devs_lock, flags); | |
187 | ||
188 | ret = idr_get_new(&unit_table, dd, &dd->ipath_unit); | |
189 | if (ret < 0) { | |
190 | printk(KERN_ERR IPATH_DRV_NAME | |
191 | ": Could not allocate unit ID: error %d\n", -ret); | |
192 | ipath_free_devdata(pdev, dd); | |
193 | dd = ERR_PTR(ret); | |
194 | goto bail_unlock; | |
195 | } | |
196 | ||
197 | dd->pcidev = pdev; | |
198 | pci_set_drvdata(pdev, dd); | |
199 | ||
200 | list_add(&dd->ipath_list, &ipath_dev_list); | |
201 | ||
202 | bail_unlock: | |
203 | spin_unlock_irqrestore(&ipath_devs_lock, flags); | |
204 | ||
205 | bail: | |
206 | return dd; | |
207 | } | |
208 | ||
209 | static inline struct ipath_devdata *__ipath_lookup(int unit) | |
210 | { | |
211 | return idr_find(&unit_table, unit); | |
212 | } | |
213 | ||
214 | struct ipath_devdata *ipath_lookup(int unit) | |
215 | { | |
216 | struct ipath_devdata *dd; | |
217 | unsigned long flags; | |
218 | ||
219 | spin_lock_irqsave(&ipath_devs_lock, flags); | |
220 | dd = __ipath_lookup(unit); | |
221 | spin_unlock_irqrestore(&ipath_devs_lock, flags); | |
222 | ||
223 | return dd; | |
224 | } | |
225 | ||
226 | int ipath_count_units(int *npresentp, int *nupp, u32 *maxportsp) | |
227 | { | |
228 | int nunits, npresent, nup; | |
229 | struct ipath_devdata *dd; | |
230 | unsigned long flags; | |
231 | u32 maxports; | |
232 | ||
233 | nunits = npresent = nup = maxports = 0; | |
234 | ||
235 | spin_lock_irqsave(&ipath_devs_lock, flags); | |
236 | ||
237 | list_for_each_entry(dd, &ipath_dev_list, ipath_list) { | |
238 | nunits++; | |
239 | if ((dd->ipath_flags & IPATH_PRESENT) && dd->ipath_kregbase) | |
240 | npresent++; | |
241 | if (dd->ipath_lid && | |
242 | !(dd->ipath_flags & (IPATH_DISABLED | IPATH_LINKDOWN | |
243 | | IPATH_LINKUNK))) | |
244 | nup++; | |
245 | if (dd->ipath_cfgports > maxports) | |
246 | maxports = dd->ipath_cfgports; | |
247 | } | |
248 | ||
249 | spin_unlock_irqrestore(&ipath_devs_lock, flags); | |
250 | ||
251 | if (npresentp) | |
252 | *npresentp = npresent; | |
253 | if (nupp) | |
254 | *nupp = nup; | |
255 | if (maxportsp) | |
256 | *maxportsp = maxports; | |
257 | ||
258 | return nunits; | |
259 | } | |
260 | ||
7bb206e3 BS |
261 | /* |
262 | * These next two routines are placeholders in case we don't have per-arch | |
263 | * code for controlling write combining. If explicit control of write | |
264 | * combining is not available, performance will probably be awful. | |
265 | */ | |
266 | ||
267 | int __attribute__((weak)) ipath_enable_wc(struct ipath_devdata *dd) | |
268 | { | |
269 | return -EOPNOTSUPP; | |
270 | } | |
271 | ||
272 | void __attribute__((weak)) ipath_disable_wc(struct ipath_devdata *dd) | |
273 | { | |
274 | } | |
275 | ||
276 | static int __devinit ipath_init_one(struct pci_dev *pdev, | |
277 | const struct pci_device_id *ent) | |
278 | { | |
279 | int ret, len, j; | |
280 | struct ipath_devdata *dd; | |
281 | unsigned long long addr; | |
282 | u32 bar0 = 0, bar1 = 0; | |
283 | u8 rev; | |
284 | ||
7bb206e3 BS |
285 | dd = ipath_alloc_devdata(pdev); |
286 | if (IS_ERR(dd)) { | |
287 | ret = PTR_ERR(dd); | |
288 | printk(KERN_ERR IPATH_DRV_NAME | |
289 | ": Could not allocate devdata: error %d\n", -ret); | |
f37bda92 | 290 | goto bail; |
7bb206e3 BS |
291 | } |
292 | ||
293 | ipath_cdbg(VERBOSE, "initializing unit #%u\n", dd->ipath_unit); | |
294 | ||
295 | read_bars(dd, pdev, &bar0, &bar1); | |
296 | ||
297 | ret = pci_enable_device(pdev); | |
298 | if (ret) { | |
299 | /* This can happen iff: | |
300 | * | |
301 | * We did a chip reset, and then failed to reprogram the | |
302 | * BAR, or the chip reset due to an internal error. We then | |
303 | * unloaded the driver and reloaded it. | |
304 | * | |
305 | * Both reset cases set the BAR back to initial state. For | |
306 | * the latter case, the AER sticky error bit at offset 0x718 | |
307 | * should be set, but the Linux kernel doesn't yet know | |
308 | * about that, it appears. If the original BAR was retained | |
309 | * in the kernel data structures, this may be OK. | |
310 | */ | |
311 | ipath_dev_err(dd, "enable unit %d failed: error %d\n", | |
312 | dd->ipath_unit, -ret); | |
313 | goto bail_devdata; | |
314 | } | |
315 | addr = pci_resource_start(pdev, 0); | |
316 | len = pci_resource_len(pdev, 0); | |
317 | ipath_cdbg(VERBOSE, "regbase (0) %llx len %d irq %x, vend %x/%x " | |
318 | "driver_data %lx\n", addr, len, pdev->irq, ent->vendor, | |
319 | ent->device, ent->driver_data); | |
320 | ||
321 | read_bars(dd, pdev, &bar0, &bar1); | |
322 | ||
323 | if (!bar1 && !(bar0 & ~0xf)) { | |
324 | if (addr) { | |
325 | dev_info(&pdev->dev, "BAR is 0 (probable RESET), " | |
326 | "rewriting as %llx\n", addr); | |
327 | ret = pci_write_config_dword( | |
328 | pdev, PCI_BASE_ADDRESS_0, addr); | |
329 | if (ret) { | |
330 | ipath_dev_err(dd, "rewrite of BAR0 " | |
331 | "failed: err %d\n", -ret); | |
332 | goto bail_disable; | |
333 | } | |
334 | ret = pci_write_config_dword( | |
335 | pdev, PCI_BASE_ADDRESS_1, addr >> 32); | |
336 | if (ret) { | |
337 | ipath_dev_err(dd, "rewrite of BAR1 " | |
338 | "failed: err %d\n", -ret); | |
339 | goto bail_disable; | |
340 | } | |
341 | } else { | |
342 | ipath_dev_err(dd, "BAR is 0 (probable RESET), " | |
343 | "not usable until reboot\n"); | |
344 | ret = -ENODEV; | |
345 | goto bail_disable; | |
346 | } | |
347 | } | |
348 | ||
349 | ret = pci_request_regions(pdev, IPATH_DRV_NAME); | |
350 | if (ret) { | |
351 | dev_info(&pdev->dev, "pci_request_regions unit %u fails: " | |
352 | "err %d\n", dd->ipath_unit, -ret); | |
353 | goto bail_disable; | |
354 | } | |
355 | ||
356 | ret = pci_set_dma_mask(pdev, DMA_64BIT_MASK); | |
357 | if (ret) { | |
68dd43a1 BS |
358 | /* |
359 | * if the 64 bit setup fails, try 32 bit. Some systems | |
360 | * do not setup 64 bit maps on systems with 2GB or less | |
361 | * memory installed. | |
362 | */ | |
363 | ret = pci_set_dma_mask(pdev, DMA_32BIT_MASK); | |
364 | if (ret) { | |
b1d8865a BS |
365 | dev_info(&pdev->dev, |
366 | "Unable to set DMA mask for unit %u: %d\n", | |
367 | dd->ipath_unit, ret); | |
68dd43a1 BS |
368 | goto bail_regions; |
369 | } | |
b1d8865a | 370 | else { |
68dd43a1 | 371 | ipath_dbg("No 64bit DMA mask, used 32 bit mask\n"); |
b1d8865a BS |
372 | ret = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK); |
373 | if (ret) | |
374 | dev_info(&pdev->dev, | |
375 | "Unable to set DMA consistent mask " | |
376 | "for unit %u: %d\n", | |
377 | dd->ipath_unit, ret); | |
378 | ||
379 | } | |
380 | } | |
381 | else { | |
382 | ret = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK); | |
383 | if (ret) | |
384 | dev_info(&pdev->dev, | |
385 | "Unable to set DMA consistent mask " | |
386 | "for unit %u: %d\n", | |
387 | dd->ipath_unit, ret); | |
7bb206e3 BS |
388 | } |
389 | ||
390 | pci_set_master(pdev); | |
391 | ||
392 | /* | |
393 | * Save BARs to rewrite after device reset. Save all 64 bits of | |
394 | * BAR, just in case. | |
395 | */ | |
396 | dd->ipath_pcibar0 = addr; | |
397 | dd->ipath_pcibar1 = addr >> 32; | |
398 | dd->ipath_deviceid = ent->device; /* save for later use */ | |
399 | dd->ipath_vendorid = ent->vendor; | |
400 | ||
401 | /* setup the chip-specific functions, as early as possible. */ | |
402 | switch (ent->device) { | |
403 | case PCI_DEVICE_ID_INFINIPATH_HT: | |
525d0ca1 | 404 | ipath_init_iba6110_funcs(dd); |
7bb206e3 BS |
405 | break; |
406 | case PCI_DEVICE_ID_INFINIPATH_PE800: | |
525d0ca1 | 407 | ipath_init_iba6120_funcs(dd); |
7bb206e3 BS |
408 | break; |
409 | default: | |
759d5768 | 410 | ipath_dev_err(dd, "Found unknown QLogic deviceid 0x%x, " |
7bb206e3 BS |
411 | "failing\n", ent->device); |
412 | return -ENODEV; | |
413 | } | |
414 | ||
415 | for (j = 0; j < 6; j++) { | |
416 | if (!pdev->resource[j].start) | |
417 | continue; | |
e29419ff GKH |
418 | ipath_cdbg(VERBOSE, "BAR %d start %llx, end %llx, len %llx\n", |
419 | j, (unsigned long long)pdev->resource[j].start, | |
420 | (unsigned long long)pdev->resource[j].end, | |
421 | (unsigned long long)pci_resource_len(pdev, j)); | |
7bb206e3 BS |
422 | } |
423 | ||
424 | if (!addr) { | |
425 | ipath_dev_err(dd, "No valid address in BAR 0!\n"); | |
426 | ret = -ENODEV; | |
427 | goto bail_regions; | |
428 | } | |
429 | ||
430 | dd->ipath_deviceid = ent->device; /* save for later use */ | |
431 | dd->ipath_vendorid = ent->vendor; | |
432 | ||
433 | ret = pci_read_config_byte(pdev, PCI_REVISION_ID, &rev); | |
434 | if (ret) { | |
435 | ipath_dev_err(dd, "Failed to read PCI revision ID unit " | |
436 | "%u: err %d\n", dd->ipath_unit, -ret); | |
437 | goto bail_regions; /* shouldn't ever happen */ | |
438 | } | |
439 | dd->ipath_pcirev = rev; | |
440 | ||
eb9dc6f4 BS |
441 | #if defined(__powerpc__) |
442 | /* There isn't a generic way to specify writethrough mappings */ | |
443 | dd->ipath_kregbase = __ioremap(addr, len, | |
444 | (_PAGE_NO_CACHE|_PAGE_WRITETHRU)); | |
445 | #else | |
7bb206e3 | 446 | dd->ipath_kregbase = ioremap_nocache(addr, len); |
eb9dc6f4 | 447 | #endif |
7bb206e3 BS |
448 | |
449 | if (!dd->ipath_kregbase) { | |
450 | ipath_dbg("Unable to map io addr %llx to kvirt, failing\n", | |
451 | addr); | |
452 | ret = -ENOMEM; | |
453 | goto bail_iounmap; | |
454 | } | |
455 | dd->ipath_kregend = (u64 __iomem *) | |
456 | ((void __iomem *)dd->ipath_kregbase + len); | |
457 | dd->ipath_physaddr = addr; /* used for io_remap, etc. */ | |
458 | /* for user mmap */ | |
b35f004d BS |
459 | ipath_cdbg(VERBOSE, "mapped io addr %llx to kregbase %p\n", |
460 | addr, dd->ipath_kregbase); | |
7bb206e3 BS |
461 | |
462 | /* | |
463 | * clear ipath_flags here instead of in ipath_init_chip as it is set | |
464 | * by ipath_setup_htconfig. | |
465 | */ | |
466 | dd->ipath_flags = 0; | |
fba75200 BS |
467 | dd->ipath_lli_counter = 0; |
468 | dd->ipath_lli_errors = 0; | |
7bb206e3 BS |
469 | |
470 | if (dd->ipath_f_bus(dd, pdev)) | |
471 | ipath_dev_err(dd, "Failed to setup config space; " | |
472 | "continuing anyway\n"); | |
473 | ||
474 | /* | |
dace1453 | 475 | * set up our interrupt handler; IRQF_SHARED probably not needed, |
7bb206e3 BS |
476 | * since MSI interrupts shouldn't be shared but won't hurt for now. |
477 | * check 0 irq after we return from chip-specific bus setup, since | |
478 | * that can affect this due to setup | |
479 | */ | |
480 | if (!pdev->irq) | |
481 | ipath_dev_err(dd, "irq is 0, BIOS error? Interrupts won't " | |
482 | "work\n"); | |
483 | else { | |
dace1453 | 484 | ret = request_irq(pdev->irq, ipath_intr, IRQF_SHARED, |
7bb206e3 BS |
485 | IPATH_DRV_NAME, dd); |
486 | if (ret) { | |
487 | ipath_dev_err(dd, "Couldn't setup irq handler, " | |
488 | "irq=%u: %d\n", pdev->irq, ret); | |
489 | goto bail_iounmap; | |
490 | } | |
491 | } | |
492 | ||
493 | ret = ipath_init_chip(dd, 0); /* do the chip-specific init */ | |
494 | if (ret) | |
495 | goto bail_iounmap; | |
496 | ||
497 | ret = ipath_enable_wc(dd); | |
498 | ||
499 | if (ret) { | |
500 | ipath_dev_err(dd, "Write combining not enabled " | |
501 | "(err %d): performance may be poor\n", | |
502 | -ret); | |
503 | ret = 0; | |
504 | } | |
505 | ||
506 | ipath_device_create_group(&pdev->dev, dd); | |
507 | ipathfs_add_device(dd); | |
508 | ipath_user_add(dd); | |
a2acb2ff | 509 | ipath_diag_add(dd); |
b1c1b6a3 | 510 | ipath_register_ib_device(dd); |
7bb206e3 BS |
511 | |
512 | goto bail; | |
513 | ||
514 | bail_iounmap: | |
515 | iounmap((volatile void __iomem *) dd->ipath_kregbase); | |
516 | ||
517 | bail_regions: | |
518 | pci_release_regions(pdev); | |
519 | ||
520 | bail_disable: | |
521 | pci_disable_device(pdev); | |
522 | ||
523 | bail_devdata: | |
524 | ipath_free_devdata(pdev, dd); | |
525 | ||
7bb206e3 BS |
526 | bail: |
527 | return ret; | |
528 | } | |
529 | ||
530 | static void __devexit ipath_remove_one(struct pci_dev *pdev) | |
531 | { | |
532 | struct ipath_devdata *dd; | |
533 | ||
534 | ipath_cdbg(VERBOSE, "removing, pdev=%p\n", pdev); | |
535 | if (!pdev) | |
536 | return; | |
537 | ||
538 | dd = pci_get_drvdata(pdev); | |
b1c1b6a3 | 539 | ipath_unregister_ib_device(dd->verbs_dev); |
a2acb2ff BS |
540 | ipath_diag_remove(dd); |
541 | ipath_user_remove(dd); | |
7bb206e3 BS |
542 | ipathfs_remove_device(dd); |
543 | ipath_device_remove_group(&pdev->dev, dd); | |
544 | ipath_cdbg(VERBOSE, "Releasing pci memory regions, dd %p, " | |
545 | "unit %u\n", dd, (u32) dd->ipath_unit); | |
546 | if (dd->ipath_kregbase) { | |
547 | ipath_cdbg(VERBOSE, "Unmapping kregbase %p\n", | |
548 | dd->ipath_kregbase); | |
549 | iounmap((volatile void __iomem *) dd->ipath_kregbase); | |
550 | dd->ipath_kregbase = NULL; | |
551 | } | |
552 | pci_release_regions(pdev); | |
553 | ipath_cdbg(VERBOSE, "calling pci_disable_device\n"); | |
554 | pci_disable_device(pdev); | |
555 | ||
556 | ipath_free_devdata(pdev, dd); | |
7bb206e3 BS |
557 | } |
558 | ||
559 | /* general driver use */ | |
560 | DEFINE_MUTEX(ipath_mutex); | |
561 | ||
562 | static DEFINE_SPINLOCK(ipath_pioavail_lock); | |
563 | ||
564 | /** | |
565 | * ipath_disarm_piobufs - cancel a range of PIO buffers | |
566 | * @dd: the infinipath device | |
567 | * @first: the first PIO buffer to cancel | |
568 | * @cnt: the number of PIO buffers to cancel | |
569 | * | |
570 | * cancel a range of PIO buffers, used when they might be armed, but | |
571 | * not triggered. Used at init to ensure buffer state, and also user | |
572 | * process close, in case it died while writing to a PIO buffer | |
573 | * Also after errors. | |
574 | */ | |
575 | void ipath_disarm_piobufs(struct ipath_devdata *dd, unsigned first, | |
576 | unsigned cnt) | |
577 | { | |
578 | unsigned i, last = first + cnt; | |
579 | u64 sendctrl, sendorig; | |
580 | ||
581 | ipath_cdbg(PKT, "disarm %u PIObufs first=%u\n", cnt, first); | |
582 | sendorig = dd->ipath_sendctrl | INFINIPATH_S_DISARM; | |
583 | for (i = first; i < last; i++) { | |
584 | sendctrl = sendorig | | |
585 | (i << INFINIPATH_S_DISARMPIOBUF_SHIFT); | |
586 | ipath_write_kreg(dd, dd->ipath_kregs->kr_sendctrl, | |
587 | sendctrl); | |
588 | } | |
589 | ||
590 | /* | |
591 | * Write it again with current value, in case ipath_sendctrl changed | |
592 | * while we were looping; no critical bits that would require | |
593 | * locking. | |
594 | * | |
595 | * Write a 0, and then the original value, reading scratch in | |
596 | * between. This seems to avoid a chip timing race that causes | |
597 | * pioavail updates to memory to stop. | |
598 | */ | |
599 | ipath_write_kreg(dd, dd->ipath_kregs->kr_sendctrl, | |
600 | 0); | |
601 | sendorig = ipath_read_kreg64(dd, dd->ipath_kregs->kr_scratch); | |
602 | ipath_write_kreg(dd, dd->ipath_kregs->kr_sendctrl, | |
603 | dd->ipath_sendctrl); | |
604 | } | |
605 | ||
606 | /** | |
607 | * ipath_wait_linkstate - wait for an IB link state change to occur | |
608 | * @dd: the infinipath device | |
609 | * @state: the state to wait for | |
610 | * @msecs: the number of milliseconds to wait | |
611 | * | |
612 | * wait up to msecs milliseconds for IB link state change to occur for | |
613 | * now, take the easy polling route. Currently used only by | |
34b2aafe | 614 | * ipath_set_linkstate. Returns 0 if state reached, otherwise |
7bb206e3 BS |
615 | * -ETIMEDOUT state can have multiple states set, for any of several |
616 | * transitions. | |
617 | */ | |
34b2aafe BS |
618 | static int ipath_wait_linkstate(struct ipath_devdata *dd, u32 state, |
619 | int msecs) | |
7bb206e3 | 620 | { |
0fd41363 BS |
621 | dd->ipath_state_wanted = state; |
622 | wait_event_interruptible_timeout(ipath_state_wait, | |
7bb206e3 BS |
623 | (dd->ipath_flags & state), |
624 | msecs_to_jiffies(msecs)); | |
0fd41363 | 625 | dd->ipath_state_wanted = 0; |
7bb206e3 BS |
626 | |
627 | if (!(dd->ipath_flags & state)) { | |
628 | u64 val; | |
0fd41363 BS |
629 | ipath_cdbg(VERBOSE, "Didn't reach linkstate %s within %u" |
630 | " ms\n", | |
7bb206e3 BS |
631 | /* test INIT ahead of DOWN, both can be set */ |
632 | (state & IPATH_LINKINIT) ? "INIT" : | |
633 | ((state & IPATH_LINKDOWN) ? "DOWN" : | |
634 | ((state & IPATH_LINKARMED) ? "ARM" : "ACTIVE")), | |
635 | msecs); | |
636 | val = ipath_read_kreg64(dd, dd->ipath_kregs->kr_ibcstatus); | |
637 | ipath_cdbg(VERBOSE, "ibcc=%llx ibcstatus=%llx (%s)\n", | |
638 | (unsigned long long) ipath_read_kreg64( | |
639 | dd, dd->ipath_kregs->kr_ibcctrl), | |
640 | (unsigned long long) val, | |
641 | ipath_ibcstatus_str[val & 0xf]); | |
642 | } | |
643 | return (dd->ipath_flags & state) ? 0 : -ETIMEDOUT; | |
644 | } | |
645 | ||
646 | void ipath_decode_err(char *buf, size_t blen, ipath_err_t err) | |
647 | { | |
648 | *buf = '\0'; | |
649 | if (err & INFINIPATH_E_RHDRLEN) | |
650 | strlcat(buf, "rhdrlen ", blen); | |
651 | if (err & INFINIPATH_E_RBADTID) | |
652 | strlcat(buf, "rbadtid ", blen); | |
653 | if (err & INFINIPATH_E_RBADVERSION) | |
654 | strlcat(buf, "rbadversion ", blen); | |
655 | if (err & INFINIPATH_E_RHDR) | |
656 | strlcat(buf, "rhdr ", blen); | |
657 | if (err & INFINIPATH_E_RLONGPKTLEN) | |
658 | strlcat(buf, "rlongpktlen ", blen); | |
659 | if (err & INFINIPATH_E_RSHORTPKTLEN) | |
660 | strlcat(buf, "rshortpktlen ", blen); | |
661 | if (err & INFINIPATH_E_RMAXPKTLEN) | |
662 | strlcat(buf, "rmaxpktlen ", blen); | |
663 | if (err & INFINIPATH_E_RMINPKTLEN) | |
664 | strlcat(buf, "rminpktlen ", blen); | |
665 | if (err & INFINIPATH_E_RFORMATERR) | |
666 | strlcat(buf, "rformaterr ", blen); | |
667 | if (err & INFINIPATH_E_RUNSUPVL) | |
668 | strlcat(buf, "runsupvl ", blen); | |
669 | if (err & INFINIPATH_E_RUNEXPCHAR) | |
670 | strlcat(buf, "runexpchar ", blen); | |
671 | if (err & INFINIPATH_E_RIBFLOW) | |
672 | strlcat(buf, "ribflow ", blen); | |
673 | if (err & INFINIPATH_E_REBP) | |
674 | strlcat(buf, "EBP ", blen); | |
675 | if (err & INFINIPATH_E_SUNDERRUN) | |
676 | strlcat(buf, "sunderrun ", blen); | |
677 | if (err & INFINIPATH_E_SPIOARMLAUNCH) | |
678 | strlcat(buf, "spioarmlaunch ", blen); | |
679 | if (err & INFINIPATH_E_SUNEXPERRPKTNUM) | |
680 | strlcat(buf, "sunexperrpktnum ", blen); | |
681 | if (err & INFINIPATH_E_SDROPPEDDATAPKT) | |
682 | strlcat(buf, "sdroppeddatapkt ", blen); | |
683 | if (err & INFINIPATH_E_SDROPPEDSMPPKT) | |
684 | strlcat(buf, "sdroppedsmppkt ", blen); | |
685 | if (err & INFINIPATH_E_SMAXPKTLEN) | |
686 | strlcat(buf, "smaxpktlen ", blen); | |
687 | if (err & INFINIPATH_E_SMINPKTLEN) | |
688 | strlcat(buf, "sminpktlen ", blen); | |
689 | if (err & INFINIPATH_E_SUNSUPVL) | |
690 | strlcat(buf, "sunsupVL ", blen); | |
691 | if (err & INFINIPATH_E_SPKTLEN) | |
692 | strlcat(buf, "spktlen ", blen); | |
693 | if (err & INFINIPATH_E_INVALIDADDR) | |
694 | strlcat(buf, "invalidaddr ", blen); | |
695 | if (err & INFINIPATH_E_RICRC) | |
696 | strlcat(buf, "CRC ", blen); | |
697 | if (err & INFINIPATH_E_RVCRC) | |
698 | strlcat(buf, "VCRC ", blen); | |
699 | if (err & INFINIPATH_E_RRCVEGRFULL) | |
700 | strlcat(buf, "rcvegrfull ", blen); | |
701 | if (err & INFINIPATH_E_RRCVHDRFULL) | |
702 | strlcat(buf, "rcvhdrfull ", blen); | |
703 | if (err & INFINIPATH_E_IBSTATUSCHANGED) | |
704 | strlcat(buf, "ibcstatuschg ", blen); | |
705 | if (err & INFINIPATH_E_RIBLOSTLINK) | |
706 | strlcat(buf, "riblostlink ", blen); | |
707 | if (err & INFINIPATH_E_HARDWARE) | |
708 | strlcat(buf, "hardware ", blen); | |
709 | if (err & INFINIPATH_E_RESET) | |
710 | strlcat(buf, "reset ", blen); | |
711 | } | |
712 | ||
713 | /** | |
714 | * get_rhf_errstring - decode RHF errors | |
715 | * @err: the err number | |
716 | * @msg: the output buffer | |
717 | * @len: the length of the output buffer | |
718 | * | |
719 | * only used one place now, may want more later | |
720 | */ | |
721 | static void get_rhf_errstring(u32 err, char *msg, size_t len) | |
722 | { | |
723 | /* if no errors, and so don't need to check what's first */ | |
724 | *msg = '\0'; | |
725 | ||
726 | if (err & INFINIPATH_RHF_H_ICRCERR) | |
727 | strlcat(msg, "icrcerr ", len); | |
728 | if (err & INFINIPATH_RHF_H_VCRCERR) | |
729 | strlcat(msg, "vcrcerr ", len); | |
730 | if (err & INFINIPATH_RHF_H_PARITYERR) | |
731 | strlcat(msg, "parityerr ", len); | |
732 | if (err & INFINIPATH_RHF_H_LENERR) | |
733 | strlcat(msg, "lenerr ", len); | |
734 | if (err & INFINIPATH_RHF_H_MTUERR) | |
735 | strlcat(msg, "mtuerr ", len); | |
736 | if (err & INFINIPATH_RHF_H_IHDRERR) | |
737 | /* infinipath hdr checksum error */ | |
738 | strlcat(msg, "ipathhdrerr ", len); | |
739 | if (err & INFINIPATH_RHF_H_TIDERR) | |
740 | strlcat(msg, "tiderr ", len); | |
741 | if (err & INFINIPATH_RHF_H_MKERR) | |
742 | /* bad port, offset, etc. */ | |
743 | strlcat(msg, "invalid ipathhdr ", len); | |
744 | if (err & INFINIPATH_RHF_H_IBERR) | |
745 | strlcat(msg, "iberr ", len); | |
746 | if (err & INFINIPATH_RHF_L_SWA) | |
747 | strlcat(msg, "swA ", len); | |
748 | if (err & INFINIPATH_RHF_L_SWB) | |
749 | strlcat(msg, "swB ", len); | |
750 | } | |
751 | ||
752 | /** | |
753 | * ipath_get_egrbuf - get an eager buffer | |
754 | * @dd: the infinipath device | |
755 | * @bufnum: the eager buffer to get | |
756 | * @err: unused | |
757 | * | |
758 | * must only be called if ipath_pd[port] is known to be allocated | |
759 | */ | |
760 | static inline void *ipath_get_egrbuf(struct ipath_devdata *dd, u32 bufnum, | |
761 | int err) | |
762 | { | |
763 | return dd->ipath_port0_skbs ? | |
764 | (void *)dd->ipath_port0_skbs[bufnum]->data : NULL; | |
765 | } | |
766 | ||
767 | /** | |
768 | * ipath_alloc_skb - allocate an skb and buffer with possible constraints | |
769 | * @dd: the infinipath device | |
770 | * @gfp_mask: the sk_buff SFP mask | |
771 | */ | |
772 | struct sk_buff *ipath_alloc_skb(struct ipath_devdata *dd, | |
773 | gfp_t gfp_mask) | |
774 | { | |
775 | struct sk_buff *skb; | |
776 | u32 len; | |
777 | ||
778 | /* | |
779 | * Only fully supported way to handle this is to allocate lots | |
780 | * extra, align as needed, and then do skb_reserve(). That wastes | |
781 | * a lot of memory... I'll have to hack this into infinipath_copy | |
782 | * also. | |
783 | */ | |
784 | ||
785 | /* | |
786 | * We need 4 extra bytes for unaligned transfer copying | |
787 | */ | |
788 | if (dd->ipath_flags & IPATH_4BYTE_TID) { | |
789 | /* we need a 4KB multiple alignment, and there is no way | |
790 | * to do it except to allocate extra and then skb_reserve | |
791 | * enough to bring it up to the right alignment. | |
792 | */ | |
793 | len = dd->ipath_ibmaxlen + 4 + (1 << 11) - 1; | |
794 | } | |
795 | else | |
796 | len = dd->ipath_ibmaxlen + 4; | |
797 | skb = __dev_alloc_skb(len, gfp_mask); | |
798 | if (!skb) { | |
799 | ipath_dev_err(dd, "Failed to allocate skbuff, length %u\n", | |
800 | len); | |
801 | goto bail; | |
802 | } | |
803 | if (dd->ipath_flags & IPATH_4BYTE_TID) { | |
804 | u32 una = ((1 << 11) - 1) & (unsigned long)(skb->data + 4); | |
805 | if (una) | |
806 | skb_reserve(skb, 4 + (1 << 11) - una); | |
807 | else | |
808 | skb_reserve(skb, 4); | |
809 | } else | |
810 | skb_reserve(skb, 4); | |
811 | ||
812 | bail: | |
813 | return skb; | |
814 | } | |
815 | ||
3d37b9e2 RC |
816 | static void ipath_rcv_hdrerr(struct ipath_devdata *dd, |
817 | u32 eflags, | |
818 | u32 l, | |
819 | u32 etail, | |
820 | u64 *rc) | |
821 | { | |
822 | char emsg[128]; | |
823 | struct ipath_message_header *hdr; | |
824 | ||
825 | get_rhf_errstring(eflags, emsg, sizeof emsg); | |
826 | hdr = (struct ipath_message_header *)&rc[1]; | |
827 | ipath_cdbg(PKT, "RHFerrs %x hdrqtail=%x typ=%u " | |
828 | "tlen=%x opcode=%x egridx=%x: %s\n", | |
829 | eflags, l, | |
830 | ipath_hdrget_rcv_type((__le32 *) rc), | |
831 | ipath_hdrget_length_in_bytes((__le32 *) rc), | |
832 | be32_to_cpu(hdr->bth[0]) >> 24, | |
833 | etail, emsg); | |
834 | ||
835 | /* Count local link integrity errors. */ | |
836 | if (eflags & (INFINIPATH_RHF_H_ICRCERR | INFINIPATH_RHF_H_VCRCERR)) { | |
837 | u8 n = (dd->ipath_ibcctrl >> | |
838 | INFINIPATH_IBCC_PHYERRTHRESHOLD_SHIFT) & | |
839 | INFINIPATH_IBCC_PHYERRTHRESHOLD_MASK; | |
840 | ||
841 | if (++dd->ipath_lli_counter > n) { | |
842 | dd->ipath_lli_counter = 0; | |
843 | dd->ipath_lli_errors++; | |
844 | } | |
845 | } | |
846 | } | |
847 | ||
7bb206e3 BS |
848 | /* |
849 | * ipath_kreceive - receive a packet | |
850 | * @dd: the infinipath device | |
851 | * | |
852 | * called from interrupt handler for errors or receive interrupt | |
853 | */ | |
854 | void ipath_kreceive(struct ipath_devdata *dd) | |
855 | { | |
856 | u64 *rc; | |
857 | void *ebuf; | |
858 | const u32 rsize = dd->ipath_rcvhdrentsize; /* words */ | |
859 | const u32 maxcnt = dd->ipath_rcvhdrcnt * rsize; /* words */ | |
860 | u32 etail = -1, l, hdrqtail; | |
27b678dd | 861 | struct ipath_message_header *hdr; |
57abad25 | 862 | u32 eflags, i, etype, tlen, pkttot = 0, updegr=0, reloop=0; |
7bb206e3 | 863 | static u64 totcalls; /* stats, may eventually remove */ |
7bb206e3 BS |
864 | |
865 | if (!dd->ipath_hdrqtailptr) { | |
866 | ipath_dev_err(dd, | |
867 | "hdrqtailptr not set, can't do receives\n"); | |
868 | goto bail; | |
869 | } | |
870 | ||
871 | /* There is already a thread processing this queue. */ | |
872 | if (test_and_set_bit(0, &dd->ipath_rcv_pending)) | |
873 | goto bail; | |
874 | ||
f5f99929 | 875 | l = dd->ipath_port0head; |
57abad25 BS |
876 | hdrqtail = (u32) le64_to_cpu(*dd->ipath_hdrqtailptr); |
877 | if (l == hdrqtail) | |
7bb206e3 BS |
878 | goto done; |
879 | ||
57abad25 | 880 | reloop: |
f5f99929 | 881 | for (i = 0; l != hdrqtail; i++) { |
7bb206e3 BS |
882 | u32 qp; |
883 | u8 *bthbytes; | |
884 | ||
885 | rc = (u64 *) (dd->ipath_pd[0]->port_rcvhdrq + (l << 2)); | |
27b678dd | 886 | hdr = (struct ipath_message_header *)&rc[1]; |
7bb206e3 BS |
887 | /* |
888 | * could make a network order version of IPATH_KD_QP, and | |
889 | * do the obvious shift before masking to speed this up. | |
890 | */ | |
891 | qp = ntohl(hdr->bth[1]) & 0xffffff; | |
892 | bthbytes = (u8 *) hdr->bth; | |
893 | ||
27b678dd BS |
894 | eflags = ipath_hdrget_err_flags((__le32 *) rc); |
895 | etype = ipath_hdrget_rcv_type((__le32 *) rc); | |
7bb206e3 | 896 | /* total length */ |
27b678dd | 897 | tlen = ipath_hdrget_length_in_bytes((__le32 *) rc); |
7bb206e3 BS |
898 | ebuf = NULL; |
899 | if (etype != RCVHQ_RCV_TYPE_EXPECTED) { | |
900 | /* | |
901 | * it turns out that the chips uses an eager buffer | |
902 | * for all non-expected packets, whether it "needs" | |
903 | * one or not. So always get the index, but don't | |
904 | * set ebuf (so we try to copy data) unless the | |
905 | * length requires it. | |
906 | */ | |
27b678dd | 907 | etail = ipath_hdrget_index((__le32 *) rc); |
7bb206e3 BS |
908 | if (tlen > sizeof(*hdr) || |
909 | etype == RCVHQ_RCV_TYPE_NON_KD) | |
910 | ebuf = ipath_get_egrbuf(dd, etail, 0); | |
911 | } | |
912 | ||
913 | /* | |
914 | * both tiderr and ipathhdrerr are set for all plain IB | |
915 | * packets; only ipathhdrerr should be set. | |
916 | */ | |
917 | ||
918 | if (etype != RCVHQ_RCV_TYPE_NON_KD && etype != | |
27b678dd | 919 | RCVHQ_RCV_TYPE_ERROR && ipath_hdrget_ipath_ver( |
7bb206e3 BS |
920 | hdr->iph.ver_port_tid_offset) != |
921 | IPS_PROTO_VERSION) { | |
922 | ipath_cdbg(PKT, "Bad InfiniPath protocol version " | |
923 | "%x\n", etype); | |
924 | } | |
925 | ||
3d37b9e2 RC |
926 | if (unlikely(eflags)) |
927 | ipath_rcv_hdrerr(dd, eflags, l, etail, rc); | |
928 | else if (etype == RCVHQ_RCV_TYPE_NON_KD) { | |
34b2aafe BS |
929 | ipath_ib_rcv(dd->verbs_dev, rc + 1, ebuf, tlen); |
930 | if (dd->ipath_lli_counter) | |
931 | dd->ipath_lli_counter--; | |
932 | ipath_cdbg(PKT, "typ %x, opcode %x (eager, " | |
933 | "qp=%x), len %x; ignored\n", | |
934 | etype, bthbytes[0], qp, tlen); | |
7bb206e3 | 935 | } |
34b2aafe BS |
936 | else if (etype == RCVHQ_RCV_TYPE_EAGER) |
937 | ipath_cdbg(PKT, "typ %x, opcode %x (eager, " | |
938 | "qp=%x), len %x; ignored\n", | |
939 | etype, bthbytes[0], qp, tlen); | |
7bb206e3 BS |
940 | else if (etype == RCVHQ_RCV_TYPE_EXPECTED) |
941 | ipath_dbg("Bug: Expected TID, opcode %x; ignored\n", | |
942 | be32_to_cpu(hdr->bth[0]) & 0xff); | |
3d37b9e2 | 943 | else { |
7bb206e3 BS |
944 | /* |
945 | * error packet, type of error unknown. | |
946 | * Probably type 3, but we don't know, so don't | |
947 | * even try to print the opcode, etc. | |
948 | */ | |
949 | ipath_dbg("Error Pkt, but no eflags! egrbuf %x, " | |
950 | "len %x\nhdrq@%lx;hdrq+%x rhf: %llx; " | |
951 | "hdr %llx %llx %llx %llx %llx\n", | |
952 | etail, tlen, (unsigned long) rc, l, | |
953 | (unsigned long long) rc[0], | |
954 | (unsigned long long) rc[1], | |
955 | (unsigned long long) rc[2], | |
956 | (unsigned long long) rc[3], | |
957 | (unsigned long long) rc[4], | |
958 | (unsigned long long) rc[5]); | |
959 | } | |
960 | l += rsize; | |
961 | if (l >= maxcnt) | |
962 | l = 0; | |
f5f99929 BS |
963 | if (etype != RCVHQ_RCV_TYPE_EXPECTED) |
964 | updegr = 1; | |
7bb206e3 | 965 | /* |
f5f99929 BS |
966 | * update head regs on last packet, and every 16 packets. |
967 | * Reduce bus traffic, while still trying to prevent | |
968 | * rcvhdrq overflows, for when the queue is nearly full | |
7bb206e3 | 969 | */ |
f5f99929 BS |
970 | if (l == hdrqtail || (i && !(i&0xf))) { |
971 | u64 lval; | |
525d0ca1 BS |
972 | if (l == hdrqtail) |
973 | /* request IBA6120 interrupt only on last */ | |
f5f99929 BS |
974 | lval = dd->ipath_rhdrhead_intr_off | l; |
975 | else | |
976 | lval = l; | |
977 | (void)ipath_write_ureg(dd, ur_rcvhdrhead, lval, 0); | |
978 | if (updegr) { | |
979 | (void)ipath_write_ureg(dd, ur_rcvegrindexhead, | |
980 | etail, 0); | |
981 | updegr = 0; | |
982 | } | |
983 | } | |
7bb206e3 BS |
984 | } |
985 | ||
57abad25 | 986 | if (!dd->ipath_rhdrhead_intr_off && !reloop) { |
525d0ca1 | 987 | /* IBA6110 workaround; we can have a race clearing chip |
57abad25 BS |
988 | * interrupt with another interrupt about to be delivered, |
989 | * and can clear it before it is delivered on the GPIO | |
990 | * workaround. By doing the extra check here for the | |
991 | * in-memory tail register updating while we were doing | |
992 | * earlier packets, we "almost" guarantee we have covered | |
993 | * that case. | |
994 | */ | |
995 | u32 hqtail = (u32)le64_to_cpu(*dd->ipath_hdrqtailptr); | |
996 | if (hqtail != hdrqtail) { | |
997 | hdrqtail = hqtail; | |
998 | reloop = 1; /* loop 1 extra time at most */ | |
999 | goto reloop; | |
1000 | } | |
1001 | } | |
1002 | ||
7bb206e3 BS |
1003 | pkttot += i; |
1004 | ||
1005 | dd->ipath_port0head = l; | |
1006 | ||
7bb206e3 BS |
1007 | if (pkttot > ipath_stats.sps_maxpkts_call) |
1008 | ipath_stats.sps_maxpkts_call = pkttot; | |
1009 | ipath_stats.sps_port0pkts += pkttot; | |
1010 | ipath_stats.sps_avgpkts_call = | |
1011 | ipath_stats.sps_port0pkts / ++totcalls; | |
1012 | ||
1013 | done: | |
1014 | clear_bit(0, &dd->ipath_rcv_pending); | |
1015 | smp_mb__after_clear_bit(); | |
1016 | ||
1017 | bail:; | |
1018 | } | |
1019 | ||
1020 | /** | |
1021 | * ipath_update_pio_bufs - update shadow copy of the PIO availability map | |
1022 | * @dd: the infinipath device | |
1023 | * | |
1024 | * called whenever our local copy indicates we have run out of send buffers | |
1025 | * NOTE: This can be called from interrupt context by some code | |
1026 | * and from non-interrupt context by ipath_getpiobuf(). | |
1027 | */ | |
1028 | ||
1029 | static void ipath_update_pio_bufs(struct ipath_devdata *dd) | |
1030 | { | |
1031 | unsigned long flags; | |
1032 | int i; | |
1033 | const unsigned piobregs = (unsigned)dd->ipath_pioavregs; | |
1034 | ||
1035 | /* If the generation (check) bits have changed, then we update the | |
1036 | * busy bit for the corresponding PIO buffer. This algorithm will | |
1037 | * modify positions to the value they already have in some cases | |
1038 | * (i.e., no change), but it's faster than changing only the bits | |
1039 | * that have changed. | |
1040 | * | |
1041 | * We would like to do this atomicly, to avoid spinlocks in the | |
1042 | * critical send path, but that's not really possible, given the | |
1043 | * type of changes, and that this routine could be called on | |
1044 | * multiple cpu's simultaneously, so we lock in this routine only, | |
1045 | * to avoid conflicting updates; all we change is the shadow, and | |
1046 | * it's a single 64 bit memory location, so by definition the update | |
1047 | * is atomic in terms of what other cpu's can see in testing the | |
1048 | * bits. The spin_lock overhead isn't too bad, since it only | |
1049 | * happens when all buffers are in use, so only cpu overhead, not | |
1050 | * latency or bandwidth is affected. | |
1051 | */ | |
1052 | #define _IPATH_ALL_CHECKBITS 0x5555555555555555ULL | |
1053 | if (!dd->ipath_pioavailregs_dma) { | |
1054 | ipath_dbg("Update shadow pioavail, but regs_dma NULL!\n"); | |
1055 | return; | |
1056 | } | |
1057 | if (ipath_debug & __IPATH_VERBDBG) { | |
1058 | /* only if packet debug and verbose */ | |
1059 | volatile __le64 *dma = dd->ipath_pioavailregs_dma; | |
1060 | unsigned long *shadow = dd->ipath_pioavailshadow; | |
1061 | ||
1062 | ipath_cdbg(PKT, "Refill avail, dma0=%llx shad0=%lx, " | |
1063 | "d1=%llx s1=%lx, d2=%llx s2=%lx, d3=%llx " | |
1064 | "s3=%lx\n", | |
1065 | (unsigned long long) le64_to_cpu(dma[0]), | |
1066 | shadow[0], | |
1067 | (unsigned long long) le64_to_cpu(dma[1]), | |
1068 | shadow[1], | |
1069 | (unsigned long long) le64_to_cpu(dma[2]), | |
1070 | shadow[2], | |
1071 | (unsigned long long) le64_to_cpu(dma[3]), | |
1072 | shadow[3]); | |
1073 | if (piobregs > 4) | |
1074 | ipath_cdbg( | |
1075 | PKT, "2nd group, dma4=%llx shad4=%lx, " | |
1076 | "d5=%llx s5=%lx, d6=%llx s6=%lx, " | |
1077 | "d7=%llx s7=%lx\n", | |
1078 | (unsigned long long) le64_to_cpu(dma[4]), | |
1079 | shadow[4], | |
1080 | (unsigned long long) le64_to_cpu(dma[5]), | |
1081 | shadow[5], | |
1082 | (unsigned long long) le64_to_cpu(dma[6]), | |
1083 | shadow[6], | |
1084 | (unsigned long long) le64_to_cpu(dma[7]), | |
1085 | shadow[7]); | |
1086 | } | |
1087 | spin_lock_irqsave(&ipath_pioavail_lock, flags); | |
1088 | for (i = 0; i < piobregs; i++) { | |
1089 | u64 pchbusy, pchg, piov, pnew; | |
1090 | /* | |
1091 | * Chip Errata: bug 6641; even and odd qwords>3 are swapped | |
1092 | */ | |
1093 | if (i > 3) { | |
1094 | if (i & 1) | |
1095 | piov = le64_to_cpu( | |
1096 | dd->ipath_pioavailregs_dma[i - 1]); | |
1097 | else | |
1098 | piov = le64_to_cpu( | |
1099 | dd->ipath_pioavailregs_dma[i + 1]); | |
1100 | } else | |
1101 | piov = le64_to_cpu(dd->ipath_pioavailregs_dma[i]); | |
1102 | pchg = _IPATH_ALL_CHECKBITS & | |
1103 | ~(dd->ipath_pioavailshadow[i] ^ piov); | |
1104 | pchbusy = pchg << INFINIPATH_SENDPIOAVAIL_BUSY_SHIFT; | |
1105 | if (pchg && (pchbusy & dd->ipath_pioavailshadow[i])) { | |
1106 | pnew = dd->ipath_pioavailshadow[i] & ~pchbusy; | |
1107 | pnew |= piov & pchbusy; | |
1108 | dd->ipath_pioavailshadow[i] = pnew; | |
1109 | } | |
1110 | } | |
1111 | spin_unlock_irqrestore(&ipath_pioavail_lock, flags); | |
1112 | } | |
1113 | ||
1114 | /** | |
1115 | * ipath_setrcvhdrsize - set the receive header size | |
1116 | * @dd: the infinipath device | |
1117 | * @rhdrsize: the receive header size | |
1118 | * | |
1119 | * called from user init code, and also layered driver init | |
1120 | */ | |
1121 | int ipath_setrcvhdrsize(struct ipath_devdata *dd, unsigned rhdrsize) | |
1122 | { | |
1123 | int ret = 0; | |
1124 | ||
1125 | if (dd->ipath_flags & IPATH_RCVHDRSZ_SET) { | |
1126 | if (dd->ipath_rcvhdrsize != rhdrsize) { | |
1127 | dev_info(&dd->pcidev->dev, | |
1128 | "Error: can't set protocol header " | |
1129 | "size %u, already %u\n", | |
1130 | rhdrsize, dd->ipath_rcvhdrsize); | |
1131 | ret = -EAGAIN; | |
1132 | } else | |
1133 | ipath_cdbg(VERBOSE, "Reuse same protocol header " | |
1134 | "size %u\n", dd->ipath_rcvhdrsize); | |
1135 | } else if (rhdrsize > (dd->ipath_rcvhdrentsize - | |
1136 | (sizeof(u64) / sizeof(u32)))) { | |
1137 | ipath_dbg("Error: can't set protocol header size %u " | |
1138 | "(> max %u)\n", rhdrsize, | |
1139 | dd->ipath_rcvhdrentsize - | |
1140 | (u32) (sizeof(u64) / sizeof(u32))); | |
1141 | ret = -EOVERFLOW; | |
1142 | } else { | |
1143 | dd->ipath_flags |= IPATH_RCVHDRSZ_SET; | |
1144 | dd->ipath_rcvhdrsize = rhdrsize; | |
1145 | ipath_write_kreg(dd, dd->ipath_kregs->kr_rcvhdrsize, | |
1146 | dd->ipath_rcvhdrsize); | |
1147 | ipath_cdbg(VERBOSE, "Set protocol header size to %u\n", | |
1148 | dd->ipath_rcvhdrsize); | |
1149 | } | |
1150 | return ret; | |
1151 | } | |
1152 | ||
1153 | /** | |
1154 | * ipath_getpiobuf - find an available pio buffer | |
1155 | * @dd: the infinipath device | |
1156 | * @pbufnum: the buffer number is placed here | |
1157 | * | |
1158 | * do appropriate marking as busy, etc. | |
1159 | * returns buffer number if one found (>=0), negative number is error. | |
0fd41363 | 1160 | * Used by ipath_layer_send |
7bb206e3 BS |
1161 | */ |
1162 | u32 __iomem *ipath_getpiobuf(struct ipath_devdata *dd, u32 * pbufnum) | |
1163 | { | |
1164 | int i, j, starti, updated = 0; | |
1165 | unsigned piobcnt, iter; | |
1166 | unsigned long flags; | |
1167 | unsigned long *shadow = dd->ipath_pioavailshadow; | |
1168 | u32 __iomem *buf; | |
1169 | ||
1170 | piobcnt = (unsigned)(dd->ipath_piobcnt2k | |
1171 | + dd->ipath_piobcnt4k); | |
1172 | starti = dd->ipath_lastport_piobuf; | |
1173 | iter = piobcnt - starti; | |
1174 | if (dd->ipath_upd_pio_shadow) { | |
1175 | /* | |
1176 | * Minor optimization. If we had no buffers on last call, | |
1177 | * start out by doing the update; continue and do scan even | |
1178 | * if no buffers were updated, to be paranoid | |
1179 | */ | |
1180 | ipath_update_pio_bufs(dd); | |
1181 | /* we scanned here, don't do it at end of scan */ | |
1182 | updated = 1; | |
1183 | i = starti; | |
1184 | } else | |
1185 | i = dd->ipath_lastpioindex; | |
1186 | ||
1187 | rescan: | |
1188 | /* | |
1189 | * while test_and_set_bit() is atomic, we do that and then the | |
1190 | * change_bit(), and the pair is not. See if this is the cause | |
1191 | * of the remaining armlaunch errors. | |
1192 | */ | |
1193 | spin_lock_irqsave(&ipath_pioavail_lock, flags); | |
1194 | for (j = 0; j < iter; j++, i++) { | |
1195 | if (i >= piobcnt) | |
1196 | i = starti; | |
1197 | /* | |
1198 | * To avoid bus lock overhead, we first find a candidate | |
1199 | * buffer, then do the test and set, and continue if that | |
1200 | * fails. | |
1201 | */ | |
1202 | if (test_bit((2 * i) + 1, shadow) || | |
1203 | test_and_set_bit((2 * i) + 1, shadow)) | |
1204 | continue; | |
1205 | /* flip generation bit */ | |
1206 | change_bit(2 * i, shadow); | |
1207 | break; | |
1208 | } | |
1209 | spin_unlock_irqrestore(&ipath_pioavail_lock, flags); | |
1210 | ||
1211 | if (j == iter) { | |
1212 | volatile __le64 *dma = dd->ipath_pioavailregs_dma; | |
1213 | ||
1214 | /* | |
1215 | * first time through; shadow exhausted, but may be real | |
1216 | * buffers available, so go see; if any updated, rescan | |
1217 | * (once) | |
1218 | */ | |
1219 | if (!updated) { | |
1220 | ipath_update_pio_bufs(dd); | |
1221 | updated = 1; | |
1222 | i = starti; | |
1223 | goto rescan; | |
1224 | } | |
1225 | dd->ipath_upd_pio_shadow = 1; | |
1226 | /* | |
1227 | * not atomic, but if we lose one once in a while, that's OK | |
1228 | */ | |
1229 | ipath_stats.sps_nopiobufs++; | |
1230 | if (!(++dd->ipath_consec_nopiobuf % 100000)) { | |
1231 | ipath_dbg( | |
1232 | "%u pio sends with no bufavail; dmacopy: " | |
1233 | "%llx %llx %llx %llx; shadow: " | |
1234 | "%lx %lx %lx %lx\n", | |
1235 | dd->ipath_consec_nopiobuf, | |
1236 | (unsigned long long) le64_to_cpu(dma[0]), | |
1237 | (unsigned long long) le64_to_cpu(dma[1]), | |
1238 | (unsigned long long) le64_to_cpu(dma[2]), | |
1239 | (unsigned long long) le64_to_cpu(dma[3]), | |
1240 | shadow[0], shadow[1], shadow[2], | |
1241 | shadow[3]); | |
1242 | /* | |
1243 | * 4 buffers per byte, 4 registers above, cover rest | |
1244 | * below | |
1245 | */ | |
1246 | if ((dd->ipath_piobcnt2k + dd->ipath_piobcnt4k) > | |
1247 | (sizeof(shadow[0]) * 4 * 4)) | |
1248 | ipath_dbg("2nd group: dmacopy: %llx %llx " | |
1249 | "%llx %llx; shadow: %lx %lx " | |
1250 | "%lx %lx\n", | |
1251 | (unsigned long long) | |
1252 | le64_to_cpu(dma[4]), | |
1253 | (unsigned long long) | |
1254 | le64_to_cpu(dma[5]), | |
1255 | (unsigned long long) | |
1256 | le64_to_cpu(dma[6]), | |
1257 | (unsigned long long) | |
1258 | le64_to_cpu(dma[7]), | |
1259 | shadow[4], shadow[5], | |
1260 | shadow[6], shadow[7]); | |
1261 | } | |
1262 | buf = NULL; | |
1263 | goto bail; | |
1264 | } | |
1265 | ||
7bb206e3 BS |
1266 | /* |
1267 | * set next starting place. Since it's just an optimization, | |
1268 | * it doesn't matter who wins on this, so no locking | |
1269 | */ | |
1270 | dd->ipath_lastpioindex = i + 1; | |
1271 | if (dd->ipath_upd_pio_shadow) | |
1272 | dd->ipath_upd_pio_shadow = 0; | |
1273 | if (dd->ipath_consec_nopiobuf) | |
1274 | dd->ipath_consec_nopiobuf = 0; | |
1275 | if (i < dd->ipath_piobcnt2k) | |
1276 | buf = (u32 __iomem *) (dd->ipath_pio2kbase + | |
1277 | i * dd->ipath_palign); | |
1278 | else | |
1279 | buf = (u32 __iomem *) | |
1280 | (dd->ipath_pio4kbase + | |
1281 | (i - dd->ipath_piobcnt2k) * dd->ipath_4kalign); | |
1282 | ipath_cdbg(VERBOSE, "Return piobuf%u %uk @ %p\n", | |
1283 | i, (i < dd->ipath_piobcnt2k) ? 2 : 4, buf); | |
1284 | if (pbufnum) | |
1285 | *pbufnum = i; | |
1286 | ||
1287 | bail: | |
1288 | return buf; | |
1289 | } | |
1290 | ||
1291 | /** | |
1292 | * ipath_create_rcvhdrq - create a receive header queue | |
1293 | * @dd: the infinipath device | |
1294 | * @pd: the port data | |
1295 | * | |
f37bda92 BS |
1296 | * this must be contiguous memory (from an i/o perspective), and must be |
1297 | * DMA'able (which means for some systems, it will go through an IOMMU, | |
1298 | * or be forced into a low address range). | |
7bb206e3 BS |
1299 | */ |
1300 | int ipath_create_rcvhdrq(struct ipath_devdata *dd, | |
1301 | struct ipath_portdata *pd) | |
1302 | { | |
f37bda92 | 1303 | int ret = 0; |
7bb206e3 | 1304 | |
7bb206e3 | 1305 | if (!pd->port_rcvhdrq) { |
f37bda92 | 1306 | dma_addr_t phys_hdrqtail; |
7bb206e3 | 1307 | gfp_t gfp_flags = GFP_USER | __GFP_COMP; |
f37bda92 BS |
1308 | int amt = ALIGN(dd->ipath_rcvhdrcnt * dd->ipath_rcvhdrentsize * |
1309 | sizeof(u32), PAGE_SIZE); | |
7bb206e3 BS |
1310 | |
1311 | pd->port_rcvhdrq = dma_alloc_coherent( | |
1312 | &dd->pcidev->dev, amt, &pd->port_rcvhdrq_phys, | |
1313 | gfp_flags); | |
1314 | ||
1315 | if (!pd->port_rcvhdrq) { | |
1316 | ipath_dev_err(dd, "attempt to allocate %d bytes " | |
1317 | "for port %u rcvhdrq failed\n", | |
1318 | amt, pd->port_port); | |
1319 | ret = -ENOMEM; | |
1320 | goto bail; | |
1321 | } | |
f37bda92 BS |
1322 | pd->port_rcvhdrtail_kvaddr = dma_alloc_coherent( |
1323 | &dd->pcidev->dev, PAGE_SIZE, &phys_hdrqtail, GFP_KERNEL); | |
1324 | if (!pd->port_rcvhdrtail_kvaddr) { | |
1325 | ipath_dev_err(dd, "attempt to allocate 1 page " | |
1326 | "for port %u rcvhdrqtailaddr failed\n", | |
1327 | pd->port_port); | |
1328 | ret = -ENOMEM; | |
1329 | goto bail; | |
1330 | } | |
1331 | pd->port_rcvhdrqtailaddr_phys = phys_hdrqtail; | |
7bb206e3 BS |
1332 | |
1333 | pd->port_rcvhdrq_size = amt; | |
1334 | ||
1335 | ipath_cdbg(VERBOSE, "%d pages at %p (phys %lx) size=%lu " | |
1336 | "for port %u rcvhdr Q\n", | |
1337 | amt >> PAGE_SHIFT, pd->port_rcvhdrq, | |
1338 | (unsigned long) pd->port_rcvhdrq_phys, | |
1339 | (unsigned long) pd->port_rcvhdrq_size, | |
1340 | pd->port_port); | |
f37bda92 BS |
1341 | |
1342 | ipath_cdbg(VERBOSE, "port %d hdrtailaddr, %llx physical\n", | |
1343 | pd->port_port, | |
1344 | (unsigned long long) phys_hdrqtail); | |
7bb206e3 | 1345 | } |
f37bda92 BS |
1346 | else |
1347 | ipath_cdbg(VERBOSE, "reuse port %d rcvhdrq @%p %llx phys; " | |
1348 | "hdrtailaddr@%p %llx physical\n", | |
1349 | pd->port_port, pd->port_rcvhdrq, | |
1350 | pd->port_rcvhdrq_phys, pd->port_rcvhdrtail_kvaddr, | |
1351 | (unsigned long long)pd->port_rcvhdrqtailaddr_phys); | |
1352 | ||
1353 | /* clear for security and sanity on each use */ | |
1354 | memset(pd->port_rcvhdrq, 0, pd->port_rcvhdrq_size); | |
1355 | memset((void *)pd->port_rcvhdrtail_kvaddr, 0, PAGE_SIZE); | |
7bb206e3 BS |
1356 | |
1357 | /* | |
1358 | * tell chip each time we init it, even if we are re-using previous | |
f37bda92 | 1359 | * memory (we zero the register at process close) |
7bb206e3 | 1360 | */ |
f37bda92 BS |
1361 | ipath_write_kreg_port(dd, dd->ipath_kregs->kr_rcvhdrtailaddr, |
1362 | pd->port_port, pd->port_rcvhdrqtailaddr_phys); | |
7bb206e3 BS |
1363 | ipath_write_kreg_port(dd, dd->ipath_kregs->kr_rcvhdraddr, |
1364 | pd->port_port, pd->port_rcvhdrq_phys); | |
1365 | ||
1366 | ret = 0; | |
1367 | bail: | |
1368 | return ret; | |
1369 | } | |
1370 | ||
1371 | int ipath_waitfor_complete(struct ipath_devdata *dd, ipath_kreg reg_id, | |
1372 | u64 bits_to_wait_for, u64 * valp) | |
1373 | { | |
1374 | unsigned long timeout; | |
1375 | u64 lastval, val; | |
1376 | int ret; | |
1377 | ||
1378 | lastval = ipath_read_kreg64(dd, reg_id); | |
1379 | /* wait a ridiculously long time */ | |
1380 | timeout = jiffies + msecs_to_jiffies(5); | |
1381 | do { | |
1382 | val = ipath_read_kreg64(dd, reg_id); | |
1383 | /* set so they have something, even on failures. */ | |
1384 | *valp = val; | |
1385 | if ((val & bits_to_wait_for) == bits_to_wait_for) { | |
1386 | ret = 0; | |
1387 | break; | |
1388 | } | |
1389 | if (val != lastval) | |
1390 | ipath_cdbg(VERBOSE, "Changed from %llx to %llx, " | |
1391 | "waiting for %llx bits\n", | |
1392 | (unsigned long long) lastval, | |
1393 | (unsigned long long) val, | |
1394 | (unsigned long long) bits_to_wait_for); | |
1395 | cond_resched(); | |
1396 | if (time_after(jiffies, timeout)) { | |
1397 | ipath_dbg("Didn't get bits %llx in register 0x%x, " | |
1398 | "got %llx\n", | |
1399 | (unsigned long long) bits_to_wait_for, | |
1400 | reg_id, (unsigned long long) *valp); | |
1401 | ret = -ENODEV; | |
1402 | break; | |
1403 | } | |
1404 | } while (1); | |
1405 | ||
1406 | return ret; | |
1407 | } | |
1408 | ||
1409 | /** | |
1410 | * ipath_waitfor_mdio_cmdready - wait for last command to complete | |
1411 | * @dd: the infinipath device | |
1412 | * | |
1413 | * Like ipath_waitfor_complete(), but we wait for the CMDVALID bit to go | |
1414 | * away indicating the last command has completed. It doesn't return data | |
1415 | */ | |
1416 | int ipath_waitfor_mdio_cmdready(struct ipath_devdata *dd) | |
1417 | { | |
1418 | unsigned long timeout; | |
1419 | u64 val; | |
1420 | int ret; | |
1421 | ||
1422 | /* wait a ridiculously long time */ | |
1423 | timeout = jiffies + msecs_to_jiffies(5); | |
1424 | do { | |
1425 | val = ipath_read_kreg64(dd, dd->ipath_kregs->kr_mdio); | |
1426 | if (!(val & IPATH_MDIO_CMDVALID)) { | |
1427 | ret = 0; | |
1428 | break; | |
1429 | } | |
1430 | cond_resched(); | |
1431 | if (time_after(jiffies, timeout)) { | |
1432 | ipath_dbg("CMDVALID stuck in mdio reg? (%llx)\n", | |
1433 | (unsigned long long) val); | |
1434 | ret = -ENODEV; | |
1435 | break; | |
1436 | } | |
1437 | } while (1); | |
1438 | ||
1439 | return ret; | |
1440 | } | |
1441 | ||
34b2aafe | 1442 | static void ipath_set_ib_lstate(struct ipath_devdata *dd, int which) |
7bb206e3 BS |
1443 | { |
1444 | static const char *what[4] = { | |
1445 | [0] = "DOWN", | |
1446 | [INFINIPATH_IBCC_LINKCMD_INIT] = "INIT", | |
1447 | [INFINIPATH_IBCC_LINKCMD_ARMED] = "ARMED", | |
1448 | [INFINIPATH_IBCC_LINKCMD_ACTIVE] = "ACTIVE" | |
1449 | }; | |
f37bda92 BS |
1450 | int linkcmd = (which >> INFINIPATH_IBCC_LINKCMD_SHIFT) & |
1451 | INFINIPATH_IBCC_LINKCMD_MASK; | |
1452 | ||
0fd41363 | 1453 | ipath_cdbg(VERBOSE, "Trying to move unit %u to %s, current ltstate " |
7bb206e3 | 1454 | "is %s\n", dd->ipath_unit, |
f37bda92 | 1455 | what[linkcmd], |
7bb206e3 BS |
1456 | ipath_ibcstatus_str[ |
1457 | (ipath_read_kreg64 | |
1458 | (dd, dd->ipath_kregs->kr_ibcstatus) >> | |
1459 | INFINIPATH_IBCS_LINKTRAININGSTATE_SHIFT) & | |
1460 | INFINIPATH_IBCS_LINKTRAININGSTATE_MASK]); | |
f37bda92 | 1461 | /* flush all queued sends when going to DOWN or INIT, to be sure that |
0fd41363 | 1462 | * they don't block MAD packets */ |
f37bda92 BS |
1463 | if (!linkcmd || linkcmd == INFINIPATH_IBCC_LINKCMD_INIT) { |
1464 | ipath_write_kreg(dd, dd->ipath_kregs->kr_sendctrl, | |
1465 | INFINIPATH_S_ABORT); | |
1466 | ipath_disarm_piobufs(dd, dd->ipath_lastport_piobuf, | |
1467 | (unsigned)(dd->ipath_piobcnt2k + | |
1468 | dd->ipath_piobcnt4k) - | |
1469 | dd->ipath_lastport_piobuf); | |
1470 | } | |
7bb206e3 BS |
1471 | |
1472 | ipath_write_kreg(dd, dd->ipath_kregs->kr_ibcctrl, | |
1473 | dd->ipath_ibcctrl | which); | |
1474 | } | |
1475 | ||
34b2aafe BS |
1476 | int ipath_set_linkstate(struct ipath_devdata *dd, u8 newstate) |
1477 | { | |
1478 | u32 lstate; | |
1479 | int ret; | |
1480 | ||
1481 | switch (newstate) { | |
1482 | case IPATH_IB_LINKDOWN: | |
1483 | ipath_set_ib_lstate(dd, INFINIPATH_IBCC_LINKINITCMD_POLL << | |
1484 | INFINIPATH_IBCC_LINKINITCMD_SHIFT); | |
1485 | /* don't wait */ | |
1486 | ret = 0; | |
1487 | goto bail; | |
1488 | ||
1489 | case IPATH_IB_LINKDOWN_SLEEP: | |
1490 | ipath_set_ib_lstate(dd, INFINIPATH_IBCC_LINKINITCMD_SLEEP << | |
1491 | INFINIPATH_IBCC_LINKINITCMD_SHIFT); | |
1492 | /* don't wait */ | |
1493 | ret = 0; | |
1494 | goto bail; | |
1495 | ||
1496 | case IPATH_IB_LINKDOWN_DISABLE: | |
1497 | ipath_set_ib_lstate(dd, | |
1498 | INFINIPATH_IBCC_LINKINITCMD_DISABLE << | |
1499 | INFINIPATH_IBCC_LINKINITCMD_SHIFT); | |
1500 | /* don't wait */ | |
1501 | ret = 0; | |
1502 | goto bail; | |
1503 | ||
1504 | case IPATH_IB_LINKINIT: | |
1505 | if (dd->ipath_flags & IPATH_LINKINIT) { | |
1506 | ret = 0; | |
1507 | goto bail; | |
1508 | } | |
1509 | ipath_set_ib_lstate(dd, INFINIPATH_IBCC_LINKCMD_INIT << | |
1510 | INFINIPATH_IBCC_LINKCMD_SHIFT); | |
1511 | lstate = IPATH_LINKINIT; | |
1512 | break; | |
1513 | ||
1514 | case IPATH_IB_LINKARM: | |
1515 | if (dd->ipath_flags & IPATH_LINKARMED) { | |
1516 | ret = 0; | |
1517 | goto bail; | |
1518 | } | |
1519 | if (!(dd->ipath_flags & | |
1520 | (IPATH_LINKINIT | IPATH_LINKACTIVE))) { | |
1521 | ret = -EINVAL; | |
1522 | goto bail; | |
1523 | } | |
1524 | ipath_set_ib_lstate(dd, INFINIPATH_IBCC_LINKCMD_ARMED << | |
1525 | INFINIPATH_IBCC_LINKCMD_SHIFT); | |
1526 | /* | |
1527 | * Since the port can transition to ACTIVE by receiving | |
1528 | * a non VL 15 packet, wait for either state. | |
1529 | */ | |
1530 | lstate = IPATH_LINKARMED | IPATH_LINKACTIVE; | |
1531 | break; | |
1532 | ||
1533 | case IPATH_IB_LINKACTIVE: | |
1534 | if (dd->ipath_flags & IPATH_LINKACTIVE) { | |
1535 | ret = 0; | |
1536 | goto bail; | |
1537 | } | |
1538 | if (!(dd->ipath_flags & IPATH_LINKARMED)) { | |
1539 | ret = -EINVAL; | |
1540 | goto bail; | |
1541 | } | |
1542 | ipath_set_ib_lstate(dd, INFINIPATH_IBCC_LINKCMD_ACTIVE << | |
1543 | INFINIPATH_IBCC_LINKCMD_SHIFT); | |
1544 | lstate = IPATH_LINKACTIVE; | |
1545 | break; | |
1546 | ||
1547 | default: | |
1548 | ipath_dbg("Invalid linkstate 0x%x requested\n", newstate); | |
1549 | ret = -EINVAL; | |
1550 | goto bail; | |
1551 | } | |
1552 | ret = ipath_wait_linkstate(dd, lstate, 2000); | |
1553 | ||
1554 | bail: | |
1555 | return ret; | |
1556 | } | |
1557 | ||
1558 | /** | |
1559 | * ipath_set_mtu - set the MTU | |
1560 | * @dd: the infinipath device | |
1561 | * @arg: the new MTU | |
1562 | * | |
1563 | * we can handle "any" incoming size, the issue here is whether we | |
1564 | * need to restrict our outgoing size. For now, we don't do any | |
1565 | * sanity checking on this, and we don't deal with what happens to | |
1566 | * programs that are already running when the size changes. | |
1567 | * NOTE: changing the MTU will usually cause the IBC to go back to | |
1568 | * link initialize (IPATH_IBSTATE_INIT) state... | |
1569 | */ | |
1570 | int ipath_set_mtu(struct ipath_devdata *dd, u16 arg) | |
1571 | { | |
1572 | u32 piosize; | |
1573 | int changed = 0; | |
1574 | int ret; | |
1575 | ||
1576 | /* | |
1577 | * mtu is IB data payload max. It's the largest power of 2 less | |
1578 | * than piosize (or even larger, since it only really controls the | |
1579 | * largest we can receive; we can send the max of the mtu and | |
1580 | * piosize). We check that it's one of the valid IB sizes. | |
1581 | */ | |
1582 | if (arg != 256 && arg != 512 && arg != 1024 && arg != 2048 && | |
1583 | arg != 4096) { | |
1584 | ipath_dbg("Trying to set invalid mtu %u, failing\n", arg); | |
1585 | ret = -EINVAL; | |
1586 | goto bail; | |
1587 | } | |
1588 | if (dd->ipath_ibmtu == arg) { | |
1589 | ret = 0; /* same as current */ | |
1590 | goto bail; | |
1591 | } | |
1592 | ||
1593 | piosize = dd->ipath_ibmaxlen; | |
1594 | dd->ipath_ibmtu = arg; | |
1595 | ||
1596 | if (arg >= (piosize - IPATH_PIO_MAXIBHDR)) { | |
1597 | /* Only if it's not the initial value (or reset to it) */ | |
1598 | if (piosize != dd->ipath_init_ibmaxlen) { | |
1599 | dd->ipath_ibmaxlen = piosize; | |
1600 | changed = 1; | |
1601 | } | |
1602 | } else if ((arg + IPATH_PIO_MAXIBHDR) != dd->ipath_ibmaxlen) { | |
1603 | piosize = arg + IPATH_PIO_MAXIBHDR; | |
1604 | ipath_cdbg(VERBOSE, "ibmaxlen was 0x%x, setting to 0x%x " | |
1605 | "(mtu 0x%x)\n", dd->ipath_ibmaxlen, piosize, | |
1606 | arg); | |
1607 | dd->ipath_ibmaxlen = piosize; | |
1608 | changed = 1; | |
1609 | } | |
1610 | ||
1611 | if (changed) { | |
1612 | /* | |
1613 | * set the IBC maxpktlength to the size of our pio | |
1614 | * buffers in words | |
1615 | */ | |
1616 | u64 ibc = dd->ipath_ibcctrl; | |
1617 | ibc &= ~(INFINIPATH_IBCC_MAXPKTLEN_MASK << | |
1618 | INFINIPATH_IBCC_MAXPKTLEN_SHIFT); | |
1619 | ||
1620 | piosize = piosize - 2 * sizeof(u32); /* ignore pbc */ | |
1621 | dd->ipath_ibmaxlen = piosize; | |
1622 | piosize /= sizeof(u32); /* in words */ | |
1623 | /* | |
1624 | * for ICRC, which we only send in diag test pkt mode, and | |
1625 | * we don't need to worry about that for mtu | |
1626 | */ | |
1627 | piosize += 1; | |
1628 | ||
1629 | ibc |= piosize << INFINIPATH_IBCC_MAXPKTLEN_SHIFT; | |
1630 | dd->ipath_ibcctrl = ibc; | |
1631 | ipath_write_kreg(dd, dd->ipath_kregs->kr_ibcctrl, | |
1632 | dd->ipath_ibcctrl); | |
1633 | dd->ipath_f_tidtemplate(dd); | |
1634 | } | |
1635 | ||
1636 | ret = 0; | |
1637 | ||
1638 | bail: | |
1639 | return ret; | |
1640 | } | |
1641 | ||
1642 | int ipath_set_lid(struct ipath_devdata *dd, u32 arg, u8 lmc) | |
1643 | { | |
1644 | dd->ipath_lid = arg; | |
1645 | dd->ipath_lmc = lmc; | |
1646 | ||
1647 | return 0; | |
1648 | } | |
1649 | ||
7bb206e3 BS |
1650 | /** |
1651 | * ipath_read_kreg64_port - read a device's per-port 64-bit kernel register | |
1652 | * @dd: the infinipath device | |
1653 | * @regno: the register number to read | |
1654 | * @port: the port containing the register | |
1655 | * | |
1656 | * Registers that vary with the chip implementation constants (port) | |
1657 | * use this routine. | |
1658 | */ | |
1659 | u64 ipath_read_kreg64_port(const struct ipath_devdata *dd, ipath_kreg regno, | |
1660 | unsigned port) | |
1661 | { | |
1662 | u16 where; | |
1663 | ||
1664 | if (port < dd->ipath_portcnt && | |
1665 | (regno == dd->ipath_kregs->kr_rcvhdraddr || | |
1666 | regno == dd->ipath_kregs->kr_rcvhdrtailaddr)) | |
1667 | where = regno + port; | |
1668 | else | |
1669 | where = -1; | |
1670 | ||
1671 | return ipath_read_kreg64(dd, where); | |
1672 | } | |
1673 | ||
1674 | /** | |
1675 | * ipath_write_kreg_port - write a device's per-port 64-bit kernel register | |
1676 | * @dd: the infinipath device | |
1677 | * @regno: the register number to write | |
1678 | * @port: the port containing the register | |
1679 | * @value: the value to write | |
1680 | * | |
1681 | * Registers that vary with the chip implementation constants (port) | |
1682 | * use this routine. | |
1683 | */ | |
1684 | void ipath_write_kreg_port(const struct ipath_devdata *dd, ipath_kreg regno, | |
1685 | unsigned port, u64 value) | |
1686 | { | |
1687 | u16 where; | |
1688 | ||
1689 | if (port < dd->ipath_portcnt && | |
1690 | (regno == dd->ipath_kregs->kr_rcvhdraddr || | |
1691 | regno == dd->ipath_kregs->kr_rcvhdrtailaddr)) | |
1692 | where = regno + port; | |
1693 | else | |
1694 | where = -1; | |
1695 | ||
1696 | ipath_write_kreg(dd, where, value); | |
1697 | } | |
1698 | ||
1699 | /** | |
1700 | * ipath_shutdown_device - shut down a device | |
1701 | * @dd: the infinipath device | |
1702 | * | |
1703 | * This is called to make the device quiet when we are about to | |
1704 | * unload the driver, and also when the device is administratively | |
1705 | * disabled. It does not free any data structures. | |
1706 | * Everything it does has to be setup again by ipath_init_chip(dd,1) | |
1707 | */ | |
1708 | void ipath_shutdown_device(struct ipath_devdata *dd) | |
1709 | { | |
1710 | u64 val; | |
1711 | ||
1712 | ipath_dbg("Shutting down the device\n"); | |
1713 | ||
1714 | dd->ipath_flags |= IPATH_LINKUNK; | |
1715 | dd->ipath_flags &= ~(IPATH_INITTED | IPATH_LINKDOWN | | |
1716 | IPATH_LINKINIT | IPATH_LINKARMED | | |
1717 | IPATH_LINKACTIVE); | |
1718 | *dd->ipath_statusp &= ~(IPATH_STATUS_IB_CONF | | |
1719 | IPATH_STATUS_IB_READY); | |
1720 | ||
1721 | /* mask interrupts, but not errors */ | |
1722 | ipath_write_kreg(dd, dd->ipath_kregs->kr_intmask, 0ULL); | |
1723 | ||
1724 | dd->ipath_rcvctrl = 0; | |
1725 | ipath_write_kreg(dd, dd->ipath_kregs->kr_rcvctrl, | |
1726 | dd->ipath_rcvctrl); | |
1727 | ||
1728 | /* | |
1729 | * gracefully stop all sends allowing any in progress to trickle out | |
1730 | * first. | |
1731 | */ | |
1732 | ipath_write_kreg(dd, dd->ipath_kregs->kr_sendctrl, 0ULL); | |
1733 | /* flush it */ | |
1734 | val = ipath_read_kreg64(dd, dd->ipath_kregs->kr_scratch); | |
1735 | /* | |
1736 | * enough for anything that's going to trickle out to have actually | |
1737 | * done so. | |
1738 | */ | |
1739 | udelay(5); | |
1740 | ||
1741 | /* | |
1742 | * abort any armed or launched PIO buffers that didn't go. (self | |
1743 | * clearing). Will cause any packet currently being transmitted to | |
1744 | * go out with an EBP, and may also cause a short packet error on | |
1745 | * the receiver. | |
1746 | */ | |
1747 | ipath_write_kreg(dd, dd->ipath_kregs->kr_sendctrl, | |
1748 | INFINIPATH_S_ABORT); | |
1749 | ||
1750 | ipath_set_ib_lstate(dd, INFINIPATH_IBCC_LINKINITCMD_DISABLE << | |
1751 | INFINIPATH_IBCC_LINKINITCMD_SHIFT); | |
1752 | ||
7bb206e3 BS |
1753 | /* disable IBC */ |
1754 | dd->ipath_control &= ~INFINIPATH_C_LINKENABLE; | |
1755 | ipath_write_kreg(dd, dd->ipath_kregs->kr_control, | |
a40f55fc | 1756 | dd->ipath_control | INFINIPATH_C_FREEZEMODE); |
7bb206e3 BS |
1757 | |
1758 | /* | |
1759 | * clear SerdesEnable and turn the leds off; do this here because | |
1760 | * we are unloading, so don't count on interrupts to move along | |
1761 | * Turn the LEDs off explictly for the same reason. | |
1762 | */ | |
1763 | dd->ipath_f_quiet_serdes(dd); | |
1764 | dd->ipath_f_setextled(dd, 0, 0); | |
1765 | ||
1766 | if (dd->ipath_stats_timer_active) { | |
1767 | del_timer_sync(&dd->ipath_stats_timer); | |
1768 | dd->ipath_stats_timer_active = 0; | |
1769 | } | |
1770 | ||
1771 | /* | |
1772 | * clear all interrupts and errors, so that the next time the driver | |
1773 | * is loaded or device is enabled, we know that whatever is set | |
1774 | * happened while we were unloaded | |
1775 | */ | |
1776 | ipath_write_kreg(dd, dd->ipath_kregs->kr_hwerrclear, | |
1777 | ~0ULL & ~INFINIPATH_HWE_MEMBISTFAILED); | |
1778 | ipath_write_kreg(dd, dd->ipath_kregs->kr_errorclear, -1LL); | |
1779 | ipath_write_kreg(dd, dd->ipath_kregs->kr_intclear, -1LL); | |
1780 | } | |
1781 | ||
1782 | /** | |
1783 | * ipath_free_pddata - free a port's allocated data | |
1784 | * @dd: the infinipath device | |
f37bda92 | 1785 | * @pd: the portdata structure |
7bb206e3 | 1786 | * |
f37bda92 BS |
1787 | * free up any allocated data for a port |
1788 | * This should not touch anything that would affect a simultaneous | |
1789 | * re-allocation of port data, because it is called after ipath_mutex | |
1790 | * is released (and can be called from reinit as well). | |
1791 | * It should never change any chip state, or global driver state. | |
1792 | * (The only exception to global state is freeing the port0 port0_skbs.) | |
7bb206e3 | 1793 | */ |
f37bda92 | 1794 | void ipath_free_pddata(struct ipath_devdata *dd, struct ipath_portdata *pd) |
7bb206e3 | 1795 | { |
7bb206e3 BS |
1796 | if (!pd) |
1797 | return; | |
f37bda92 BS |
1798 | |
1799 | if (pd->port_rcvhdrq) { | |
7bb206e3 BS |
1800 | ipath_cdbg(VERBOSE, "free closed port %d rcvhdrq @ %p " |
1801 | "(size=%lu)\n", pd->port_port, pd->port_rcvhdrq, | |
1802 | (unsigned long) pd->port_rcvhdrq_size); | |
1803 | dma_free_coherent(&dd->pcidev->dev, pd->port_rcvhdrq_size, | |
1804 | pd->port_rcvhdrq, pd->port_rcvhdrq_phys); | |
1805 | pd->port_rcvhdrq = NULL; | |
f37bda92 BS |
1806 | if (pd->port_rcvhdrtail_kvaddr) { |
1807 | dma_free_coherent(&dd->pcidev->dev, PAGE_SIZE, | |
1808 | (void *)pd->port_rcvhdrtail_kvaddr, | |
1809 | pd->port_rcvhdrqtailaddr_phys); | |
1810 | pd->port_rcvhdrtail_kvaddr = NULL; | |
1811 | } | |
7bb206e3 | 1812 | } |
f37bda92 BS |
1813 | if (pd->port_port && pd->port_rcvegrbuf) { |
1814 | unsigned e; | |
1815 | ||
1816 | for (e = 0; e < pd->port_rcvegrbuf_chunks; e++) { | |
1817 | void *base = pd->port_rcvegrbuf[e]; | |
1818 | size_t size = pd->port_rcvegrbuf_size; | |
1819 | ||
1820 | ipath_cdbg(VERBOSE, "egrbuf free(%p, %lu), " | |
1821 | "chunk %u/%u\n", base, | |
1822 | (unsigned long) size, | |
1823 | e, pd->port_rcvegrbuf_chunks); | |
1824 | dma_free_coherent(&dd->pcidev->dev, size, | |
1825 | base, pd->port_rcvegrbuf_phys[e]); | |
7bb206e3 | 1826 | } |
f37bda92 BS |
1827 | vfree(pd->port_rcvegrbuf); |
1828 | pd->port_rcvegrbuf = NULL; | |
1829 | vfree(pd->port_rcvegrbuf_phys); | |
1830 | pd->port_rcvegrbuf_phys = NULL; | |
7bb206e3 | 1831 | pd->port_rcvegrbuf_chunks = 0; |
f37bda92 | 1832 | } else if (pd->port_port == 0 && dd->ipath_port0_skbs) { |
7bb206e3 BS |
1833 | unsigned e; |
1834 | struct sk_buff **skbs = dd->ipath_port0_skbs; | |
1835 | ||
1836 | dd->ipath_port0_skbs = NULL; | |
1837 | ipath_cdbg(VERBOSE, "free closed port %d ipath_port0_skbs " | |
1838 | "@ %p\n", pd->port_port, skbs); | |
1839 | for (e = 0; e < dd->ipath_rcvegrcnt; e++) | |
1840 | if (skbs[e]) | |
1841 | dev_kfree_skb(skbs[e]); | |
1842 | vfree(skbs); | |
1843 | } | |
f37bda92 BS |
1844 | kfree(pd->port_tid_pg_list); |
1845 | kfree(pd); | |
7bb206e3 BS |
1846 | } |
1847 | ||
ac2ae4c9 | 1848 | static int __init infinipath_init(void) |
7bb206e3 BS |
1849 | { |
1850 | int ret; | |
1851 | ||
b55f4f06 | 1852 | ipath_dbg(KERN_INFO DRIVER_LOAD_MSG "%s", ib_ipath_version); |
7bb206e3 BS |
1853 | |
1854 | /* | |
1855 | * These must be called before the driver is registered with | |
1856 | * the PCI subsystem. | |
1857 | */ | |
1858 | idr_init(&unit_table); | |
1859 | if (!idr_pre_get(&unit_table, GFP_KERNEL)) { | |
1860 | ret = -ENOMEM; | |
1861 | goto bail; | |
1862 | } | |
1863 | ||
1864 | ret = pci_register_driver(&ipath_driver); | |
1865 | if (ret < 0) { | |
1866 | printk(KERN_ERR IPATH_DRV_NAME | |
1867 | ": Unable to register driver: error %d\n", -ret); | |
1868 | goto bail_unit; | |
1869 | } | |
1870 | ||
1871 | ret = ipath_driver_create_group(&ipath_driver.driver); | |
1872 | if (ret < 0) { | |
1873 | printk(KERN_ERR IPATH_DRV_NAME ": Unable to create driver " | |
1874 | "sysfs entries: error %d\n", -ret); | |
1875 | goto bail_pci; | |
1876 | } | |
1877 | ||
1878 | ret = ipath_init_ipathfs(); | |
1879 | if (ret < 0) { | |
1880 | printk(KERN_ERR IPATH_DRV_NAME ": Unable to create " | |
1881 | "ipathfs: error %d\n", -ret); | |
1882 | goto bail_group; | |
1883 | } | |
1884 | ||
98341f26 BS |
1885 | ret = ipath_diagpkt_add(); |
1886 | if (ret < 0) { | |
1887 | printk(KERN_ERR IPATH_DRV_NAME ": Unable to create " | |
1888 | "diag data device: error %d\n", -ret); | |
1889 | goto bail_ipathfs; | |
1890 | } | |
1891 | ||
7bb206e3 BS |
1892 | goto bail; |
1893 | ||
98341f26 BS |
1894 | bail_ipathfs: |
1895 | ipath_exit_ipathfs(); | |
1896 | ||
7bb206e3 BS |
1897 | bail_group: |
1898 | ipath_driver_remove_group(&ipath_driver.driver); | |
1899 | ||
1900 | bail_pci: | |
1901 | pci_unregister_driver(&ipath_driver); | |
1902 | ||
1903 | bail_unit: | |
1904 | idr_destroy(&unit_table); | |
1905 | ||
1906 | bail: | |
1907 | return ret; | |
1908 | } | |
1909 | ||
1910 | static void cleanup_device(struct ipath_devdata *dd) | |
1911 | { | |
1912 | int port; | |
1913 | ||
1914 | ipath_shutdown_device(dd); | |
1915 | ||
1916 | if (*dd->ipath_statusp & IPATH_STATUS_CHIP_PRESENT) { | |
1917 | /* can't do anything more with chip; needs re-init */ | |
1918 | *dd->ipath_statusp &= ~IPATH_STATUS_CHIP_PRESENT; | |
1919 | if (dd->ipath_kregbase) { | |
1920 | /* | |
1921 | * if we haven't already cleaned up before these are | |
1922 | * to ensure any register reads/writes "fail" until | |
1923 | * re-init | |
1924 | */ | |
1925 | dd->ipath_kregbase = NULL; | |
7bb206e3 BS |
1926 | dd->ipath_uregbase = 0; |
1927 | dd->ipath_sregbase = 0; | |
1928 | dd->ipath_cregbase = 0; | |
1929 | dd->ipath_kregsize = 0; | |
1930 | } | |
1931 | ipath_disable_wc(dd); | |
1932 | } | |
1933 | ||
1934 | if (dd->ipath_pioavailregs_dma) { | |
1935 | dma_free_coherent(&dd->pcidev->dev, PAGE_SIZE, | |
1936 | (void *) dd->ipath_pioavailregs_dma, | |
1937 | dd->ipath_pioavailregs_phys); | |
1938 | dd->ipath_pioavailregs_dma = NULL; | |
1939 | } | |
35783ec0 BS |
1940 | if (dd->ipath_dummy_hdrq) { |
1941 | dma_free_coherent(&dd->pcidev->dev, | |
1942 | dd->ipath_pd[0]->port_rcvhdrq_size, | |
1943 | dd->ipath_dummy_hdrq, dd->ipath_dummy_hdrq_phys); | |
1944 | dd->ipath_dummy_hdrq = NULL; | |
1945 | } | |
7bb206e3 BS |
1946 | |
1947 | if (dd->ipath_pageshadow) { | |
1948 | struct page **tmpp = dd->ipath_pageshadow; | |
1949 | int i, cnt = 0; | |
1950 | ||
1951 | ipath_cdbg(VERBOSE, "Unlocking any expTID pages still " | |
1952 | "locked\n"); | |
1953 | for (port = 0; port < dd->ipath_cfgports; port++) { | |
1954 | int port_tidbase = port * dd->ipath_rcvtidcnt; | |
1955 | int maxtid = port_tidbase + dd->ipath_rcvtidcnt; | |
1956 | for (i = port_tidbase; i < maxtid; i++) { | |
1957 | if (!tmpp[i]) | |
1958 | continue; | |
1959 | ipath_release_user_pages(&tmpp[i], 1); | |
1960 | tmpp[i] = NULL; | |
1961 | cnt++; | |
1962 | } | |
1963 | } | |
1964 | if (cnt) { | |
1965 | ipath_stats.sps_pageunlocks += cnt; | |
1966 | ipath_cdbg(VERBOSE, "There were still %u expTID " | |
1967 | "entries locked\n", cnt); | |
1968 | } | |
1969 | if (ipath_stats.sps_pagelocks || | |
1970 | ipath_stats.sps_pageunlocks) | |
1971 | ipath_cdbg(VERBOSE, "%llu pages locked, %llu " | |
1972 | "unlocked via ipath_m{un}lock\n", | |
1973 | (unsigned long long) | |
1974 | ipath_stats.sps_pagelocks, | |
1975 | (unsigned long long) | |
1976 | ipath_stats.sps_pageunlocks); | |
1977 | ||
1978 | ipath_cdbg(VERBOSE, "Free shadow page tid array at %p\n", | |
1979 | dd->ipath_pageshadow); | |
1980 | vfree(dd->ipath_pageshadow); | |
1981 | dd->ipath_pageshadow = NULL; | |
1982 | } | |
1983 | ||
1984 | /* | |
1985 | * free any resources still in use (usually just kernel ports) | |
f37bda92 BS |
1986 | * at unload; we do for portcnt, not cfgports, because cfgports |
1987 | * could have changed while we were loaded. | |
7bb206e3 | 1988 | */ |
f37bda92 BS |
1989 | for (port = 0; port < dd->ipath_portcnt; port++) { |
1990 | struct ipath_portdata *pd = dd->ipath_pd[port]; | |
1991 | dd->ipath_pd[port] = NULL; | |
1992 | ipath_free_pddata(dd, pd); | |
1993 | } | |
7bb206e3 BS |
1994 | kfree(dd->ipath_pd); |
1995 | /* | |
1996 | * debuggability, in case some cleanup path tries to use it | |
1997 | * after this | |
1998 | */ | |
1999 | dd->ipath_pd = NULL; | |
2000 | } | |
2001 | ||
2002 | static void __exit infinipath_cleanup(void) | |
2003 | { | |
2004 | struct ipath_devdata *dd, *tmp; | |
2005 | unsigned long flags; | |
2006 | ||
98341f26 BS |
2007 | ipath_diagpkt_remove(); |
2008 | ||
7bb206e3 BS |
2009 | ipath_exit_ipathfs(); |
2010 | ||
2011 | ipath_driver_remove_group(&ipath_driver.driver); | |
2012 | ||
2013 | spin_lock_irqsave(&ipath_devs_lock, flags); | |
2014 | ||
2015 | /* | |
2016 | * turn off rcv, send, and interrupts for all ports, all drivers | |
2017 | * should also hard reset the chip here? | |
2018 | * free up port 0 (kernel) rcvhdr, egr bufs, and eventually tid bufs | |
2019 | * for all versions of the driver, if they were allocated | |
2020 | */ | |
2021 | list_for_each_entry_safe(dd, tmp, &ipath_dev_list, ipath_list) { | |
2022 | spin_unlock_irqrestore(&ipath_devs_lock, flags); | |
2023 | ||
2024 | if (dd->ipath_kregbase) | |
2025 | cleanup_device(dd); | |
2026 | ||
2027 | if (dd->pcidev) { | |
2028 | if (dd->pcidev->irq) { | |
2029 | ipath_cdbg(VERBOSE, | |
2030 | "unit %u free_irq of irq %x\n", | |
2031 | dd->ipath_unit, dd->pcidev->irq); | |
2032 | free_irq(dd->pcidev->irq, dd); | |
2033 | } else | |
2034 | ipath_dbg("irq is 0, not doing free_irq " | |
2035 | "for unit %u\n", dd->ipath_unit); | |
7bb206e3 | 2036 | |
b0ff7c20 BS |
2037 | /* |
2038 | * we check for NULL here, because it's outside | |
2039 | * the kregbase check, and we need to call it | |
2040 | * after the free_irq. Thus it's possible that | |
2041 | * the function pointers were never initialized. | |
2042 | */ | |
2043 | if (dd->ipath_f_cleanup) | |
2044 | /* clean up chip-specific stuff */ | |
2045 | dd->ipath_f_cleanup(dd); | |
7bb206e3 | 2046 | |
b0ff7c20 BS |
2047 | dd->pcidev = NULL; |
2048 | } | |
7bb206e3 BS |
2049 | spin_lock_irqsave(&ipath_devs_lock, flags); |
2050 | } | |
2051 | ||
2052 | spin_unlock_irqrestore(&ipath_devs_lock, flags); | |
2053 | ||
2054 | ipath_cdbg(VERBOSE, "Unregistering pci driver\n"); | |
2055 | pci_unregister_driver(&ipath_driver); | |
2056 | ||
2057 | idr_destroy(&unit_table); | |
2058 | } | |
2059 | ||
2060 | /** | |
2061 | * ipath_reset_device - reset the chip if possible | |
2062 | * @unit: the device to reset | |
2063 | * | |
2064 | * Whether or not reset is successful, we attempt to re-initialize the chip | |
2065 | * (that is, much like a driver unload/reload). We clear the INITTED flag | |
2066 | * so that the various entry points will fail until we reinitialize. For | |
2067 | * now, we only allow this if no user ports are open that use chip resources | |
2068 | */ | |
2069 | int ipath_reset_device(int unit) | |
2070 | { | |
2071 | int ret, i; | |
2072 | struct ipath_devdata *dd = ipath_lookup(unit); | |
2073 | ||
2074 | if (!dd) { | |
2075 | ret = -ENODEV; | |
2076 | goto bail; | |
2077 | } | |
2078 | ||
2079 | dev_info(&dd->pcidev->dev, "Reset on unit %u requested\n", unit); | |
2080 | ||
2081 | if (!dd->ipath_kregbase || !(dd->ipath_flags & IPATH_PRESENT)) { | |
2082 | dev_info(&dd->pcidev->dev, "Invalid unit number %u or " | |
2083 | "not initialized or not present\n", unit); | |
2084 | ret = -ENXIO; | |
2085 | goto bail; | |
2086 | } | |
2087 | ||
2088 | if (dd->ipath_pd) | |
23e86a45 | 2089 | for (i = 1; i < dd->ipath_cfgports; i++) { |
7bb206e3 BS |
2090 | if (dd->ipath_pd[i] && dd->ipath_pd[i]->port_cnt) { |
2091 | ipath_dbg("unit %u port %d is in use " | |
2092 | "(PID %u cmd %s), can't reset\n", | |
2093 | unit, i, | |
2094 | dd->ipath_pd[i]->port_pid, | |
2095 | dd->ipath_pd[i]->port_comm); | |
2096 | ret = -EBUSY; | |
2097 | goto bail; | |
2098 | } | |
2099 | } | |
2100 | ||
2101 | dd->ipath_flags &= ~IPATH_INITTED; | |
2102 | ret = dd->ipath_f_reset(dd); | |
2103 | if (ret != 1) | |
2104 | ipath_dbg("reset was not successful\n"); | |
2105 | ipath_dbg("Trying to reinitialize unit %u after reset attempt\n", | |
2106 | unit); | |
2107 | ret = ipath_init_chip(dd, 1); | |
2108 | if (ret) | |
2109 | ipath_dev_err(dd, "Reinitialize unit %u after " | |
2110 | "reset failed with %d\n", unit, ret); | |
2111 | else | |
2112 | dev_info(&dd->pcidev->dev, "Reinitialized unit %u after " | |
2113 | "resetting\n", unit); | |
2114 | ||
2115 | bail: | |
2116 | return ret; | |
2117 | } | |
2118 | ||
2119 | module_init(infinipath_init); | |
2120 | module_exit(infinipath_cleanup); |