Commit | Line | Data |
---|---|---|
225c7b1f RD |
1 | /* |
2 | * Copyright (c) 2007 Cisco Systems, Inc. All rights reserved. | |
51a379d0 | 3 | * Copyright (c) 2007, 2008 Mellanox Technologies. All rights reserved. |
225c7b1f RD |
4 | * |
5 | * This software is available to you under a choice of one of two | |
6 | * licenses. You may choose to be licensed under the terms of the GNU | |
7 | * General Public License (GPL) Version 2, available from the file | |
8 | * COPYING in the main directory of this source tree, or the | |
9 | * OpenIB.org BSD license below: | |
10 | * | |
11 | * Redistribution and use in source and binary forms, with or | |
12 | * without modification, are permitted provided that the following | |
13 | * conditions are met: | |
14 | * | |
15 | * - Redistributions of source code must retain the above | |
16 | * copyright notice, this list of conditions and the following | |
17 | * disclaimer. | |
18 | * | |
19 | * - Redistributions in binary form must reproduce the above | |
20 | * copyright notice, this list of conditions and the following | |
21 | * disclaimer in the documentation and/or other materials | |
22 | * provided with the distribution. | |
23 | * | |
24 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
25 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
26 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
27 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
28 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
29 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
30 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
31 | * SOFTWARE. | |
32 | */ | |
33 | ||
ea54b10c | 34 | #include <linux/log2.h> |
5a0e3ad6 | 35 | #include <linux/slab.h> |
fa417f7b | 36 | #include <linux/netdevice.h> |
ea54b10c | 37 | |
225c7b1f RD |
38 | #include <rdma/ib_cache.h> |
39 | #include <rdma/ib_pack.h> | |
4c3eb3ca | 40 | #include <rdma/ib_addr.h> |
1ffeb2eb | 41 | #include <rdma/ib_mad.h> |
225c7b1f | 42 | |
2f48485d | 43 | #include <linux/mlx4/driver.h> |
225c7b1f RD |
44 | #include <linux/mlx4/qp.h> |
45 | ||
46 | #include "mlx4_ib.h" | |
47 | #include "user.h" | |
48 | ||
35f05dab YH |
49 | static void mlx4_ib_lock_cqs(struct mlx4_ib_cq *send_cq, |
50 | struct mlx4_ib_cq *recv_cq); | |
51 | static void mlx4_ib_unlock_cqs(struct mlx4_ib_cq *send_cq, | |
52 | struct mlx4_ib_cq *recv_cq); | |
53 | ||
225c7b1f RD |
54 | enum { |
55 | MLX4_IB_ACK_REQ_FREQ = 8, | |
56 | }; | |
57 | ||
58 | enum { | |
59 | MLX4_IB_DEFAULT_SCHED_QUEUE = 0x83, | |
fa417f7b EC |
60 | MLX4_IB_DEFAULT_QP0_SCHED_QUEUE = 0x3f, |
61 | MLX4_IB_LINK_TYPE_IB = 0, | |
62 | MLX4_IB_LINK_TYPE_ETH = 1 | |
225c7b1f RD |
63 | }; |
64 | ||
65 | enum { | |
66 | /* | |
fa417f7b | 67 | * Largest possible UD header: send with GRH and immediate |
4c3eb3ca EC |
68 | * data plus 18 bytes for an Ethernet header with VLAN/802.1Q |
69 | * tag. (LRH would only use 8 bytes, so Ethernet is the | |
70 | * biggest case) | |
225c7b1f | 71 | */ |
4c3eb3ca | 72 | MLX4_IB_UD_HEADER_SIZE = 82, |
417608c2 | 73 | MLX4_IB_LSO_HEADER_SPARE = 128, |
225c7b1f RD |
74 | }; |
75 | ||
fa417f7b EC |
76 | enum { |
77 | MLX4_IB_IBOE_ETHERTYPE = 0x8915 | |
78 | }; | |
79 | ||
225c7b1f RD |
80 | struct mlx4_ib_sqp { |
81 | struct mlx4_ib_qp qp; | |
82 | int pkey_index; | |
83 | u32 qkey; | |
84 | u32 send_psn; | |
85 | struct ib_ud_header ud_header; | |
86 | u8 header_buf[MLX4_IB_UD_HEADER_SIZE]; | |
87 | }; | |
88 | ||
83904132 | 89 | enum { |
417608c2 EC |
90 | MLX4_IB_MIN_SQ_STRIDE = 6, |
91 | MLX4_IB_CACHE_LINE_SIZE = 64, | |
83904132 JM |
92 | }; |
93 | ||
3987a2d3 OG |
94 | enum { |
95 | MLX4_RAW_QP_MTU = 7, | |
96 | MLX4_RAW_QP_MSGMAX = 31, | |
97 | }; | |
98 | ||
297e0dad MS |
99 | #ifndef ETH_ALEN |
100 | #define ETH_ALEN 6 | |
101 | #endif | |
297e0dad | 102 | |
225c7b1f | 103 | static const __be32 mlx4_ib_opcode[] = { |
6fa8f719 VS |
104 | [IB_WR_SEND] = cpu_to_be32(MLX4_OPCODE_SEND), |
105 | [IB_WR_LSO] = cpu_to_be32(MLX4_OPCODE_LSO), | |
106 | [IB_WR_SEND_WITH_IMM] = cpu_to_be32(MLX4_OPCODE_SEND_IMM), | |
107 | [IB_WR_RDMA_WRITE] = cpu_to_be32(MLX4_OPCODE_RDMA_WRITE), | |
108 | [IB_WR_RDMA_WRITE_WITH_IMM] = cpu_to_be32(MLX4_OPCODE_RDMA_WRITE_IMM), | |
109 | [IB_WR_RDMA_READ] = cpu_to_be32(MLX4_OPCODE_RDMA_READ), | |
110 | [IB_WR_ATOMIC_CMP_AND_SWP] = cpu_to_be32(MLX4_OPCODE_ATOMIC_CS), | |
111 | [IB_WR_ATOMIC_FETCH_AND_ADD] = cpu_to_be32(MLX4_OPCODE_ATOMIC_FA), | |
112 | [IB_WR_SEND_WITH_INV] = cpu_to_be32(MLX4_OPCODE_SEND_INVAL), | |
113 | [IB_WR_LOCAL_INV] = cpu_to_be32(MLX4_OPCODE_LOCAL_INVAL), | |
114 | [IB_WR_FAST_REG_MR] = cpu_to_be32(MLX4_OPCODE_FMR), | |
115 | [IB_WR_MASKED_ATOMIC_CMP_AND_SWP] = cpu_to_be32(MLX4_OPCODE_MASKED_ATOMIC_CS), | |
116 | [IB_WR_MASKED_ATOMIC_FETCH_AND_ADD] = cpu_to_be32(MLX4_OPCODE_MASKED_ATOMIC_FA), | |
6ff63e19 | 117 | [IB_WR_BIND_MW] = cpu_to_be32(MLX4_OPCODE_BIND_MW), |
225c7b1f RD |
118 | }; |
119 | ||
120 | static struct mlx4_ib_sqp *to_msqp(struct mlx4_ib_qp *mqp) | |
121 | { | |
122 | return container_of(mqp, struct mlx4_ib_sqp, qp); | |
123 | } | |
124 | ||
1ffeb2eb JM |
125 | static int is_tunnel_qp(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp) |
126 | { | |
127 | if (!mlx4_is_master(dev->dev)) | |
128 | return 0; | |
129 | ||
47605df9 JM |
130 | return qp->mqp.qpn >= dev->dev->phys_caps.base_tunnel_sqpn && |
131 | qp->mqp.qpn < dev->dev->phys_caps.base_tunnel_sqpn + | |
132 | 8 * MLX4_MFUNC_MAX; | |
1ffeb2eb JM |
133 | } |
134 | ||
225c7b1f RD |
135 | static int is_sqp(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp) |
136 | { | |
47605df9 JM |
137 | int proxy_sqp = 0; |
138 | int real_sqp = 0; | |
139 | int i; | |
140 | /* PPF or Native -- real SQP */ | |
141 | real_sqp = ((mlx4_is_master(dev->dev) || !mlx4_is_mfunc(dev->dev)) && | |
142 | qp->mqp.qpn >= dev->dev->phys_caps.base_sqpn && | |
143 | qp->mqp.qpn <= dev->dev->phys_caps.base_sqpn + 3); | |
144 | if (real_sqp) | |
145 | return 1; | |
146 | /* VF or PF -- proxy SQP */ | |
147 | if (mlx4_is_mfunc(dev->dev)) { | |
148 | for (i = 0; i < dev->dev->caps.num_ports; i++) { | |
149 | if (qp->mqp.qpn == dev->dev->caps.qp0_proxy[i] || | |
150 | qp->mqp.qpn == dev->dev->caps.qp1_proxy[i]) { | |
151 | proxy_sqp = 1; | |
152 | break; | |
153 | } | |
154 | } | |
155 | } | |
156 | return proxy_sqp; | |
225c7b1f RD |
157 | } |
158 | ||
1ffeb2eb | 159 | /* used for INIT/CLOSE port logic */ |
225c7b1f RD |
160 | static int is_qp0(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp) |
161 | { | |
47605df9 JM |
162 | int proxy_qp0 = 0; |
163 | int real_qp0 = 0; | |
164 | int i; | |
165 | /* PPF or Native -- real QP0 */ | |
166 | real_qp0 = ((mlx4_is_master(dev->dev) || !mlx4_is_mfunc(dev->dev)) && | |
167 | qp->mqp.qpn >= dev->dev->phys_caps.base_sqpn && | |
168 | qp->mqp.qpn <= dev->dev->phys_caps.base_sqpn + 1); | |
169 | if (real_qp0) | |
170 | return 1; | |
171 | /* VF or PF -- proxy QP0 */ | |
172 | if (mlx4_is_mfunc(dev->dev)) { | |
173 | for (i = 0; i < dev->dev->caps.num_ports; i++) { | |
174 | if (qp->mqp.qpn == dev->dev->caps.qp0_proxy[i]) { | |
175 | proxy_qp0 = 1; | |
176 | break; | |
177 | } | |
178 | } | |
179 | } | |
180 | return proxy_qp0; | |
225c7b1f RD |
181 | } |
182 | ||
183 | static void *get_wqe(struct mlx4_ib_qp *qp, int offset) | |
184 | { | |
1c69fc2a | 185 | return mlx4_buf_offset(&qp->buf, offset); |
225c7b1f RD |
186 | } |
187 | ||
188 | static void *get_recv_wqe(struct mlx4_ib_qp *qp, int n) | |
189 | { | |
190 | return get_wqe(qp, qp->rq.offset + (n << qp->rq.wqe_shift)); | |
191 | } | |
192 | ||
193 | static void *get_send_wqe(struct mlx4_ib_qp *qp, int n) | |
194 | { | |
195 | return get_wqe(qp, qp->sq.offset + (n << qp->sq.wqe_shift)); | |
196 | } | |
197 | ||
0e6e7416 RD |
198 | /* |
199 | * Stamp a SQ WQE so that it is invalid if prefetched by marking the | |
ea54b10c JM |
200 | * first four bytes of every 64 byte chunk with |
201 | * 0x7FFFFFF | (invalid_ownership_value << 31). | |
202 | * | |
203 | * When the max work request size is less than or equal to the WQE | |
204 | * basic block size, as an optimization, we can stamp all WQEs with | |
205 | * 0xffffffff, and skip the very first chunk of each WQE. | |
0e6e7416 | 206 | */ |
ea54b10c | 207 | static void stamp_send_wqe(struct mlx4_ib_qp *qp, int n, int size) |
0e6e7416 | 208 | { |
d2ae16d5 | 209 | __be32 *wqe; |
0e6e7416 | 210 | int i; |
ea54b10c JM |
211 | int s; |
212 | int ind; | |
213 | void *buf; | |
214 | __be32 stamp; | |
9670e553 | 215 | struct mlx4_wqe_ctrl_seg *ctrl; |
ea54b10c | 216 | |
ea54b10c | 217 | if (qp->sq_max_wqes_per_wr > 1) { |
9670e553 | 218 | s = roundup(size, 1U << qp->sq.wqe_shift); |
ea54b10c JM |
219 | for (i = 0; i < s; i += 64) { |
220 | ind = (i >> qp->sq.wqe_shift) + n; | |
221 | stamp = ind & qp->sq.wqe_cnt ? cpu_to_be32(0x7fffffff) : | |
222 | cpu_to_be32(0xffffffff); | |
223 | buf = get_send_wqe(qp, ind & (qp->sq.wqe_cnt - 1)); | |
224 | wqe = buf + (i & ((1 << qp->sq.wqe_shift) - 1)); | |
225 | *wqe = stamp; | |
226 | } | |
227 | } else { | |
9670e553 EC |
228 | ctrl = buf = get_send_wqe(qp, n & (qp->sq.wqe_cnt - 1)); |
229 | s = (ctrl->fence_size & 0x3f) << 4; | |
ea54b10c JM |
230 | for (i = 64; i < s; i += 64) { |
231 | wqe = buf + i; | |
d2ae16d5 | 232 | *wqe = cpu_to_be32(0xffffffff); |
ea54b10c JM |
233 | } |
234 | } | |
235 | } | |
236 | ||
237 | static void post_nop_wqe(struct mlx4_ib_qp *qp, int n, int size) | |
238 | { | |
239 | struct mlx4_wqe_ctrl_seg *ctrl; | |
240 | struct mlx4_wqe_inline_seg *inl; | |
241 | void *wqe; | |
242 | int s; | |
243 | ||
244 | ctrl = wqe = get_send_wqe(qp, n & (qp->sq.wqe_cnt - 1)); | |
245 | s = sizeof(struct mlx4_wqe_ctrl_seg); | |
246 | ||
247 | if (qp->ibqp.qp_type == IB_QPT_UD) { | |
248 | struct mlx4_wqe_datagram_seg *dgram = wqe + sizeof *ctrl; | |
249 | struct mlx4_av *av = (struct mlx4_av *)dgram->av; | |
250 | memset(dgram, 0, sizeof *dgram); | |
251 | av->port_pd = cpu_to_be32((qp->port << 24) | to_mpd(qp->ibqp.pd)->pdn); | |
252 | s += sizeof(struct mlx4_wqe_datagram_seg); | |
253 | } | |
254 | ||
255 | /* Pad the remainder of the WQE with an inline data segment. */ | |
256 | if (size > s) { | |
257 | inl = wqe + s; | |
258 | inl->byte_count = cpu_to_be32(1 << 31 | (size - s - sizeof *inl)); | |
259 | } | |
260 | ctrl->srcrb_flags = 0; | |
261 | ctrl->fence_size = size / 16; | |
262 | /* | |
263 | * Make sure descriptor is fully written before setting ownership bit | |
264 | * (because HW can start executing as soon as we do). | |
265 | */ | |
266 | wmb(); | |
267 | ||
268 | ctrl->owner_opcode = cpu_to_be32(MLX4_OPCODE_NOP | MLX4_WQE_CTRL_NEC) | | |
269 | (n & qp->sq.wqe_cnt ? cpu_to_be32(1 << 31) : 0); | |
0e6e7416 | 270 | |
ea54b10c JM |
271 | stamp_send_wqe(qp, n + qp->sq_spare_wqes, size); |
272 | } | |
273 | ||
274 | /* Post NOP WQE to prevent wrap-around in the middle of WR */ | |
275 | static inline unsigned pad_wraparound(struct mlx4_ib_qp *qp, int ind) | |
276 | { | |
277 | unsigned s = qp->sq.wqe_cnt - (ind & (qp->sq.wqe_cnt - 1)); | |
278 | if (unlikely(s < qp->sq_max_wqes_per_wr)) { | |
279 | post_nop_wqe(qp, ind, s << qp->sq.wqe_shift); | |
280 | ind += s; | |
281 | } | |
282 | return ind; | |
0e6e7416 RD |
283 | } |
284 | ||
225c7b1f RD |
285 | static void mlx4_ib_qp_event(struct mlx4_qp *qp, enum mlx4_event type) |
286 | { | |
287 | struct ib_event event; | |
288 | struct ib_qp *ibqp = &to_mibqp(qp)->ibqp; | |
289 | ||
290 | if (type == MLX4_EVENT_TYPE_PATH_MIG) | |
291 | to_mibqp(qp)->port = to_mibqp(qp)->alt_port; | |
292 | ||
293 | if (ibqp->event_handler) { | |
294 | event.device = ibqp->device; | |
295 | event.element.qp = ibqp; | |
296 | switch (type) { | |
297 | case MLX4_EVENT_TYPE_PATH_MIG: | |
298 | event.event = IB_EVENT_PATH_MIG; | |
299 | break; | |
300 | case MLX4_EVENT_TYPE_COMM_EST: | |
301 | event.event = IB_EVENT_COMM_EST; | |
302 | break; | |
303 | case MLX4_EVENT_TYPE_SQ_DRAINED: | |
304 | event.event = IB_EVENT_SQ_DRAINED; | |
305 | break; | |
306 | case MLX4_EVENT_TYPE_SRQ_QP_LAST_WQE: | |
307 | event.event = IB_EVENT_QP_LAST_WQE_REACHED; | |
308 | break; | |
309 | case MLX4_EVENT_TYPE_WQ_CATAS_ERROR: | |
310 | event.event = IB_EVENT_QP_FATAL; | |
311 | break; | |
312 | case MLX4_EVENT_TYPE_PATH_MIG_FAILED: | |
313 | event.event = IB_EVENT_PATH_MIG_ERR; | |
314 | break; | |
315 | case MLX4_EVENT_TYPE_WQ_INVAL_REQ_ERROR: | |
316 | event.event = IB_EVENT_QP_REQ_ERR; | |
317 | break; | |
318 | case MLX4_EVENT_TYPE_WQ_ACCESS_ERROR: | |
319 | event.event = IB_EVENT_QP_ACCESS_ERR; | |
320 | break; | |
321 | default: | |
987c8f8f | 322 | pr_warn("Unexpected event type %d " |
225c7b1f RD |
323 | "on QP %06x\n", type, qp->qpn); |
324 | return; | |
325 | } | |
326 | ||
327 | ibqp->event_handler(&event, ibqp->qp_context); | |
328 | } | |
329 | } | |
330 | ||
1ffeb2eb | 331 | static int send_wqe_overhead(enum mlx4_ib_qp_type type, u32 flags) |
225c7b1f RD |
332 | { |
333 | /* | |
334 | * UD WQEs must have a datagram segment. | |
335 | * RC and UC WQEs might have a remote address segment. | |
336 | * MLX WQEs need two extra inline data segments (for the UD | |
337 | * header and space for the ICRC). | |
338 | */ | |
339 | switch (type) { | |
1ffeb2eb | 340 | case MLX4_IB_QPT_UD: |
225c7b1f | 341 | return sizeof (struct mlx4_wqe_ctrl_seg) + |
b832be1e | 342 | sizeof (struct mlx4_wqe_datagram_seg) + |
417608c2 | 343 | ((flags & MLX4_IB_QP_LSO) ? MLX4_IB_LSO_HEADER_SPARE : 0); |
1ffeb2eb JM |
344 | case MLX4_IB_QPT_PROXY_SMI_OWNER: |
345 | case MLX4_IB_QPT_PROXY_SMI: | |
346 | case MLX4_IB_QPT_PROXY_GSI: | |
347 | return sizeof (struct mlx4_wqe_ctrl_seg) + | |
348 | sizeof (struct mlx4_wqe_datagram_seg) + 64; | |
349 | case MLX4_IB_QPT_TUN_SMI_OWNER: | |
350 | case MLX4_IB_QPT_TUN_GSI: | |
351 | return sizeof (struct mlx4_wqe_ctrl_seg) + | |
352 | sizeof (struct mlx4_wqe_datagram_seg); | |
353 | ||
354 | case MLX4_IB_QPT_UC: | |
225c7b1f RD |
355 | return sizeof (struct mlx4_wqe_ctrl_seg) + |
356 | sizeof (struct mlx4_wqe_raddr_seg); | |
1ffeb2eb | 357 | case MLX4_IB_QPT_RC: |
225c7b1f RD |
358 | return sizeof (struct mlx4_wqe_ctrl_seg) + |
359 | sizeof (struct mlx4_wqe_atomic_seg) + | |
360 | sizeof (struct mlx4_wqe_raddr_seg); | |
1ffeb2eb JM |
361 | case MLX4_IB_QPT_SMI: |
362 | case MLX4_IB_QPT_GSI: | |
225c7b1f RD |
363 | return sizeof (struct mlx4_wqe_ctrl_seg) + |
364 | ALIGN(MLX4_IB_UD_HEADER_SIZE + | |
e61ef241 RD |
365 | DIV_ROUND_UP(MLX4_IB_UD_HEADER_SIZE, |
366 | MLX4_INLINE_ALIGN) * | |
225c7b1f RD |
367 | sizeof (struct mlx4_wqe_inline_seg), |
368 | sizeof (struct mlx4_wqe_data_seg)) + | |
369 | ALIGN(4 + | |
370 | sizeof (struct mlx4_wqe_inline_seg), | |
371 | sizeof (struct mlx4_wqe_data_seg)); | |
372 | default: | |
373 | return sizeof (struct mlx4_wqe_ctrl_seg); | |
374 | } | |
375 | } | |
376 | ||
2446304d | 377 | static int set_rq_size(struct mlx4_ib_dev *dev, struct ib_qp_cap *cap, |
0a1405da | 378 | int is_user, int has_rq, struct mlx4_ib_qp *qp) |
225c7b1f | 379 | { |
2446304d | 380 | /* Sanity check RQ size before proceeding */ |
fc2d0044 SG |
381 | if (cap->max_recv_wr > dev->dev->caps.max_wqes - MLX4_IB_SQ_MAX_SPARE || |
382 | cap->max_recv_sge > min(dev->dev->caps.max_sq_sg, dev->dev->caps.max_rq_sg)) | |
2446304d EC |
383 | return -EINVAL; |
384 | ||
0a1405da | 385 | if (!has_rq) { |
a4cd7ed8 RD |
386 | if (cap->max_recv_wr) |
387 | return -EINVAL; | |
2446304d | 388 | |
0e6e7416 | 389 | qp->rq.wqe_cnt = qp->rq.max_gs = 0; |
a4cd7ed8 RD |
390 | } else { |
391 | /* HW requires >= 1 RQ entry with >= 1 gather entry */ | |
392 | if (is_user && (!cap->max_recv_wr || !cap->max_recv_sge)) | |
393 | return -EINVAL; | |
394 | ||
0e6e7416 | 395 | qp->rq.wqe_cnt = roundup_pow_of_two(max(1U, cap->max_recv_wr)); |
42c059ea | 396 | qp->rq.max_gs = roundup_pow_of_two(max(1U, cap->max_recv_sge)); |
a4cd7ed8 RD |
397 | qp->rq.wqe_shift = ilog2(qp->rq.max_gs * sizeof (struct mlx4_wqe_data_seg)); |
398 | } | |
2446304d | 399 | |
fc2d0044 SG |
400 | /* leave userspace return values as they were, so as not to break ABI */ |
401 | if (is_user) { | |
402 | cap->max_recv_wr = qp->rq.max_post = qp->rq.wqe_cnt; | |
403 | cap->max_recv_sge = qp->rq.max_gs; | |
404 | } else { | |
405 | cap->max_recv_wr = qp->rq.max_post = | |
406 | min(dev->dev->caps.max_wqes - MLX4_IB_SQ_MAX_SPARE, qp->rq.wqe_cnt); | |
407 | cap->max_recv_sge = min(qp->rq.max_gs, | |
408 | min(dev->dev->caps.max_sq_sg, | |
409 | dev->dev->caps.max_rq_sg)); | |
410 | } | |
2446304d EC |
411 | |
412 | return 0; | |
413 | } | |
414 | ||
415 | static int set_kernel_sq_size(struct mlx4_ib_dev *dev, struct ib_qp_cap *cap, | |
1ffeb2eb | 416 | enum mlx4_ib_qp_type type, struct mlx4_ib_qp *qp) |
2446304d | 417 | { |
ea54b10c JM |
418 | int s; |
419 | ||
2446304d | 420 | /* Sanity check SQ size before proceeding */ |
fc2d0044 SG |
421 | if (cap->max_send_wr > (dev->dev->caps.max_wqes - MLX4_IB_SQ_MAX_SPARE) || |
422 | cap->max_send_sge > min(dev->dev->caps.max_sq_sg, dev->dev->caps.max_rq_sg) || | |
b832be1e | 423 | cap->max_inline_data + send_wqe_overhead(type, qp->flags) + |
225c7b1f RD |
424 | sizeof (struct mlx4_wqe_inline_seg) > dev->dev->caps.max_sq_desc_sz) |
425 | return -EINVAL; | |
426 | ||
427 | /* | |
428 | * For MLX transport we need 2 extra S/G entries: | |
429 | * one for the header and one for the checksum at the end | |
430 | */ | |
1ffeb2eb JM |
431 | if ((type == MLX4_IB_QPT_SMI || type == MLX4_IB_QPT_GSI || |
432 | type & (MLX4_IB_QPT_PROXY_SMI_OWNER | MLX4_IB_QPT_TUN_SMI_OWNER)) && | |
225c7b1f RD |
433 | cap->max_send_sge + 2 > dev->dev->caps.max_sq_sg) |
434 | return -EINVAL; | |
435 | ||
ea54b10c JM |
436 | s = max(cap->max_send_sge * sizeof (struct mlx4_wqe_data_seg), |
437 | cap->max_inline_data + sizeof (struct mlx4_wqe_inline_seg)) + | |
b832be1e | 438 | send_wqe_overhead(type, qp->flags); |
225c7b1f | 439 | |
cd155c1c RD |
440 | if (s > dev->dev->caps.max_sq_desc_sz) |
441 | return -EINVAL; | |
442 | ||
0e6e7416 | 443 | /* |
ea54b10c JM |
444 | * Hermon supports shrinking WQEs, such that a single work |
445 | * request can include multiple units of 1 << wqe_shift. This | |
446 | * way, work requests can differ in size, and do not have to | |
447 | * be a power of 2 in size, saving memory and speeding up send | |
448 | * WR posting. Unfortunately, if we do this then the | |
449 | * wqe_index field in CQEs can't be used to look up the WR ID | |
450 | * anymore, so we do this only if selective signaling is off. | |
451 | * | |
452 | * Further, on 32-bit platforms, we can't use vmap() to make | |
af901ca1 | 453 | * the QP buffer virtually contiguous. Thus we have to use |
ea54b10c JM |
454 | * constant-sized WRs to make sure a WR is always fully within |
455 | * a single page-sized chunk. | |
456 | * | |
457 | * Finally, we use NOP work requests to pad the end of the | |
458 | * work queue, to avoid wrap-around in the middle of WR. We | |
459 | * set NEC bit to avoid getting completions with error for | |
460 | * these NOP WRs, but since NEC is only supported starting | |
461 | * with firmware 2.2.232, we use constant-sized WRs for older | |
462 | * firmware. | |
463 | * | |
464 | * And, since MLX QPs only support SEND, we use constant-sized | |
465 | * WRs in this case. | |
466 | * | |
467 | * We look for the smallest value of wqe_shift such that the | |
468 | * resulting number of wqes does not exceed device | |
469 | * capabilities. | |
470 | * | |
471 | * We set WQE size to at least 64 bytes, this way stamping | |
472 | * invalidates each WQE. | |
0e6e7416 | 473 | */ |
ea54b10c JM |
474 | if (dev->dev->caps.fw_ver >= MLX4_FW_VER_WQE_CTRL_NEC && |
475 | qp->sq_signal_bits && BITS_PER_LONG == 64 && | |
1ffeb2eb JM |
476 | type != MLX4_IB_QPT_SMI && type != MLX4_IB_QPT_GSI && |
477 | !(type & (MLX4_IB_QPT_PROXY_SMI_OWNER | MLX4_IB_QPT_PROXY_SMI | | |
478 | MLX4_IB_QPT_PROXY_GSI | MLX4_IB_QPT_TUN_SMI_OWNER))) | |
ea54b10c JM |
479 | qp->sq.wqe_shift = ilog2(64); |
480 | else | |
481 | qp->sq.wqe_shift = ilog2(roundup_pow_of_two(s)); | |
482 | ||
483 | for (;;) { | |
ea54b10c JM |
484 | qp->sq_max_wqes_per_wr = DIV_ROUND_UP(s, 1U << qp->sq.wqe_shift); |
485 | ||
486 | /* | |
487 | * We need to leave 2 KB + 1 WR of headroom in the SQ to | |
488 | * allow HW to prefetch. | |
489 | */ | |
490 | qp->sq_spare_wqes = (2048 >> qp->sq.wqe_shift) + qp->sq_max_wqes_per_wr; | |
491 | qp->sq.wqe_cnt = roundup_pow_of_two(cap->max_send_wr * | |
492 | qp->sq_max_wqes_per_wr + | |
493 | qp->sq_spare_wqes); | |
494 | ||
495 | if (qp->sq.wqe_cnt <= dev->dev->caps.max_wqes) | |
496 | break; | |
497 | ||
498 | if (qp->sq_max_wqes_per_wr <= 1) | |
499 | return -EINVAL; | |
500 | ||
501 | ++qp->sq.wqe_shift; | |
502 | } | |
503 | ||
cd155c1c RD |
504 | qp->sq.max_gs = (min(dev->dev->caps.max_sq_desc_sz, |
505 | (qp->sq_max_wqes_per_wr << qp->sq.wqe_shift)) - | |
b832be1e EC |
506 | send_wqe_overhead(type, qp->flags)) / |
507 | sizeof (struct mlx4_wqe_data_seg); | |
0e6e7416 RD |
508 | |
509 | qp->buf_size = (qp->rq.wqe_cnt << qp->rq.wqe_shift) + | |
510 | (qp->sq.wqe_cnt << qp->sq.wqe_shift); | |
225c7b1f RD |
511 | if (qp->rq.wqe_shift > qp->sq.wqe_shift) { |
512 | qp->rq.offset = 0; | |
0e6e7416 | 513 | qp->sq.offset = qp->rq.wqe_cnt << qp->rq.wqe_shift; |
225c7b1f | 514 | } else { |
0e6e7416 | 515 | qp->rq.offset = qp->sq.wqe_cnt << qp->sq.wqe_shift; |
225c7b1f RD |
516 | qp->sq.offset = 0; |
517 | } | |
518 | ||
ea54b10c JM |
519 | cap->max_send_wr = qp->sq.max_post = |
520 | (qp->sq.wqe_cnt - qp->sq_spare_wqes) / qp->sq_max_wqes_per_wr; | |
cd155c1c RD |
521 | cap->max_send_sge = min(qp->sq.max_gs, |
522 | min(dev->dev->caps.max_sq_sg, | |
523 | dev->dev->caps.max_rq_sg)); | |
54e95f8d RD |
524 | /* We don't support inline sends for kernel QPs (yet) */ |
525 | cap->max_inline_data = 0; | |
225c7b1f RD |
526 | |
527 | return 0; | |
528 | } | |
529 | ||
83904132 JM |
530 | static int set_user_sq_size(struct mlx4_ib_dev *dev, |
531 | struct mlx4_ib_qp *qp, | |
2446304d EC |
532 | struct mlx4_ib_create_qp *ucmd) |
533 | { | |
83904132 JM |
534 | /* Sanity check SQ size before proceeding */ |
535 | if ((1 << ucmd->log_sq_bb_count) > dev->dev->caps.max_wqes || | |
536 | ucmd->log_sq_stride > | |
537 | ilog2(roundup_pow_of_two(dev->dev->caps.max_sq_desc_sz)) || | |
538 | ucmd->log_sq_stride < MLX4_IB_MIN_SQ_STRIDE) | |
539 | return -EINVAL; | |
540 | ||
0e6e7416 | 541 | qp->sq.wqe_cnt = 1 << ucmd->log_sq_bb_count; |
2446304d EC |
542 | qp->sq.wqe_shift = ucmd->log_sq_stride; |
543 | ||
0e6e7416 RD |
544 | qp->buf_size = (qp->rq.wqe_cnt << qp->rq.wqe_shift) + |
545 | (qp->sq.wqe_cnt << qp->sq.wqe_shift); | |
2446304d EC |
546 | |
547 | return 0; | |
548 | } | |
549 | ||
1ffeb2eb JM |
550 | static int alloc_proxy_bufs(struct ib_device *dev, struct mlx4_ib_qp *qp) |
551 | { | |
552 | int i; | |
553 | ||
554 | qp->sqp_proxy_rcv = | |
555 | kmalloc(sizeof (struct mlx4_ib_buf) * qp->rq.wqe_cnt, | |
556 | GFP_KERNEL); | |
557 | if (!qp->sqp_proxy_rcv) | |
558 | return -ENOMEM; | |
559 | for (i = 0; i < qp->rq.wqe_cnt; i++) { | |
560 | qp->sqp_proxy_rcv[i].addr = | |
561 | kmalloc(sizeof (struct mlx4_ib_proxy_sqp_hdr), | |
562 | GFP_KERNEL); | |
563 | if (!qp->sqp_proxy_rcv[i].addr) | |
564 | goto err; | |
565 | qp->sqp_proxy_rcv[i].map = | |
566 | ib_dma_map_single(dev, qp->sqp_proxy_rcv[i].addr, | |
567 | sizeof (struct mlx4_ib_proxy_sqp_hdr), | |
568 | DMA_FROM_DEVICE); | |
569 | } | |
570 | return 0; | |
571 | ||
572 | err: | |
573 | while (i > 0) { | |
574 | --i; | |
575 | ib_dma_unmap_single(dev, qp->sqp_proxy_rcv[i].map, | |
576 | sizeof (struct mlx4_ib_proxy_sqp_hdr), | |
577 | DMA_FROM_DEVICE); | |
578 | kfree(qp->sqp_proxy_rcv[i].addr); | |
579 | } | |
580 | kfree(qp->sqp_proxy_rcv); | |
581 | qp->sqp_proxy_rcv = NULL; | |
582 | return -ENOMEM; | |
583 | } | |
584 | ||
585 | static void free_proxy_bufs(struct ib_device *dev, struct mlx4_ib_qp *qp) | |
586 | { | |
587 | int i; | |
588 | ||
589 | for (i = 0; i < qp->rq.wqe_cnt; i++) { | |
590 | ib_dma_unmap_single(dev, qp->sqp_proxy_rcv[i].map, | |
591 | sizeof (struct mlx4_ib_proxy_sqp_hdr), | |
592 | DMA_FROM_DEVICE); | |
593 | kfree(qp->sqp_proxy_rcv[i].addr); | |
594 | } | |
595 | kfree(qp->sqp_proxy_rcv); | |
596 | } | |
597 | ||
0a1405da SH |
598 | static int qp_has_rq(struct ib_qp_init_attr *attr) |
599 | { | |
600 | if (attr->qp_type == IB_QPT_XRC_INI || attr->qp_type == IB_QPT_XRC_TGT) | |
601 | return 0; | |
602 | ||
603 | return !attr->srq; | |
604 | } | |
605 | ||
99ec41d0 JM |
606 | static int qp0_enabled_vf(struct mlx4_dev *dev, int qpn) |
607 | { | |
608 | int i; | |
609 | for (i = 0; i < dev->caps.num_ports; i++) { | |
610 | if (qpn == dev->caps.qp0_proxy[i]) | |
611 | return !!dev->caps.qp0_qkey[i]; | |
612 | } | |
613 | return 0; | |
614 | } | |
615 | ||
225c7b1f RD |
616 | static int create_qp_common(struct mlx4_ib_dev *dev, struct ib_pd *pd, |
617 | struct ib_qp_init_attr *init_attr, | |
40f2287b JK |
618 | struct ib_udata *udata, int sqpn, struct mlx4_ib_qp **caller_qp, |
619 | gfp_t gfp) | |
225c7b1f | 620 | { |
a3cdcbfa | 621 | int qpn; |
225c7b1f | 622 | int err; |
1ffeb2eb JM |
623 | struct mlx4_ib_sqp *sqp; |
624 | struct mlx4_ib_qp *qp; | |
625 | enum mlx4_ib_qp_type qp_type = (enum mlx4_ib_qp_type) init_attr->qp_type; | |
35f05dab YH |
626 | struct mlx4_ib_cq *mcq; |
627 | unsigned long flags; | |
1ffeb2eb JM |
628 | |
629 | /* When tunneling special qps, we use a plain UD qp */ | |
630 | if (sqpn) { | |
631 | if (mlx4_is_mfunc(dev->dev) && | |
632 | (!mlx4_is_master(dev->dev) || | |
633 | !(init_attr->create_flags & MLX4_IB_SRIOV_SQP))) { | |
634 | if (init_attr->qp_type == IB_QPT_GSI) | |
635 | qp_type = MLX4_IB_QPT_PROXY_GSI; | |
99ec41d0 JM |
636 | else { |
637 | if (mlx4_is_master(dev->dev) || | |
638 | qp0_enabled_vf(dev->dev, sqpn)) | |
639 | qp_type = MLX4_IB_QPT_PROXY_SMI_OWNER; | |
640 | else | |
641 | qp_type = MLX4_IB_QPT_PROXY_SMI; | |
642 | } | |
1ffeb2eb JM |
643 | } |
644 | qpn = sqpn; | |
645 | /* add extra sg entry for tunneling */ | |
646 | init_attr->cap.max_recv_sge++; | |
647 | } else if (init_attr->create_flags & MLX4_IB_SRIOV_TUNNEL_QP) { | |
648 | struct mlx4_ib_qp_tunnel_init_attr *tnl_init = | |
649 | container_of(init_attr, | |
650 | struct mlx4_ib_qp_tunnel_init_attr, init_attr); | |
651 | if ((tnl_init->proxy_qp_type != IB_QPT_SMI && | |
652 | tnl_init->proxy_qp_type != IB_QPT_GSI) || | |
653 | !mlx4_is_master(dev->dev)) | |
654 | return -EINVAL; | |
655 | if (tnl_init->proxy_qp_type == IB_QPT_GSI) | |
656 | qp_type = MLX4_IB_QPT_TUN_GSI; | |
99ec41d0 JM |
657 | else if (tnl_init->slave == mlx4_master_func_num(dev->dev) || |
658 | mlx4_vf_smi_enabled(dev->dev, tnl_init->slave, | |
659 | tnl_init->port)) | |
1ffeb2eb JM |
660 | qp_type = MLX4_IB_QPT_TUN_SMI_OWNER; |
661 | else | |
662 | qp_type = MLX4_IB_QPT_TUN_SMI; | |
47605df9 JM |
663 | /* we are definitely in the PPF here, since we are creating |
664 | * tunnel QPs. base_tunnel_sqpn is therefore valid. */ | |
665 | qpn = dev->dev->phys_caps.base_tunnel_sqpn + 8 * tnl_init->slave | |
666 | + tnl_init->proxy_qp_type * 2 + tnl_init->port - 1; | |
1ffeb2eb JM |
667 | sqpn = qpn; |
668 | } | |
669 | ||
670 | if (!*caller_qp) { | |
671 | if (qp_type == MLX4_IB_QPT_SMI || qp_type == MLX4_IB_QPT_GSI || | |
672 | (qp_type & (MLX4_IB_QPT_PROXY_SMI | MLX4_IB_QPT_PROXY_SMI_OWNER | | |
673 | MLX4_IB_QPT_PROXY_GSI | MLX4_IB_QPT_TUN_SMI_OWNER))) { | |
6fcd8d0d | 674 | sqp = kzalloc(sizeof (struct mlx4_ib_sqp), gfp); |
1ffeb2eb JM |
675 | if (!sqp) |
676 | return -ENOMEM; | |
677 | qp = &sqp->qp; | |
2f5bb473 JM |
678 | qp->pri.vid = 0xFFFF; |
679 | qp->alt.vid = 0xFFFF; | |
1ffeb2eb | 680 | } else { |
6fcd8d0d | 681 | qp = kzalloc(sizeof (struct mlx4_ib_qp), gfp); |
1ffeb2eb JM |
682 | if (!qp) |
683 | return -ENOMEM; | |
2f5bb473 JM |
684 | qp->pri.vid = 0xFFFF; |
685 | qp->alt.vid = 0xFFFF; | |
1ffeb2eb JM |
686 | } |
687 | } else | |
688 | qp = *caller_qp; | |
689 | ||
690 | qp->mlx4_ib_qp_type = qp_type; | |
225c7b1f RD |
691 | |
692 | mutex_init(&qp->mutex); | |
693 | spin_lock_init(&qp->sq.lock); | |
694 | spin_lock_init(&qp->rq.lock); | |
fa417f7b | 695 | INIT_LIST_HEAD(&qp->gid_list); |
0ff1fb65 | 696 | INIT_LIST_HEAD(&qp->steering_rules); |
225c7b1f RD |
697 | |
698 | qp->state = IB_QPS_RESET; | |
ea54b10c JM |
699 | if (init_attr->sq_sig_type == IB_SIGNAL_ALL_WR) |
700 | qp->sq_signal_bits = cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE); | |
225c7b1f | 701 | |
0a1405da | 702 | err = set_rq_size(dev, &init_attr->cap, !!pd->uobject, qp_has_rq(init_attr), qp); |
225c7b1f RD |
703 | if (err) |
704 | goto err; | |
705 | ||
706 | if (pd->uobject) { | |
707 | struct mlx4_ib_create_qp ucmd; | |
708 | ||
709 | if (ib_copy_from_udata(&ucmd, udata, sizeof ucmd)) { | |
710 | err = -EFAULT; | |
711 | goto err; | |
712 | } | |
713 | ||
0e6e7416 RD |
714 | qp->sq_no_prefetch = ucmd.sq_no_prefetch; |
715 | ||
83904132 | 716 | err = set_user_sq_size(dev, qp, &ucmd); |
2446304d EC |
717 | if (err) |
718 | goto err; | |
719 | ||
225c7b1f | 720 | qp->umem = ib_umem_get(pd->uobject->context, ucmd.buf_addr, |
cb9fbc5c | 721 | qp->buf_size, 0, 0); |
225c7b1f RD |
722 | if (IS_ERR(qp->umem)) { |
723 | err = PTR_ERR(qp->umem); | |
724 | goto err; | |
725 | } | |
726 | ||
727 | err = mlx4_mtt_init(dev->dev, ib_umem_page_count(qp->umem), | |
728 | ilog2(qp->umem->page_size), &qp->mtt); | |
729 | if (err) | |
730 | goto err_buf; | |
731 | ||
732 | err = mlx4_ib_umem_write_mtt(dev, &qp->mtt, qp->umem); | |
733 | if (err) | |
734 | goto err_mtt; | |
735 | ||
0a1405da | 736 | if (qp_has_rq(init_attr)) { |
02d89b87 RD |
737 | err = mlx4_ib_db_map_user(to_mucontext(pd->uobject->context), |
738 | ucmd.db_addr, &qp->db); | |
739 | if (err) | |
740 | goto err_mtt; | |
741 | } | |
225c7b1f | 742 | } else { |
0e6e7416 RD |
743 | qp->sq_no_prefetch = 0; |
744 | ||
521e575b RL |
745 | if (init_attr->create_flags & IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK) |
746 | qp->flags |= MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK; | |
747 | ||
b832be1e EC |
748 | if (init_attr->create_flags & IB_QP_CREATE_IPOIB_UD_LSO) |
749 | qp->flags |= MLX4_IB_QP_LSO; | |
750 | ||
c1c98501 MB |
751 | if (init_attr->create_flags & IB_QP_CREATE_NETIF_QP) { |
752 | if (dev->steering_support == | |
753 | MLX4_STEERING_MODE_DEVICE_MANAGED) | |
754 | qp->flags |= MLX4_IB_QP_NETIF; | |
755 | else | |
756 | goto err; | |
757 | } | |
758 | ||
1ffeb2eb | 759 | err = set_kernel_sq_size(dev, &init_attr->cap, qp_type, qp); |
2446304d EC |
760 | if (err) |
761 | goto err; | |
762 | ||
0a1405da | 763 | if (qp_has_rq(init_attr)) { |
40f2287b | 764 | err = mlx4_db_alloc(dev->dev, &qp->db, 0, gfp); |
02d89b87 RD |
765 | if (err) |
766 | goto err; | |
225c7b1f | 767 | |
02d89b87 RD |
768 | *qp->db.db = 0; |
769 | } | |
225c7b1f | 770 | |
40f2287b | 771 | if (mlx4_buf_alloc(dev->dev, qp->buf_size, PAGE_SIZE * 2, &qp->buf, gfp)) { |
225c7b1f RD |
772 | err = -ENOMEM; |
773 | goto err_db; | |
774 | } | |
775 | ||
776 | err = mlx4_mtt_init(dev->dev, qp->buf.npages, qp->buf.page_shift, | |
777 | &qp->mtt); | |
778 | if (err) | |
779 | goto err_buf; | |
780 | ||
40f2287b | 781 | err = mlx4_buf_write_mtt(dev->dev, &qp->mtt, &qp->buf, gfp); |
225c7b1f RD |
782 | if (err) |
783 | goto err_mtt; | |
784 | ||
40f2287b JK |
785 | qp->sq.wrid = kmalloc(qp->sq.wqe_cnt * sizeof (u64), gfp); |
786 | qp->rq.wrid = kmalloc(qp->rq.wqe_cnt * sizeof (u64), gfp); | |
225c7b1f RD |
787 | if (!qp->sq.wrid || !qp->rq.wrid) { |
788 | err = -ENOMEM; | |
789 | goto err_wrid; | |
790 | } | |
225c7b1f RD |
791 | } |
792 | ||
a3cdcbfa | 793 | if (sqpn) { |
1ffeb2eb JM |
794 | if (qp->mlx4_ib_qp_type & (MLX4_IB_QPT_PROXY_SMI_OWNER | |
795 | MLX4_IB_QPT_PROXY_SMI | MLX4_IB_QPT_PROXY_GSI)) { | |
796 | if (alloc_proxy_bufs(pd->device, qp)) { | |
797 | err = -ENOMEM; | |
798 | goto err_wrid; | |
799 | } | |
800 | } | |
a3cdcbfa | 801 | } else { |
ddae0349 EE |
802 | /* Raw packet QPNs may not have bits 6,7 set in their qp_num; |
803 | * otherwise, the WQE BlueFlame setup flow wrongly causes | |
804 | * VLAN insertion. */ | |
3987a2d3 | 805 | if (init_attr->qp_type == IB_QPT_RAW_PACKET) |
ddae0349 | 806 | err = mlx4_qp_reserve_range(dev->dev, 1, 1, &qpn, |
d57febe1 MB |
807 | (init_attr->cap.max_send_wr ? |
808 | MLX4_RESERVE_ETH_BF_QP : 0) | | |
809 | (init_attr->cap.max_recv_wr ? | |
810 | MLX4_RESERVE_A0_QP : 0)); | |
3987a2d3 | 811 | else |
c1c98501 MB |
812 | if (qp->flags & MLX4_IB_QP_NETIF) |
813 | err = mlx4_ib_steer_qp_alloc(dev, 1, &qpn); | |
814 | else | |
815 | err = mlx4_qp_reserve_range(dev->dev, 1, 1, | |
ddae0349 | 816 | &qpn, 0); |
a3cdcbfa | 817 | if (err) |
1ffeb2eb | 818 | goto err_proxy; |
a3cdcbfa YP |
819 | } |
820 | ||
40f2287b | 821 | err = mlx4_qp_alloc(dev->dev, qpn, &qp->mqp, gfp); |
225c7b1f | 822 | if (err) |
a3cdcbfa | 823 | goto err_qpn; |
225c7b1f | 824 | |
0a1405da SH |
825 | if (init_attr->qp_type == IB_QPT_XRC_TGT) |
826 | qp->mqp.qpn |= (1 << 23); | |
827 | ||
225c7b1f RD |
828 | /* |
829 | * Hardware wants QPN written in big-endian order (after | |
830 | * shifting) for send doorbell. Precompute this value to save | |
831 | * a little bit when posting sends. | |
832 | */ | |
833 | qp->doorbell_qpn = swab32(qp->mqp.qpn << 8); | |
834 | ||
225c7b1f | 835 | qp->mqp.event = mlx4_ib_qp_event; |
1ffeb2eb JM |
836 | if (!*caller_qp) |
837 | *caller_qp = qp; | |
35f05dab YH |
838 | |
839 | spin_lock_irqsave(&dev->reset_flow_resource_lock, flags); | |
840 | mlx4_ib_lock_cqs(to_mcq(init_attr->send_cq), | |
841 | to_mcq(init_attr->recv_cq)); | |
842 | /* Maintain device to QPs access, needed for further handling | |
843 | * via reset flow | |
844 | */ | |
845 | list_add_tail(&qp->qps_list, &dev->qp_list); | |
846 | /* Maintain CQ to QPs access, needed for further handling | |
847 | * via reset flow | |
848 | */ | |
849 | mcq = to_mcq(init_attr->send_cq); | |
850 | list_add_tail(&qp->cq_send_list, &mcq->send_qp_list); | |
851 | mcq = to_mcq(init_attr->recv_cq); | |
852 | list_add_tail(&qp->cq_recv_list, &mcq->recv_qp_list); | |
853 | mlx4_ib_unlock_cqs(to_mcq(init_attr->send_cq), | |
854 | to_mcq(init_attr->recv_cq)); | |
855 | spin_unlock_irqrestore(&dev->reset_flow_resource_lock, flags); | |
225c7b1f RD |
856 | return 0; |
857 | ||
a3cdcbfa | 858 | err_qpn: |
c1c98501 MB |
859 | if (!sqpn) { |
860 | if (qp->flags & MLX4_IB_QP_NETIF) | |
861 | mlx4_ib_steer_qp_free(dev, qpn, 1); | |
862 | else | |
863 | mlx4_qp_release_range(dev->dev, qpn, 1); | |
864 | } | |
1ffeb2eb JM |
865 | err_proxy: |
866 | if (qp->mlx4_ib_qp_type == MLX4_IB_QPT_PROXY_GSI) | |
867 | free_proxy_bufs(pd->device, qp); | |
225c7b1f | 868 | err_wrid: |
23f1b384 | 869 | if (pd->uobject) { |
0a1405da SH |
870 | if (qp_has_rq(init_attr)) |
871 | mlx4_ib_db_unmap_user(to_mucontext(pd->uobject->context), &qp->db); | |
23f1b384 | 872 | } else { |
225c7b1f RD |
873 | kfree(qp->sq.wrid); |
874 | kfree(qp->rq.wrid); | |
875 | } | |
876 | ||
877 | err_mtt: | |
878 | mlx4_mtt_cleanup(dev->dev, &qp->mtt); | |
879 | ||
880 | err_buf: | |
881 | if (pd->uobject) | |
882 | ib_umem_release(qp->umem); | |
883 | else | |
884 | mlx4_buf_free(dev->dev, qp->buf_size, &qp->buf); | |
885 | ||
886 | err_db: | |
0a1405da | 887 | if (!pd->uobject && qp_has_rq(init_attr)) |
6296883c | 888 | mlx4_db_free(dev->dev, &qp->db); |
225c7b1f RD |
889 | |
890 | err: | |
1ffeb2eb JM |
891 | if (!*caller_qp) |
892 | kfree(qp); | |
225c7b1f RD |
893 | return err; |
894 | } | |
895 | ||
896 | static enum mlx4_qp_state to_mlx4_state(enum ib_qp_state state) | |
897 | { | |
898 | switch (state) { | |
899 | case IB_QPS_RESET: return MLX4_QP_STATE_RST; | |
900 | case IB_QPS_INIT: return MLX4_QP_STATE_INIT; | |
901 | case IB_QPS_RTR: return MLX4_QP_STATE_RTR; | |
902 | case IB_QPS_RTS: return MLX4_QP_STATE_RTS; | |
903 | case IB_QPS_SQD: return MLX4_QP_STATE_SQD; | |
904 | case IB_QPS_SQE: return MLX4_QP_STATE_SQER; | |
905 | case IB_QPS_ERR: return MLX4_QP_STATE_ERR; | |
906 | default: return -1; | |
907 | } | |
908 | } | |
909 | ||
910 | static void mlx4_ib_lock_cqs(struct mlx4_ib_cq *send_cq, struct mlx4_ib_cq *recv_cq) | |
338a8fad | 911 | __acquires(&send_cq->lock) __acquires(&recv_cq->lock) |
225c7b1f | 912 | { |
338a8fad | 913 | if (send_cq == recv_cq) { |
35f05dab | 914 | spin_lock(&send_cq->lock); |
338a8fad RD |
915 | __acquire(&recv_cq->lock); |
916 | } else if (send_cq->mcq.cqn < recv_cq->mcq.cqn) { | |
35f05dab | 917 | spin_lock(&send_cq->lock); |
225c7b1f RD |
918 | spin_lock_nested(&recv_cq->lock, SINGLE_DEPTH_NESTING); |
919 | } else { | |
35f05dab | 920 | spin_lock(&recv_cq->lock); |
225c7b1f RD |
921 | spin_lock_nested(&send_cq->lock, SINGLE_DEPTH_NESTING); |
922 | } | |
923 | } | |
924 | ||
925 | static void mlx4_ib_unlock_cqs(struct mlx4_ib_cq *send_cq, struct mlx4_ib_cq *recv_cq) | |
338a8fad | 926 | __releases(&send_cq->lock) __releases(&recv_cq->lock) |
225c7b1f | 927 | { |
338a8fad RD |
928 | if (send_cq == recv_cq) { |
929 | __release(&recv_cq->lock); | |
35f05dab | 930 | spin_unlock(&send_cq->lock); |
338a8fad | 931 | } else if (send_cq->mcq.cqn < recv_cq->mcq.cqn) { |
225c7b1f | 932 | spin_unlock(&recv_cq->lock); |
35f05dab | 933 | spin_unlock(&send_cq->lock); |
225c7b1f RD |
934 | } else { |
935 | spin_unlock(&send_cq->lock); | |
35f05dab | 936 | spin_unlock(&recv_cq->lock); |
225c7b1f RD |
937 | } |
938 | } | |
939 | ||
fa417f7b EC |
940 | static void del_gid_entries(struct mlx4_ib_qp *qp) |
941 | { | |
942 | struct mlx4_ib_gid_entry *ge, *tmp; | |
943 | ||
944 | list_for_each_entry_safe(ge, tmp, &qp->gid_list, list) { | |
945 | list_del(&ge->list); | |
946 | kfree(ge); | |
947 | } | |
948 | } | |
949 | ||
0a1405da SH |
950 | static struct mlx4_ib_pd *get_pd(struct mlx4_ib_qp *qp) |
951 | { | |
952 | if (qp->ibqp.qp_type == IB_QPT_XRC_TGT) | |
953 | return to_mpd(to_mxrcd(qp->ibqp.xrcd)->pd); | |
954 | else | |
955 | return to_mpd(qp->ibqp.pd); | |
956 | } | |
957 | ||
958 | static void get_cqs(struct mlx4_ib_qp *qp, | |
959 | struct mlx4_ib_cq **send_cq, struct mlx4_ib_cq **recv_cq) | |
960 | { | |
961 | switch (qp->ibqp.qp_type) { | |
962 | case IB_QPT_XRC_TGT: | |
963 | *send_cq = to_mcq(to_mxrcd(qp->ibqp.xrcd)->cq); | |
964 | *recv_cq = *send_cq; | |
965 | break; | |
966 | case IB_QPT_XRC_INI: | |
967 | *send_cq = to_mcq(qp->ibqp.send_cq); | |
968 | *recv_cq = *send_cq; | |
969 | break; | |
970 | default: | |
971 | *send_cq = to_mcq(qp->ibqp.send_cq); | |
972 | *recv_cq = to_mcq(qp->ibqp.recv_cq); | |
973 | break; | |
974 | } | |
975 | } | |
976 | ||
225c7b1f RD |
977 | static void destroy_qp_common(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp, |
978 | int is_user) | |
979 | { | |
980 | struct mlx4_ib_cq *send_cq, *recv_cq; | |
35f05dab | 981 | unsigned long flags; |
225c7b1f | 982 | |
2f5bb473 | 983 | if (qp->state != IB_QPS_RESET) { |
225c7b1f RD |
984 | if (mlx4_qp_modify(dev->dev, NULL, to_mlx4_state(qp->state), |
985 | MLX4_QP_STATE_RST, NULL, 0, 0, &qp->mqp)) | |
987c8f8f | 986 | pr_warn("modify QP %06x to RESET failed.\n", |
225c7b1f | 987 | qp->mqp.qpn); |
25476b02 | 988 | if (qp->pri.smac || (!qp->pri.smac && qp->pri.smac_port)) { |
2f5bb473 JM |
989 | mlx4_unregister_mac(dev->dev, qp->pri.smac_port, qp->pri.smac); |
990 | qp->pri.smac = 0; | |
25476b02 | 991 | qp->pri.smac_port = 0; |
2f5bb473 JM |
992 | } |
993 | if (qp->alt.smac) { | |
994 | mlx4_unregister_mac(dev->dev, qp->alt.smac_port, qp->alt.smac); | |
995 | qp->alt.smac = 0; | |
996 | } | |
997 | if (qp->pri.vid < 0x1000) { | |
998 | mlx4_unregister_vlan(dev->dev, qp->pri.vlan_port, qp->pri.vid); | |
999 | qp->pri.vid = 0xFFFF; | |
1000 | qp->pri.candidate_vid = 0xFFFF; | |
1001 | qp->pri.update_vid = 0; | |
1002 | } | |
1003 | if (qp->alt.vid < 0x1000) { | |
1004 | mlx4_unregister_vlan(dev->dev, qp->alt.vlan_port, qp->alt.vid); | |
1005 | qp->alt.vid = 0xFFFF; | |
1006 | qp->alt.candidate_vid = 0xFFFF; | |
1007 | qp->alt.update_vid = 0; | |
1008 | } | |
1009 | } | |
225c7b1f | 1010 | |
0a1405da | 1011 | get_cqs(qp, &send_cq, &recv_cq); |
225c7b1f | 1012 | |
35f05dab | 1013 | spin_lock_irqsave(&dev->reset_flow_resource_lock, flags); |
225c7b1f RD |
1014 | mlx4_ib_lock_cqs(send_cq, recv_cq); |
1015 | ||
35f05dab YH |
1016 | /* del from lists under both locks above to protect reset flow paths */ |
1017 | list_del(&qp->qps_list); | |
1018 | list_del(&qp->cq_send_list); | |
1019 | list_del(&qp->cq_recv_list); | |
225c7b1f RD |
1020 | if (!is_user) { |
1021 | __mlx4_ib_cq_clean(recv_cq, qp->mqp.qpn, | |
1022 | qp->ibqp.srq ? to_msrq(qp->ibqp.srq): NULL); | |
1023 | if (send_cq != recv_cq) | |
1024 | __mlx4_ib_cq_clean(send_cq, qp->mqp.qpn, NULL); | |
1025 | } | |
1026 | ||
1027 | mlx4_qp_remove(dev->dev, &qp->mqp); | |
1028 | ||
1029 | mlx4_ib_unlock_cqs(send_cq, recv_cq); | |
35f05dab | 1030 | spin_unlock_irqrestore(&dev->reset_flow_resource_lock, flags); |
225c7b1f RD |
1031 | |
1032 | mlx4_qp_free(dev->dev, &qp->mqp); | |
a3cdcbfa | 1033 | |
c1c98501 MB |
1034 | if (!is_sqp(dev, qp) && !is_tunnel_qp(dev, qp)) { |
1035 | if (qp->flags & MLX4_IB_QP_NETIF) | |
1036 | mlx4_ib_steer_qp_free(dev, qp->mqp.qpn, 1); | |
1037 | else | |
1038 | mlx4_qp_release_range(dev->dev, qp->mqp.qpn, 1); | |
1039 | } | |
a3cdcbfa | 1040 | |
225c7b1f RD |
1041 | mlx4_mtt_cleanup(dev->dev, &qp->mtt); |
1042 | ||
1043 | if (is_user) { | |
0a1405da | 1044 | if (qp->rq.wqe_cnt) |
02d89b87 RD |
1045 | mlx4_ib_db_unmap_user(to_mucontext(qp->ibqp.uobject->context), |
1046 | &qp->db); | |
225c7b1f RD |
1047 | ib_umem_release(qp->umem); |
1048 | } else { | |
1049 | kfree(qp->sq.wrid); | |
1050 | kfree(qp->rq.wrid); | |
1ffeb2eb JM |
1051 | if (qp->mlx4_ib_qp_type & (MLX4_IB_QPT_PROXY_SMI_OWNER | |
1052 | MLX4_IB_QPT_PROXY_SMI | MLX4_IB_QPT_PROXY_GSI)) | |
1053 | free_proxy_bufs(&dev->ib_dev, qp); | |
225c7b1f | 1054 | mlx4_buf_free(dev->dev, qp->buf_size, &qp->buf); |
0a1405da | 1055 | if (qp->rq.wqe_cnt) |
6296883c | 1056 | mlx4_db_free(dev->dev, &qp->db); |
225c7b1f | 1057 | } |
fa417f7b EC |
1058 | |
1059 | del_gid_entries(qp); | |
225c7b1f RD |
1060 | } |
1061 | ||
47605df9 JM |
1062 | static u32 get_sqp_num(struct mlx4_ib_dev *dev, struct ib_qp_init_attr *attr) |
1063 | { | |
1064 | /* Native or PPF */ | |
1065 | if (!mlx4_is_mfunc(dev->dev) || | |
1066 | (mlx4_is_master(dev->dev) && | |
1067 | attr->create_flags & MLX4_IB_SRIOV_SQP)) { | |
1068 | return dev->dev->phys_caps.base_sqpn + | |
1069 | (attr->qp_type == IB_QPT_SMI ? 0 : 2) + | |
1070 | attr->port_num - 1; | |
1071 | } | |
1072 | /* PF or VF -- creating proxies */ | |
1073 | if (attr->qp_type == IB_QPT_SMI) | |
1074 | return dev->dev->caps.qp0_proxy[attr->port_num - 1]; | |
1075 | else | |
1076 | return dev->dev->caps.qp1_proxy[attr->port_num - 1]; | |
1077 | } | |
1078 | ||
225c7b1f RD |
1079 | struct ib_qp *mlx4_ib_create_qp(struct ib_pd *pd, |
1080 | struct ib_qp_init_attr *init_attr, | |
1081 | struct ib_udata *udata) | |
1082 | { | |
1ffeb2eb | 1083 | struct mlx4_ib_qp *qp = NULL; |
225c7b1f | 1084 | int err; |
0a1405da | 1085 | u16 xrcdn = 0; |
40f2287b | 1086 | gfp_t gfp; |
225c7b1f | 1087 | |
40f2287b JK |
1088 | gfp = (init_attr->create_flags & MLX4_IB_QP_CREATE_USE_GFP_NOIO) ? |
1089 | GFP_NOIO : GFP_KERNEL; | |
521e575b | 1090 | /* |
1ffeb2eb JM |
1091 | * We only support LSO, vendor flag1, and multicast loopback blocking, |
1092 | * and only for kernel UD QPs. | |
521e575b | 1093 | */ |
1ffeb2eb JM |
1094 | if (init_attr->create_flags & ~(MLX4_IB_QP_LSO | |
1095 | MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK | | |
c1c98501 MB |
1096 | MLX4_IB_SRIOV_TUNNEL_QP | |
1097 | MLX4_IB_SRIOV_SQP | | |
40f2287b JK |
1098 | MLX4_IB_QP_NETIF | |
1099 | MLX4_IB_QP_CREATE_USE_GFP_NOIO)) | |
b832be1e | 1100 | return ERR_PTR(-EINVAL); |
521e575b | 1101 | |
c1c98501 MB |
1102 | if (init_attr->create_flags & IB_QP_CREATE_NETIF_QP) { |
1103 | if (init_attr->qp_type != IB_QPT_UD) | |
1104 | return ERR_PTR(-EINVAL); | |
1105 | } | |
1106 | ||
521e575b | 1107 | if (init_attr->create_flags && |
1ffeb2eb | 1108 | (udata || |
40f2287b | 1109 | ((init_attr->create_flags & ~(MLX4_IB_SRIOV_SQP | MLX4_IB_QP_CREATE_USE_GFP_NOIO)) && |
1ffeb2eb JM |
1110 | init_attr->qp_type != IB_QPT_UD) || |
1111 | ((init_attr->create_flags & MLX4_IB_SRIOV_SQP) && | |
1112 | init_attr->qp_type > IB_QPT_GSI))) | |
b846f25a EC |
1113 | return ERR_PTR(-EINVAL); |
1114 | ||
225c7b1f | 1115 | switch (init_attr->qp_type) { |
0a1405da SH |
1116 | case IB_QPT_XRC_TGT: |
1117 | pd = to_mxrcd(init_attr->xrcd)->pd; | |
1118 | xrcdn = to_mxrcd(init_attr->xrcd)->xrcdn; | |
1119 | init_attr->send_cq = to_mxrcd(init_attr->xrcd)->cq; | |
1120 | /* fall through */ | |
1121 | case IB_QPT_XRC_INI: | |
1122 | if (!(to_mdev(pd->device)->dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC)) | |
1123 | return ERR_PTR(-ENOSYS); | |
1124 | init_attr->recv_cq = init_attr->send_cq; | |
1125 | /* fall through */ | |
225c7b1f RD |
1126 | case IB_QPT_RC: |
1127 | case IB_QPT_UC: | |
3987a2d3 | 1128 | case IB_QPT_RAW_PACKET: |
40f2287b | 1129 | qp = kzalloc(sizeof *qp, gfp); |
225c7b1f RD |
1130 | if (!qp) |
1131 | return ERR_PTR(-ENOMEM); | |
2f5bb473 JM |
1132 | qp->pri.vid = 0xFFFF; |
1133 | qp->alt.vid = 0xFFFF; | |
1ffeb2eb JM |
1134 | /* fall through */ |
1135 | case IB_QPT_UD: | |
1136 | { | |
1137 | err = create_qp_common(to_mdev(pd->device), pd, init_attr, | |
40f2287b | 1138 | udata, 0, &qp, gfp); |
1ffeb2eb | 1139 | if (err) |
225c7b1f | 1140 | return ERR_PTR(err); |
225c7b1f RD |
1141 | |
1142 | qp->ibqp.qp_num = qp->mqp.qpn; | |
0a1405da | 1143 | qp->xrcdn = xrcdn; |
225c7b1f RD |
1144 | |
1145 | break; | |
1146 | } | |
1147 | case IB_QPT_SMI: | |
1148 | case IB_QPT_GSI: | |
1149 | { | |
1150 | /* Userspace is not allowed to create special QPs: */ | |
0a1405da | 1151 | if (udata) |
225c7b1f RD |
1152 | return ERR_PTR(-EINVAL); |
1153 | ||
0a1405da | 1154 | err = create_qp_common(to_mdev(pd->device), pd, init_attr, udata, |
47605df9 | 1155 | get_sqp_num(to_mdev(pd->device), init_attr), |
40f2287b | 1156 | &qp, gfp); |
1ffeb2eb | 1157 | if (err) |
225c7b1f | 1158 | return ERR_PTR(err); |
225c7b1f RD |
1159 | |
1160 | qp->port = init_attr->port_num; | |
1161 | qp->ibqp.qp_num = init_attr->qp_type == IB_QPT_SMI ? 0 : 1; | |
1162 | ||
1163 | break; | |
1164 | } | |
1165 | default: | |
1166 | /* Don't support raw QPs */ | |
1167 | return ERR_PTR(-EINVAL); | |
1168 | } | |
1169 | ||
1170 | return &qp->ibqp; | |
1171 | } | |
1172 | ||
1173 | int mlx4_ib_destroy_qp(struct ib_qp *qp) | |
1174 | { | |
1175 | struct mlx4_ib_dev *dev = to_mdev(qp->device); | |
1176 | struct mlx4_ib_qp *mqp = to_mqp(qp); | |
0a1405da | 1177 | struct mlx4_ib_pd *pd; |
225c7b1f RD |
1178 | |
1179 | if (is_qp0(dev, mqp)) | |
1180 | mlx4_CLOSE_PORT(dev->dev, mqp->port); | |
1181 | ||
9433c188 MB |
1182 | if (dev->qp1_proxy[mqp->port - 1] == mqp) { |
1183 | mutex_lock(&dev->qp1_proxy_lock[mqp->port - 1]); | |
1184 | dev->qp1_proxy[mqp->port - 1] = NULL; | |
1185 | mutex_unlock(&dev->qp1_proxy_lock[mqp->port - 1]); | |
1186 | } | |
1187 | ||
0a1405da SH |
1188 | pd = get_pd(mqp); |
1189 | destroy_qp_common(dev, mqp, !!pd->ibpd.uobject); | |
225c7b1f RD |
1190 | |
1191 | if (is_sqp(dev, mqp)) | |
1192 | kfree(to_msqp(mqp)); | |
1193 | else | |
1194 | kfree(mqp); | |
1195 | ||
1196 | return 0; | |
1197 | } | |
1198 | ||
1ffeb2eb | 1199 | static int to_mlx4_st(struct mlx4_ib_dev *dev, enum mlx4_ib_qp_type type) |
225c7b1f RD |
1200 | { |
1201 | switch (type) { | |
1ffeb2eb JM |
1202 | case MLX4_IB_QPT_RC: return MLX4_QP_ST_RC; |
1203 | case MLX4_IB_QPT_UC: return MLX4_QP_ST_UC; | |
1204 | case MLX4_IB_QPT_UD: return MLX4_QP_ST_UD; | |
1205 | case MLX4_IB_QPT_XRC_INI: | |
1206 | case MLX4_IB_QPT_XRC_TGT: return MLX4_QP_ST_XRC; | |
1207 | case MLX4_IB_QPT_SMI: | |
1208 | case MLX4_IB_QPT_GSI: | |
1209 | case MLX4_IB_QPT_RAW_PACKET: return MLX4_QP_ST_MLX; | |
1210 | ||
1211 | case MLX4_IB_QPT_PROXY_SMI_OWNER: | |
1212 | case MLX4_IB_QPT_TUN_SMI_OWNER: return (mlx4_is_mfunc(dev->dev) ? | |
1213 | MLX4_QP_ST_MLX : -1); | |
1214 | case MLX4_IB_QPT_PROXY_SMI: | |
1215 | case MLX4_IB_QPT_TUN_SMI: | |
1216 | case MLX4_IB_QPT_PROXY_GSI: | |
1217 | case MLX4_IB_QPT_TUN_GSI: return (mlx4_is_mfunc(dev->dev) ? | |
1218 | MLX4_QP_ST_UD : -1); | |
1219 | default: return -1; | |
225c7b1f RD |
1220 | } |
1221 | } | |
1222 | ||
65adfa91 | 1223 | static __be32 to_mlx4_access_flags(struct mlx4_ib_qp *qp, const struct ib_qp_attr *attr, |
225c7b1f RD |
1224 | int attr_mask) |
1225 | { | |
1226 | u8 dest_rd_atomic; | |
1227 | u32 access_flags; | |
1228 | u32 hw_access_flags = 0; | |
1229 | ||
1230 | if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) | |
1231 | dest_rd_atomic = attr->max_dest_rd_atomic; | |
1232 | else | |
1233 | dest_rd_atomic = qp->resp_depth; | |
1234 | ||
1235 | if (attr_mask & IB_QP_ACCESS_FLAGS) | |
1236 | access_flags = attr->qp_access_flags; | |
1237 | else | |
1238 | access_flags = qp->atomic_rd_en; | |
1239 | ||
1240 | if (!dest_rd_atomic) | |
1241 | access_flags &= IB_ACCESS_REMOTE_WRITE; | |
1242 | ||
1243 | if (access_flags & IB_ACCESS_REMOTE_READ) | |
1244 | hw_access_flags |= MLX4_QP_BIT_RRE; | |
1245 | if (access_flags & IB_ACCESS_REMOTE_ATOMIC) | |
1246 | hw_access_flags |= MLX4_QP_BIT_RAE; | |
1247 | if (access_flags & IB_ACCESS_REMOTE_WRITE) | |
1248 | hw_access_flags |= MLX4_QP_BIT_RWE; | |
1249 | ||
1250 | return cpu_to_be32(hw_access_flags); | |
1251 | } | |
1252 | ||
65adfa91 | 1253 | static void store_sqp_attrs(struct mlx4_ib_sqp *sqp, const struct ib_qp_attr *attr, |
225c7b1f RD |
1254 | int attr_mask) |
1255 | { | |
1256 | if (attr_mask & IB_QP_PKEY_INDEX) | |
1257 | sqp->pkey_index = attr->pkey_index; | |
1258 | if (attr_mask & IB_QP_QKEY) | |
1259 | sqp->qkey = attr->qkey; | |
1260 | if (attr_mask & IB_QP_SQ_PSN) | |
1261 | sqp->send_psn = attr->sq_psn; | |
1262 | } | |
1263 | ||
1264 | static void mlx4_set_sched(struct mlx4_qp_path *path, u8 port) | |
1265 | { | |
1266 | path->sched_queue = (path->sched_queue & 0xbf) | ((port - 1) << 6); | |
1267 | } | |
1268 | ||
297e0dad MS |
1269 | static int _mlx4_set_path(struct mlx4_ib_dev *dev, const struct ib_ah_attr *ah, |
1270 | u64 smac, u16 vlan_tag, struct mlx4_qp_path *path, | |
2f5bb473 | 1271 | struct mlx4_roce_smac_vlan_info *smac_info, u8 port) |
225c7b1f | 1272 | { |
fa417f7b EC |
1273 | int is_eth = rdma_port_get_link_layer(&dev->ib_dev, port) == |
1274 | IB_LINK_LAYER_ETHERNET; | |
4c3eb3ca | 1275 | int vidx; |
297e0dad | 1276 | int smac_index; |
2f5bb473 | 1277 | int err; |
297e0dad | 1278 | |
fa417f7b | 1279 | |
225c7b1f RD |
1280 | path->grh_mylmc = ah->src_path_bits & 0x7f; |
1281 | path->rlid = cpu_to_be16(ah->dlid); | |
1282 | if (ah->static_rate) { | |
1283 | path->static_rate = ah->static_rate + MLX4_STAT_RATE_OFFSET; | |
1284 | while (path->static_rate > IB_RATE_2_5_GBPS + MLX4_STAT_RATE_OFFSET && | |
1285 | !(1 << path->static_rate & dev->dev->caps.stat_rate_support)) | |
1286 | --path->static_rate; | |
1287 | } else | |
1288 | path->static_rate = 0; | |
225c7b1f RD |
1289 | |
1290 | if (ah->ah_flags & IB_AH_GRH) { | |
5ae2a7a8 | 1291 | if (ah->grh.sgid_index >= dev->dev->caps.gid_table_len[port]) { |
987c8f8f | 1292 | pr_err("sgid_index (%u) too large. max is %d\n", |
5ae2a7a8 | 1293 | ah->grh.sgid_index, dev->dev->caps.gid_table_len[port] - 1); |
225c7b1f RD |
1294 | return -1; |
1295 | } | |
1296 | ||
1297 | path->grh_mylmc |= 1 << 7; | |
1298 | path->mgid_index = ah->grh.sgid_index; | |
1299 | path->hop_limit = ah->grh.hop_limit; | |
1300 | path->tclass_flowlabel = | |
1301 | cpu_to_be32((ah->grh.traffic_class << 20) | | |
1302 | (ah->grh.flow_label)); | |
1303 | memcpy(path->rgid, ah->grh.dgid.raw, 16); | |
1304 | } | |
1305 | ||
fa417f7b EC |
1306 | if (is_eth) { |
1307 | if (!(ah->ah_flags & IB_AH_GRH)) | |
1308 | return -1; | |
1309 | ||
2f5bb473 JM |
1310 | path->sched_queue = MLX4_IB_DEFAULT_SCHED_QUEUE | |
1311 | ((port - 1) << 6) | ((ah->sl & 7) << 3); | |
4c3eb3ca | 1312 | |
297e0dad | 1313 | path->feup |= MLX4_FEUP_FORCE_ETH_UP; |
4c3eb3ca | 1314 | if (vlan_tag < 0x1000) { |
2f5bb473 JM |
1315 | if (smac_info->vid < 0x1000) { |
1316 | /* both valid vlan ids */ | |
1317 | if (smac_info->vid != vlan_tag) { | |
1318 | /* different VIDs. unreg old and reg new */ | |
1319 | err = mlx4_register_vlan(dev->dev, port, vlan_tag, &vidx); | |
1320 | if (err) | |
1321 | return err; | |
1322 | smac_info->candidate_vid = vlan_tag; | |
1323 | smac_info->candidate_vlan_index = vidx; | |
1324 | smac_info->candidate_vlan_port = port; | |
1325 | smac_info->update_vid = 1; | |
1326 | path->vlan_index = vidx; | |
1327 | } else { | |
1328 | path->vlan_index = smac_info->vlan_index; | |
1329 | } | |
1330 | } else { | |
1331 | /* no current vlan tag in qp */ | |
1332 | err = mlx4_register_vlan(dev->dev, port, vlan_tag, &vidx); | |
1333 | if (err) | |
1334 | return err; | |
1335 | smac_info->candidate_vid = vlan_tag; | |
1336 | smac_info->candidate_vlan_index = vidx; | |
1337 | smac_info->candidate_vlan_port = port; | |
1338 | smac_info->update_vid = 1; | |
1339 | path->vlan_index = vidx; | |
1340 | } | |
297e0dad | 1341 | path->feup |= MLX4_FVL_FORCE_ETH_VLAN; |
2f5bb473 JM |
1342 | path->fl = 1 << 6; |
1343 | } else { | |
1344 | /* have current vlan tag. unregister it at modify-qp success */ | |
1345 | if (smac_info->vid < 0x1000) { | |
1346 | smac_info->candidate_vid = 0xFFFF; | |
1347 | smac_info->update_vid = 1; | |
1348 | } | |
4c3eb3ca | 1349 | } |
2f5bb473 JM |
1350 | |
1351 | /* get smac_index for RoCE use. | |
1352 | * If no smac was yet assigned, register one. | |
1353 | * If one was already assigned, but the new mac differs, | |
1354 | * unregister the old one and register the new one. | |
1355 | */ | |
25476b02 JM |
1356 | if ((!smac_info->smac && !smac_info->smac_port) || |
1357 | smac_info->smac != smac) { | |
2f5bb473 JM |
1358 | /* register candidate now, unreg if needed, after success */ |
1359 | smac_index = mlx4_register_mac(dev->dev, port, smac); | |
1360 | if (smac_index >= 0) { | |
1361 | smac_info->candidate_smac_index = smac_index; | |
1362 | smac_info->candidate_smac = smac; | |
1363 | smac_info->candidate_smac_port = port; | |
1364 | } else { | |
1365 | return -EINVAL; | |
1366 | } | |
1367 | } else { | |
1368 | smac_index = smac_info->smac_index; | |
1369 | } | |
1370 | ||
1371 | memcpy(path->dmac, ah->dmac, 6); | |
1372 | path->ackto = MLX4_IB_LINK_TYPE_ETH; | |
1373 | /* put MAC table smac index for IBoE */ | |
1374 | path->grh_mylmc = (u8) (smac_index) | 0x80; | |
1375 | } else { | |
4c3eb3ca EC |
1376 | path->sched_queue = MLX4_IB_DEFAULT_SCHED_QUEUE | |
1377 | ((port - 1) << 6) | ((ah->sl & 0xf) << 2); | |
2f5bb473 | 1378 | } |
fa417f7b | 1379 | |
225c7b1f RD |
1380 | return 0; |
1381 | } | |
1382 | ||
297e0dad MS |
1383 | static int mlx4_set_path(struct mlx4_ib_dev *dev, const struct ib_qp_attr *qp, |
1384 | enum ib_qp_attr_mask qp_attr_mask, | |
2f5bb473 | 1385 | struct mlx4_ib_qp *mqp, |
297e0dad MS |
1386 | struct mlx4_qp_path *path, u8 port) |
1387 | { | |
1388 | return _mlx4_set_path(dev, &qp->ah_attr, | |
1389 | mlx4_mac_to_u64((u8 *)qp->smac), | |
1390 | (qp_attr_mask & IB_QP_VID) ? qp->vlan_id : 0xffff, | |
2f5bb473 | 1391 | path, &mqp->pri, port); |
297e0dad MS |
1392 | } |
1393 | ||
1394 | static int mlx4_set_alt_path(struct mlx4_ib_dev *dev, | |
1395 | const struct ib_qp_attr *qp, | |
1396 | enum ib_qp_attr_mask qp_attr_mask, | |
2f5bb473 | 1397 | struct mlx4_ib_qp *mqp, |
297e0dad MS |
1398 | struct mlx4_qp_path *path, u8 port) |
1399 | { | |
1400 | return _mlx4_set_path(dev, &qp->alt_ah_attr, | |
1401 | mlx4_mac_to_u64((u8 *)qp->alt_smac), | |
1402 | (qp_attr_mask & IB_QP_ALT_VID) ? | |
1403 | qp->alt_vlan_id : 0xffff, | |
2f5bb473 | 1404 | path, &mqp->alt, port); |
297e0dad MS |
1405 | } |
1406 | ||
fa417f7b EC |
1407 | static void update_mcg_macs(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp) |
1408 | { | |
1409 | struct mlx4_ib_gid_entry *ge, *tmp; | |
1410 | ||
1411 | list_for_each_entry_safe(ge, tmp, &qp->gid_list, list) { | |
1412 | if (!ge->added && mlx4_ib_add_mc(dev, qp, &ge->gid)) { | |
1413 | ge->added = 1; | |
1414 | ge->port = qp->port; | |
1415 | } | |
1416 | } | |
1417 | } | |
1418 | ||
2f5bb473 JM |
1419 | static int handle_eth_ud_smac_index(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp, u8 *smac, |
1420 | struct mlx4_qp_context *context) | |
1421 | { | |
2f5bb473 JM |
1422 | u64 u64_mac; |
1423 | int smac_index; | |
1424 | ||
3e0629cb | 1425 | u64_mac = atomic64_read(&dev->iboe.mac[qp->port - 1]); |
2f5bb473 JM |
1426 | |
1427 | context->pri_path.sched_queue = MLX4_IB_DEFAULT_SCHED_QUEUE | ((qp->port - 1) << 6); | |
25476b02 | 1428 | if (!qp->pri.smac && !qp->pri.smac_port) { |
2f5bb473 JM |
1429 | smac_index = mlx4_register_mac(dev->dev, qp->port, u64_mac); |
1430 | if (smac_index >= 0) { | |
1431 | qp->pri.candidate_smac_index = smac_index; | |
1432 | qp->pri.candidate_smac = u64_mac; | |
1433 | qp->pri.candidate_smac_port = qp->port; | |
1434 | context->pri_path.grh_mylmc = 0x80 | (u8) smac_index; | |
1435 | } else { | |
1436 | return -ENOENT; | |
1437 | } | |
1438 | } | |
1439 | return 0; | |
1440 | } | |
1441 | ||
65adfa91 MT |
1442 | static int __mlx4_ib_modify_qp(struct ib_qp *ibqp, |
1443 | const struct ib_qp_attr *attr, int attr_mask, | |
1444 | enum ib_qp_state cur_state, enum ib_qp_state new_state) | |
225c7b1f RD |
1445 | { |
1446 | struct mlx4_ib_dev *dev = to_mdev(ibqp->device); | |
1447 | struct mlx4_ib_qp *qp = to_mqp(ibqp); | |
0a1405da SH |
1448 | struct mlx4_ib_pd *pd; |
1449 | struct mlx4_ib_cq *send_cq, *recv_cq; | |
225c7b1f RD |
1450 | struct mlx4_qp_context *context; |
1451 | enum mlx4_qp_optpar optpar = 0; | |
225c7b1f | 1452 | int sqd_event; |
c1c98501 | 1453 | int steer_qp = 0; |
225c7b1f RD |
1454 | int err = -EINVAL; |
1455 | ||
3dec4878 JM |
1456 | /* APM is not supported under RoCE */ |
1457 | if (attr_mask & IB_QP_ALT_PATH && | |
1458 | rdma_port_get_link_layer(&dev->ib_dev, qp->port) == | |
1459 | IB_LINK_LAYER_ETHERNET) | |
1460 | return -ENOTSUPP; | |
1461 | ||
225c7b1f RD |
1462 | context = kzalloc(sizeof *context, GFP_KERNEL); |
1463 | if (!context) | |
1464 | return -ENOMEM; | |
1465 | ||
225c7b1f | 1466 | context->flags = cpu_to_be32((to_mlx4_state(new_state) << 28) | |
1ffeb2eb | 1467 | (to_mlx4_st(dev, qp->mlx4_ib_qp_type) << 16)); |
225c7b1f RD |
1468 | |
1469 | if (!(attr_mask & IB_QP_PATH_MIG_STATE)) | |
1470 | context->flags |= cpu_to_be32(MLX4_QP_PM_MIGRATED << 11); | |
1471 | else { | |
1472 | optpar |= MLX4_QP_OPTPAR_PM_STATE; | |
1473 | switch (attr->path_mig_state) { | |
1474 | case IB_MIG_MIGRATED: | |
1475 | context->flags |= cpu_to_be32(MLX4_QP_PM_MIGRATED << 11); | |
1476 | break; | |
1477 | case IB_MIG_REARM: | |
1478 | context->flags |= cpu_to_be32(MLX4_QP_PM_REARM << 11); | |
1479 | break; | |
1480 | case IB_MIG_ARMED: | |
1481 | context->flags |= cpu_to_be32(MLX4_QP_PM_ARMED << 11); | |
1482 | break; | |
1483 | } | |
1484 | } | |
1485 | ||
b832be1e | 1486 | if (ibqp->qp_type == IB_QPT_GSI || ibqp->qp_type == IB_QPT_SMI) |
225c7b1f | 1487 | context->mtu_msgmax = (IB_MTU_4096 << 5) | 11; |
3987a2d3 OG |
1488 | else if (ibqp->qp_type == IB_QPT_RAW_PACKET) |
1489 | context->mtu_msgmax = (MLX4_RAW_QP_MTU << 5) | MLX4_RAW_QP_MSGMAX; | |
b832be1e EC |
1490 | else if (ibqp->qp_type == IB_QPT_UD) { |
1491 | if (qp->flags & MLX4_IB_QP_LSO) | |
1492 | context->mtu_msgmax = (IB_MTU_4096 << 5) | | |
1493 | ilog2(dev->dev->caps.max_gso_sz); | |
1494 | else | |
6e0d733d | 1495 | context->mtu_msgmax = (IB_MTU_4096 << 5) | 12; |
b832be1e | 1496 | } else if (attr_mask & IB_QP_PATH_MTU) { |
225c7b1f | 1497 | if (attr->path_mtu < IB_MTU_256 || attr->path_mtu > IB_MTU_4096) { |
987c8f8f | 1498 | pr_err("path MTU (%u) is invalid\n", |
225c7b1f | 1499 | attr->path_mtu); |
f5b40431 | 1500 | goto out; |
225c7b1f | 1501 | } |
d1f2cd89 EC |
1502 | context->mtu_msgmax = (attr->path_mtu << 5) | |
1503 | ilog2(dev->dev->caps.max_msg_sz); | |
225c7b1f RD |
1504 | } |
1505 | ||
0e6e7416 RD |
1506 | if (qp->rq.wqe_cnt) |
1507 | context->rq_size_stride = ilog2(qp->rq.wqe_cnt) << 3; | |
225c7b1f RD |
1508 | context->rq_size_stride |= qp->rq.wqe_shift - 4; |
1509 | ||
0e6e7416 RD |
1510 | if (qp->sq.wqe_cnt) |
1511 | context->sq_size_stride = ilog2(qp->sq.wqe_cnt) << 3; | |
225c7b1f RD |
1512 | context->sq_size_stride |= qp->sq.wqe_shift - 4; |
1513 | ||
0a1405da | 1514 | if (cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT) { |
0e6e7416 | 1515 | context->sq_size_stride |= !!qp->sq_no_prefetch << 7; |
0a1405da | 1516 | context->xrcd = cpu_to_be32((u32) qp->xrcdn); |
02d7ef6f DB |
1517 | if (ibqp->qp_type == IB_QPT_RAW_PACKET) |
1518 | context->param3 |= cpu_to_be32(1 << 30); | |
0a1405da | 1519 | } |
0e6e7416 | 1520 | |
225c7b1f RD |
1521 | if (qp->ibqp.uobject) |
1522 | context->usr_page = cpu_to_be32(to_mucontext(ibqp->uobject->context)->uar.index); | |
1523 | else | |
1524 | context->usr_page = cpu_to_be32(dev->priv_uar.index); | |
1525 | ||
1526 | if (attr_mask & IB_QP_DEST_QPN) | |
1527 | context->remote_qpn = cpu_to_be32(attr->dest_qp_num); | |
1528 | ||
1529 | if (attr_mask & IB_QP_PORT) { | |
1530 | if (cur_state == IB_QPS_SQD && new_state == IB_QPS_SQD && | |
1531 | !(attr_mask & IB_QP_AV)) { | |
1532 | mlx4_set_sched(&context->pri_path, attr->port_num); | |
1533 | optpar |= MLX4_QP_OPTPAR_SCHED_QUEUE; | |
1534 | } | |
1535 | } | |
1536 | ||
cfcde11c OG |
1537 | if (cur_state == IB_QPS_INIT && new_state == IB_QPS_RTR) { |
1538 | if (dev->counters[qp->port - 1] != -1) { | |
1539 | context->pri_path.counter_index = | |
1540 | dev->counters[qp->port - 1]; | |
1541 | optpar |= MLX4_QP_OPTPAR_COUNTER_INDEX; | |
1542 | } else | |
1543 | context->pri_path.counter_index = 0xff; | |
c1c98501 MB |
1544 | |
1545 | if (qp->flags & MLX4_IB_QP_NETIF) { | |
1546 | mlx4_ib_steer_qp_reg(dev, qp, 1); | |
1547 | steer_qp = 1; | |
1548 | } | |
cfcde11c OG |
1549 | } |
1550 | ||
225c7b1f | 1551 | if (attr_mask & IB_QP_PKEY_INDEX) { |
1ffeb2eb JM |
1552 | if (qp->mlx4_ib_qp_type & MLX4_IB_QPT_ANY_SRIOV) |
1553 | context->pri_path.disable_pkey_check = 0x40; | |
225c7b1f RD |
1554 | context->pri_path.pkey_index = attr->pkey_index; |
1555 | optpar |= MLX4_QP_OPTPAR_PKEY_INDEX; | |
1556 | } | |
1557 | ||
225c7b1f | 1558 | if (attr_mask & IB_QP_AV) { |
2f5bb473 | 1559 | if (mlx4_set_path(dev, attr, attr_mask, qp, &context->pri_path, |
1ffeb2eb JM |
1560 | attr_mask & IB_QP_PORT ? |
1561 | attr->port_num : qp->port)) | |
225c7b1f | 1562 | goto out; |
225c7b1f RD |
1563 | |
1564 | optpar |= (MLX4_QP_OPTPAR_PRIMARY_ADDR_PATH | | |
1565 | MLX4_QP_OPTPAR_SCHED_QUEUE); | |
1566 | } | |
1567 | ||
1568 | if (attr_mask & IB_QP_TIMEOUT) { | |
fa417f7b | 1569 | context->pri_path.ackto |= attr->timeout << 3; |
225c7b1f RD |
1570 | optpar |= MLX4_QP_OPTPAR_ACK_TIMEOUT; |
1571 | } | |
1572 | ||
1573 | if (attr_mask & IB_QP_ALT_PATH) { | |
225c7b1f RD |
1574 | if (attr->alt_port_num == 0 || |
1575 | attr->alt_port_num > dev->dev->caps.num_ports) | |
f5b40431 | 1576 | goto out; |
225c7b1f | 1577 | |
5ae2a7a8 RD |
1578 | if (attr->alt_pkey_index >= |
1579 | dev->dev->caps.pkey_table_len[attr->alt_port_num]) | |
f5b40431 | 1580 | goto out; |
5ae2a7a8 | 1581 | |
2f5bb473 JM |
1582 | if (mlx4_set_alt_path(dev, attr, attr_mask, qp, |
1583 | &context->alt_path, | |
297e0dad | 1584 | attr->alt_port_num)) |
f5b40431 | 1585 | goto out; |
225c7b1f RD |
1586 | |
1587 | context->alt_path.pkey_index = attr->alt_pkey_index; | |
1588 | context->alt_path.ackto = attr->alt_timeout << 3; | |
1589 | optpar |= MLX4_QP_OPTPAR_ALT_ADDR_PATH; | |
1590 | } | |
1591 | ||
0a1405da SH |
1592 | pd = get_pd(qp); |
1593 | get_cqs(qp, &send_cq, &recv_cq); | |
1594 | context->pd = cpu_to_be32(pd->pdn); | |
1595 | context->cqn_send = cpu_to_be32(send_cq->mcq.cqn); | |
1596 | context->cqn_recv = cpu_to_be32(recv_cq->mcq.cqn); | |
1597 | context->params1 = cpu_to_be32(MLX4_IB_ACK_REQ_FREQ << 28); | |
57f01b53 | 1598 | |
95d04f07 RD |
1599 | /* Set "fast registration enabled" for all kernel QPs */ |
1600 | if (!qp->ibqp.uobject) | |
1601 | context->params1 |= cpu_to_be32(1 << 11); | |
1602 | ||
57f01b53 JM |
1603 | if (attr_mask & IB_QP_RNR_RETRY) { |
1604 | context->params1 |= cpu_to_be32(attr->rnr_retry << 13); | |
1605 | optpar |= MLX4_QP_OPTPAR_RNR_RETRY; | |
1606 | } | |
1607 | ||
225c7b1f RD |
1608 | if (attr_mask & IB_QP_RETRY_CNT) { |
1609 | context->params1 |= cpu_to_be32(attr->retry_cnt << 16); | |
1610 | optpar |= MLX4_QP_OPTPAR_RETRY_COUNT; | |
1611 | } | |
1612 | ||
1613 | if (attr_mask & IB_QP_MAX_QP_RD_ATOMIC) { | |
1614 | if (attr->max_rd_atomic) | |
1615 | context->params1 |= | |
1616 | cpu_to_be32(fls(attr->max_rd_atomic - 1) << 21); | |
1617 | optpar |= MLX4_QP_OPTPAR_SRA_MAX; | |
1618 | } | |
1619 | ||
1620 | if (attr_mask & IB_QP_SQ_PSN) | |
1621 | context->next_send_psn = cpu_to_be32(attr->sq_psn); | |
1622 | ||
225c7b1f RD |
1623 | if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) { |
1624 | if (attr->max_dest_rd_atomic) | |
1625 | context->params2 |= | |
1626 | cpu_to_be32(fls(attr->max_dest_rd_atomic - 1) << 21); | |
1627 | optpar |= MLX4_QP_OPTPAR_RRA_MAX; | |
1628 | } | |
1629 | ||
1630 | if (attr_mask & (IB_QP_ACCESS_FLAGS | IB_QP_MAX_DEST_RD_ATOMIC)) { | |
1631 | context->params2 |= to_mlx4_access_flags(qp, attr, attr_mask); | |
1632 | optpar |= MLX4_QP_OPTPAR_RWE | MLX4_QP_OPTPAR_RRE | MLX4_QP_OPTPAR_RAE; | |
1633 | } | |
1634 | ||
1635 | if (ibqp->srq) | |
1636 | context->params2 |= cpu_to_be32(MLX4_QP_BIT_RIC); | |
1637 | ||
1638 | if (attr_mask & IB_QP_MIN_RNR_TIMER) { | |
1639 | context->rnr_nextrecvpsn |= cpu_to_be32(attr->min_rnr_timer << 24); | |
1640 | optpar |= MLX4_QP_OPTPAR_RNR_TIMEOUT; | |
1641 | } | |
1642 | if (attr_mask & IB_QP_RQ_PSN) | |
1643 | context->rnr_nextrecvpsn |= cpu_to_be32(attr->rq_psn); | |
1644 | ||
1ffeb2eb | 1645 | /* proxy and tunnel qp qkeys will be changed in modify-qp wrappers */ |
225c7b1f | 1646 | if (attr_mask & IB_QP_QKEY) { |
1ffeb2eb JM |
1647 | if (qp->mlx4_ib_qp_type & |
1648 | (MLX4_IB_QPT_PROXY_SMI_OWNER | MLX4_IB_QPT_TUN_SMI_OWNER)) | |
1649 | context->qkey = cpu_to_be32(IB_QP_SET_QKEY); | |
1650 | else { | |
1651 | if (mlx4_is_mfunc(dev->dev) && | |
1652 | !(qp->mlx4_ib_qp_type & MLX4_IB_QPT_ANY_SRIOV) && | |
1653 | (attr->qkey & MLX4_RESERVED_QKEY_MASK) == | |
1654 | MLX4_RESERVED_QKEY_BASE) { | |
1655 | pr_err("Cannot use reserved QKEY" | |
1656 | " 0x%x (range 0xffff0000..0xffffffff" | |
1657 | " is reserved)\n", attr->qkey); | |
1658 | err = -EINVAL; | |
1659 | goto out; | |
1660 | } | |
1661 | context->qkey = cpu_to_be32(attr->qkey); | |
1662 | } | |
225c7b1f RD |
1663 | optpar |= MLX4_QP_OPTPAR_Q_KEY; |
1664 | } | |
1665 | ||
1666 | if (ibqp->srq) | |
1667 | context->srqn = cpu_to_be32(1 << 24 | to_msrq(ibqp->srq)->msrq.srqn); | |
1668 | ||
0a1405da | 1669 | if (qp->rq.wqe_cnt && cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT) |
225c7b1f RD |
1670 | context->db_rec_addr = cpu_to_be64(qp->db.dma); |
1671 | ||
1672 | if (cur_state == IB_QPS_INIT && | |
1673 | new_state == IB_QPS_RTR && | |
1674 | (ibqp->qp_type == IB_QPT_GSI || ibqp->qp_type == IB_QPT_SMI || | |
3987a2d3 OG |
1675 | ibqp->qp_type == IB_QPT_UD || |
1676 | ibqp->qp_type == IB_QPT_RAW_PACKET)) { | |
225c7b1f | 1677 | context->pri_path.sched_queue = (qp->port - 1) << 6; |
1ffeb2eb JM |
1678 | if (qp->mlx4_ib_qp_type == MLX4_IB_QPT_SMI || |
1679 | qp->mlx4_ib_qp_type & | |
1680 | (MLX4_IB_QPT_PROXY_SMI_OWNER | MLX4_IB_QPT_TUN_SMI_OWNER)) { | |
225c7b1f | 1681 | context->pri_path.sched_queue |= MLX4_IB_DEFAULT_QP0_SCHED_QUEUE; |
1ffeb2eb JM |
1682 | if (qp->mlx4_ib_qp_type != MLX4_IB_QPT_SMI) |
1683 | context->pri_path.fl = 0x80; | |
1684 | } else { | |
1685 | if (qp->mlx4_ib_qp_type & MLX4_IB_QPT_ANY_SRIOV) | |
1686 | context->pri_path.fl = 0x80; | |
225c7b1f | 1687 | context->pri_path.sched_queue |= MLX4_IB_DEFAULT_SCHED_QUEUE; |
1ffeb2eb | 1688 | } |
2f5bb473 JM |
1689 | if (rdma_port_get_link_layer(&dev->ib_dev, qp->port) == |
1690 | IB_LINK_LAYER_ETHERNET) { | |
1691 | if (qp->mlx4_ib_qp_type == MLX4_IB_QPT_TUN_GSI || | |
1692 | qp->mlx4_ib_qp_type == MLX4_IB_QPT_GSI) | |
1693 | context->pri_path.feup = 1 << 7; /* don't fsm */ | |
1694 | /* handle smac_index */ | |
1695 | if (qp->mlx4_ib_qp_type == MLX4_IB_QPT_UD || | |
1696 | qp->mlx4_ib_qp_type == MLX4_IB_QPT_PROXY_GSI || | |
1697 | qp->mlx4_ib_qp_type == MLX4_IB_QPT_TUN_GSI) { | |
1698 | err = handle_eth_ud_smac_index(dev, qp, (u8 *)attr->smac, context); | |
1699 | if (err) | |
1700 | return -EINVAL; | |
9433c188 MB |
1701 | if (qp->mlx4_ib_qp_type == MLX4_IB_QPT_PROXY_GSI) |
1702 | dev->qp1_proxy[qp->port - 1] = qp; | |
2f5bb473 JM |
1703 | } |
1704 | } | |
225c7b1f RD |
1705 | } |
1706 | ||
d2fce8a9 | 1707 | if (qp->ibqp.qp_type == IB_QPT_RAW_PACKET) { |
3528f696 EC |
1708 | context->pri_path.ackto = (context->pri_path.ackto & 0xf8) | |
1709 | MLX4_IB_LINK_TYPE_ETH; | |
d2fce8a9 OG |
1710 | if (dev->dev->caps.tunnel_offload_mode == MLX4_TUNNEL_OFFLOAD_MODE_VXLAN) { |
1711 | /* set QP to receive both tunneled & non-tunneled packets */ | |
8e1a03b6 | 1712 | if (!(context->flags & cpu_to_be32(1 << MLX4_RSS_QPC_FLAG_OFFSET))) |
d2fce8a9 OG |
1713 | context->srqn = cpu_to_be32(7 << 28); |
1714 | } | |
1715 | } | |
3528f696 | 1716 | |
297e0dad MS |
1717 | if (ibqp->qp_type == IB_QPT_UD && (new_state == IB_QPS_RTR)) { |
1718 | int is_eth = rdma_port_get_link_layer( | |
1719 | &dev->ib_dev, qp->port) == | |
1720 | IB_LINK_LAYER_ETHERNET; | |
1721 | if (is_eth) { | |
1722 | context->pri_path.ackto = MLX4_IB_LINK_TYPE_ETH; | |
1723 | optpar |= MLX4_QP_OPTPAR_PRIMARY_ADDR_PATH; | |
1724 | } | |
1725 | } | |
1726 | ||
1727 | ||
225c7b1f RD |
1728 | if (cur_state == IB_QPS_RTS && new_state == IB_QPS_SQD && |
1729 | attr_mask & IB_QP_EN_SQD_ASYNC_NOTIFY && attr->en_sqd_async_notify) | |
1730 | sqd_event = 1; | |
1731 | else | |
1732 | sqd_event = 0; | |
1733 | ||
d57f5f72 VS |
1734 | if (!ibqp->uobject && cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT) |
1735 | context->rlkey |= (1 << 4); | |
1736 | ||
c0be5fb5 EC |
1737 | /* |
1738 | * Before passing a kernel QP to the HW, make sure that the | |
0e6e7416 RD |
1739 | * ownership bits of the send queue are set and the SQ |
1740 | * headroom is stamped so that the hardware doesn't start | |
1741 | * processing stale work requests. | |
c0be5fb5 EC |
1742 | */ |
1743 | if (!ibqp->uobject && cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT) { | |
1744 | struct mlx4_wqe_ctrl_seg *ctrl; | |
1745 | int i; | |
1746 | ||
0e6e7416 | 1747 | for (i = 0; i < qp->sq.wqe_cnt; ++i) { |
c0be5fb5 EC |
1748 | ctrl = get_send_wqe(qp, i); |
1749 | ctrl->owner_opcode = cpu_to_be32(1 << 31); | |
9670e553 EC |
1750 | if (qp->sq_max_wqes_per_wr == 1) |
1751 | ctrl->fence_size = 1 << (qp->sq.wqe_shift - 4); | |
0e6e7416 | 1752 | |
ea54b10c | 1753 | stamp_send_wqe(qp, i, 1 << qp->sq.wqe_shift); |
c0be5fb5 EC |
1754 | } |
1755 | } | |
1756 | ||
225c7b1f RD |
1757 | err = mlx4_qp_modify(dev->dev, &qp->mtt, to_mlx4_state(cur_state), |
1758 | to_mlx4_state(new_state), context, optpar, | |
1759 | sqd_event, &qp->mqp); | |
1760 | if (err) | |
1761 | goto out; | |
1762 | ||
1763 | qp->state = new_state; | |
1764 | ||
1765 | if (attr_mask & IB_QP_ACCESS_FLAGS) | |
1766 | qp->atomic_rd_en = attr->qp_access_flags; | |
1767 | if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) | |
1768 | qp->resp_depth = attr->max_dest_rd_atomic; | |
fa417f7b | 1769 | if (attr_mask & IB_QP_PORT) { |
225c7b1f | 1770 | qp->port = attr->port_num; |
fa417f7b EC |
1771 | update_mcg_macs(dev, qp); |
1772 | } | |
225c7b1f RD |
1773 | if (attr_mask & IB_QP_ALT_PATH) |
1774 | qp->alt_port = attr->alt_port_num; | |
1775 | ||
1776 | if (is_sqp(dev, qp)) | |
1777 | store_sqp_attrs(to_msqp(qp), attr, attr_mask); | |
1778 | ||
1779 | /* | |
1780 | * If we moved QP0 to RTR, bring the IB link up; if we moved | |
1781 | * QP0 to RESET or ERROR, bring the link back down. | |
1782 | */ | |
1783 | if (is_qp0(dev, qp)) { | |
1784 | if (cur_state != IB_QPS_RTR && new_state == IB_QPS_RTR) | |
5ae2a7a8 | 1785 | if (mlx4_INIT_PORT(dev->dev, qp->port)) |
987c8f8f | 1786 | pr_warn("INIT_PORT failed for port %d\n", |
5ae2a7a8 | 1787 | qp->port); |
225c7b1f RD |
1788 | |
1789 | if (cur_state != IB_QPS_RESET && cur_state != IB_QPS_ERR && | |
1790 | (new_state == IB_QPS_RESET || new_state == IB_QPS_ERR)) | |
1791 | mlx4_CLOSE_PORT(dev->dev, qp->port); | |
1792 | } | |
1793 | ||
1794 | /* | |
1795 | * If we moved a kernel QP to RESET, clean up all old CQ | |
1796 | * entries and reinitialize the QP. | |
1797 | */ | |
2f5bb473 JM |
1798 | if (new_state == IB_QPS_RESET) { |
1799 | if (!ibqp->uobject) { | |
1800 | mlx4_ib_cq_clean(recv_cq, qp->mqp.qpn, | |
1801 | ibqp->srq ? to_msrq(ibqp->srq) : NULL); | |
1802 | if (send_cq != recv_cq) | |
1803 | mlx4_ib_cq_clean(send_cq, qp->mqp.qpn, NULL); | |
1804 | ||
1805 | qp->rq.head = 0; | |
1806 | qp->rq.tail = 0; | |
1807 | qp->sq.head = 0; | |
1808 | qp->sq.tail = 0; | |
1809 | qp->sq_next_wqe = 0; | |
1810 | if (qp->rq.wqe_cnt) | |
1811 | *qp->db.db = 0; | |
225c7b1f | 1812 | |
2f5bb473 JM |
1813 | if (qp->flags & MLX4_IB_QP_NETIF) |
1814 | mlx4_ib_steer_qp_reg(dev, qp, 0); | |
1815 | } | |
25476b02 | 1816 | if (qp->pri.smac || (!qp->pri.smac && qp->pri.smac_port)) { |
2f5bb473 JM |
1817 | mlx4_unregister_mac(dev->dev, qp->pri.smac_port, qp->pri.smac); |
1818 | qp->pri.smac = 0; | |
25476b02 | 1819 | qp->pri.smac_port = 0; |
2f5bb473 JM |
1820 | } |
1821 | if (qp->alt.smac) { | |
1822 | mlx4_unregister_mac(dev->dev, qp->alt.smac_port, qp->alt.smac); | |
1823 | qp->alt.smac = 0; | |
1824 | } | |
1825 | if (qp->pri.vid < 0x1000) { | |
1826 | mlx4_unregister_vlan(dev->dev, qp->pri.vlan_port, qp->pri.vid); | |
1827 | qp->pri.vid = 0xFFFF; | |
1828 | qp->pri.candidate_vid = 0xFFFF; | |
1829 | qp->pri.update_vid = 0; | |
1830 | } | |
c1c98501 | 1831 | |
2f5bb473 JM |
1832 | if (qp->alt.vid < 0x1000) { |
1833 | mlx4_unregister_vlan(dev->dev, qp->alt.vlan_port, qp->alt.vid); | |
1834 | qp->alt.vid = 0xFFFF; | |
1835 | qp->alt.candidate_vid = 0xFFFF; | |
1836 | qp->alt.update_vid = 0; | |
1837 | } | |
225c7b1f | 1838 | } |
225c7b1f | 1839 | out: |
c1c98501 MB |
1840 | if (err && steer_qp) |
1841 | mlx4_ib_steer_qp_reg(dev, qp, 0); | |
225c7b1f | 1842 | kfree(context); |
25476b02 JM |
1843 | if (qp->pri.candidate_smac || |
1844 | (!qp->pri.candidate_smac && qp->pri.candidate_smac_port)) { | |
2f5bb473 JM |
1845 | if (err) { |
1846 | mlx4_unregister_mac(dev->dev, qp->pri.candidate_smac_port, qp->pri.candidate_smac); | |
1847 | } else { | |
25476b02 | 1848 | if (qp->pri.smac || (!qp->pri.smac && qp->pri.smac_port)) |
2f5bb473 JM |
1849 | mlx4_unregister_mac(dev->dev, qp->pri.smac_port, qp->pri.smac); |
1850 | qp->pri.smac = qp->pri.candidate_smac; | |
1851 | qp->pri.smac_index = qp->pri.candidate_smac_index; | |
1852 | qp->pri.smac_port = qp->pri.candidate_smac_port; | |
1853 | } | |
1854 | qp->pri.candidate_smac = 0; | |
1855 | qp->pri.candidate_smac_index = 0; | |
1856 | qp->pri.candidate_smac_port = 0; | |
1857 | } | |
1858 | if (qp->alt.candidate_smac) { | |
1859 | if (err) { | |
1860 | mlx4_unregister_mac(dev->dev, qp->alt.candidate_smac_port, qp->alt.candidate_smac); | |
1861 | } else { | |
1862 | if (qp->alt.smac) | |
1863 | mlx4_unregister_mac(dev->dev, qp->alt.smac_port, qp->alt.smac); | |
1864 | qp->alt.smac = qp->alt.candidate_smac; | |
1865 | qp->alt.smac_index = qp->alt.candidate_smac_index; | |
1866 | qp->alt.smac_port = qp->alt.candidate_smac_port; | |
1867 | } | |
1868 | qp->alt.candidate_smac = 0; | |
1869 | qp->alt.candidate_smac_index = 0; | |
1870 | qp->alt.candidate_smac_port = 0; | |
1871 | } | |
1872 | ||
1873 | if (qp->pri.update_vid) { | |
1874 | if (err) { | |
1875 | if (qp->pri.candidate_vid < 0x1000) | |
1876 | mlx4_unregister_vlan(dev->dev, qp->pri.candidate_vlan_port, | |
1877 | qp->pri.candidate_vid); | |
1878 | } else { | |
1879 | if (qp->pri.vid < 0x1000) | |
1880 | mlx4_unregister_vlan(dev->dev, qp->pri.vlan_port, | |
1881 | qp->pri.vid); | |
1882 | qp->pri.vid = qp->pri.candidate_vid; | |
1883 | qp->pri.vlan_port = qp->pri.candidate_vlan_port; | |
1884 | qp->pri.vlan_index = qp->pri.candidate_vlan_index; | |
1885 | } | |
1886 | qp->pri.candidate_vid = 0xFFFF; | |
1887 | qp->pri.update_vid = 0; | |
1888 | } | |
1889 | ||
1890 | if (qp->alt.update_vid) { | |
1891 | if (err) { | |
1892 | if (qp->alt.candidate_vid < 0x1000) | |
1893 | mlx4_unregister_vlan(dev->dev, qp->alt.candidate_vlan_port, | |
1894 | qp->alt.candidate_vid); | |
1895 | } else { | |
1896 | if (qp->alt.vid < 0x1000) | |
1897 | mlx4_unregister_vlan(dev->dev, qp->alt.vlan_port, | |
1898 | qp->alt.vid); | |
1899 | qp->alt.vid = qp->alt.candidate_vid; | |
1900 | qp->alt.vlan_port = qp->alt.candidate_vlan_port; | |
1901 | qp->alt.vlan_index = qp->alt.candidate_vlan_index; | |
1902 | } | |
1903 | qp->alt.candidate_vid = 0xFFFF; | |
1904 | qp->alt.update_vid = 0; | |
1905 | } | |
1906 | ||
225c7b1f RD |
1907 | return err; |
1908 | } | |
1909 | ||
65adfa91 MT |
1910 | int mlx4_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr, |
1911 | int attr_mask, struct ib_udata *udata) | |
1912 | { | |
1913 | struct mlx4_ib_dev *dev = to_mdev(ibqp->device); | |
1914 | struct mlx4_ib_qp *qp = to_mqp(ibqp); | |
1915 | enum ib_qp_state cur_state, new_state; | |
1916 | int err = -EINVAL; | |
297e0dad | 1917 | int ll; |
65adfa91 MT |
1918 | mutex_lock(&qp->mutex); |
1919 | ||
1920 | cur_state = attr_mask & IB_QP_CUR_STATE ? attr->cur_qp_state : qp->state; | |
1921 | new_state = attr_mask & IB_QP_STATE ? attr->qp_state : cur_state; | |
1922 | ||
297e0dad MS |
1923 | if (cur_state == new_state && cur_state == IB_QPS_RESET) { |
1924 | ll = IB_LINK_LAYER_UNSPECIFIED; | |
1925 | } else { | |
1926 | int port = attr_mask & IB_QP_PORT ? attr->port_num : qp->port; | |
1927 | ll = rdma_port_get_link_layer(&dev->ib_dev, port); | |
1928 | } | |
dd5f03be MB |
1929 | |
1930 | if (!ib_modify_qp_is_ok(cur_state, new_state, ibqp->qp_type, | |
297e0dad | 1931 | attr_mask, ll)) { |
b1d8eb5a JM |
1932 | pr_debug("qpn 0x%x: invalid attribute mask specified " |
1933 | "for transition %d to %d. qp_type %d," | |
1934 | " attr_mask 0x%x\n", | |
1935 | ibqp->qp_num, cur_state, new_state, | |
1936 | ibqp->qp_type, attr_mask); | |
65adfa91 | 1937 | goto out; |
b1d8eb5a | 1938 | } |
65adfa91 | 1939 | |
c6215745 MS |
1940 | if (mlx4_is_bonded(dev->dev) && (attr_mask & IB_QP_PORT)) { |
1941 | if ((cur_state == IB_QPS_RESET) && (new_state == IB_QPS_INIT)) { | |
1942 | if ((ibqp->qp_type == IB_QPT_RC) || | |
1943 | (ibqp->qp_type == IB_QPT_UD) || | |
1944 | (ibqp->qp_type == IB_QPT_UC) || | |
1945 | (ibqp->qp_type == IB_QPT_RAW_PACKET) || | |
1946 | (ibqp->qp_type == IB_QPT_XRC_INI)) { | |
1947 | attr->port_num = mlx4_ib_bond_next_port(dev); | |
1948 | } | |
1949 | } else { | |
1950 | /* no sense in changing port_num | |
1951 | * when ports are bonded */ | |
1952 | attr_mask &= ~IB_QP_PORT; | |
1953 | } | |
1954 | } | |
1955 | ||
65adfa91 | 1956 | if ((attr_mask & IB_QP_PORT) && |
1ffeb2eb | 1957 | (attr->port_num == 0 || attr->port_num > dev->num_ports)) { |
b1d8eb5a JM |
1958 | pr_debug("qpn 0x%x: invalid port number (%d) specified " |
1959 | "for transition %d to %d. qp_type %d\n", | |
1960 | ibqp->qp_num, attr->port_num, cur_state, | |
1961 | new_state, ibqp->qp_type); | |
65adfa91 MT |
1962 | goto out; |
1963 | } | |
1964 | ||
3987a2d3 OG |
1965 | if ((attr_mask & IB_QP_PORT) && (ibqp->qp_type == IB_QPT_RAW_PACKET) && |
1966 | (rdma_port_get_link_layer(&dev->ib_dev, attr->port_num) != | |
1967 | IB_LINK_LAYER_ETHERNET)) | |
1968 | goto out; | |
1969 | ||
5ae2a7a8 RD |
1970 | if (attr_mask & IB_QP_PKEY_INDEX) { |
1971 | int p = attr_mask & IB_QP_PORT ? attr->port_num : qp->port; | |
b1d8eb5a JM |
1972 | if (attr->pkey_index >= dev->dev->caps.pkey_table_len[p]) { |
1973 | pr_debug("qpn 0x%x: invalid pkey index (%d) specified " | |
1974 | "for transition %d to %d. qp_type %d\n", | |
1975 | ibqp->qp_num, attr->pkey_index, cur_state, | |
1976 | new_state, ibqp->qp_type); | |
5ae2a7a8 | 1977 | goto out; |
b1d8eb5a | 1978 | } |
5ae2a7a8 RD |
1979 | } |
1980 | ||
65adfa91 MT |
1981 | if (attr_mask & IB_QP_MAX_QP_RD_ATOMIC && |
1982 | attr->max_rd_atomic > dev->dev->caps.max_qp_init_rdma) { | |
b1d8eb5a JM |
1983 | pr_debug("qpn 0x%x: max_rd_atomic (%d) too large. " |
1984 | "Transition %d to %d. qp_type %d\n", | |
1985 | ibqp->qp_num, attr->max_rd_atomic, cur_state, | |
1986 | new_state, ibqp->qp_type); | |
65adfa91 MT |
1987 | goto out; |
1988 | } | |
1989 | ||
1990 | if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC && | |
1991 | attr->max_dest_rd_atomic > dev->dev->caps.max_qp_dest_rdma) { | |
b1d8eb5a JM |
1992 | pr_debug("qpn 0x%x: max_dest_rd_atomic (%d) too large. " |
1993 | "Transition %d to %d. qp_type %d\n", | |
1994 | ibqp->qp_num, attr->max_dest_rd_atomic, cur_state, | |
1995 | new_state, ibqp->qp_type); | |
65adfa91 MT |
1996 | goto out; |
1997 | } | |
1998 | ||
1999 | if (cur_state == new_state && cur_state == IB_QPS_RESET) { | |
2000 | err = 0; | |
2001 | goto out; | |
2002 | } | |
2003 | ||
65adfa91 MT |
2004 | err = __mlx4_ib_modify_qp(ibqp, attr, attr_mask, cur_state, new_state); |
2005 | ||
c6215745 MS |
2006 | if (mlx4_is_bonded(dev->dev) && (attr_mask & IB_QP_PORT)) |
2007 | attr->port_num = 1; | |
2008 | ||
65adfa91 MT |
2009 | out: |
2010 | mutex_unlock(&qp->mutex); | |
2011 | return err; | |
2012 | } | |
2013 | ||
99ec41d0 JM |
2014 | static int vf_get_qp0_qkey(struct mlx4_dev *dev, int qpn, u32 *qkey) |
2015 | { | |
2016 | int i; | |
2017 | for (i = 0; i < dev->caps.num_ports; i++) { | |
2018 | if (qpn == dev->caps.qp0_proxy[i] || | |
2019 | qpn == dev->caps.qp0_tunnel[i]) { | |
2020 | *qkey = dev->caps.qp0_qkey[i]; | |
2021 | return 0; | |
2022 | } | |
2023 | } | |
2024 | return -EINVAL; | |
2025 | } | |
2026 | ||
1ffeb2eb JM |
2027 | static int build_sriov_qp0_header(struct mlx4_ib_sqp *sqp, |
2028 | struct ib_send_wr *wr, | |
2029 | void *wqe, unsigned *mlx_seg_len) | |
2030 | { | |
2031 | struct mlx4_ib_dev *mdev = to_mdev(sqp->qp.ibqp.device); | |
2032 | struct ib_device *ib_dev = &mdev->ib_dev; | |
2033 | struct mlx4_wqe_mlx_seg *mlx = wqe; | |
2034 | struct mlx4_wqe_inline_seg *inl = wqe + sizeof *mlx; | |
2035 | struct mlx4_ib_ah *ah = to_mah(wr->wr.ud.ah); | |
2036 | u16 pkey; | |
2037 | u32 qkey; | |
2038 | int send_size; | |
2039 | int header_size; | |
2040 | int spc; | |
2041 | int i; | |
2042 | ||
2043 | if (wr->opcode != IB_WR_SEND) | |
2044 | return -EINVAL; | |
2045 | ||
2046 | send_size = 0; | |
2047 | ||
2048 | for (i = 0; i < wr->num_sge; ++i) | |
2049 | send_size += wr->sg_list[i].length; | |
2050 | ||
2051 | /* for proxy-qp0 sends, need to add in size of tunnel header */ | |
2052 | /* for tunnel-qp0 sends, tunnel header is already in s/g list */ | |
2053 | if (sqp->qp.mlx4_ib_qp_type == MLX4_IB_QPT_PROXY_SMI_OWNER) | |
2054 | send_size += sizeof (struct mlx4_ib_tunnel_header); | |
2055 | ||
2056 | ib_ud_header_init(send_size, 1, 0, 0, 0, 0, &sqp->ud_header); | |
2057 | ||
2058 | if (sqp->qp.mlx4_ib_qp_type == MLX4_IB_QPT_PROXY_SMI_OWNER) { | |
2059 | sqp->ud_header.lrh.service_level = | |
2060 | be32_to_cpu(ah->av.ib.sl_tclass_flowlabel) >> 28; | |
2061 | sqp->ud_header.lrh.destination_lid = | |
2062 | cpu_to_be16(ah->av.ib.g_slid & 0x7f); | |
2063 | sqp->ud_header.lrh.source_lid = | |
2064 | cpu_to_be16(ah->av.ib.g_slid & 0x7f); | |
2065 | } | |
2066 | ||
2067 | mlx->flags &= cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE); | |
2068 | ||
2069 | /* force loopback */ | |
2070 | mlx->flags |= cpu_to_be32(MLX4_WQE_MLX_VL15 | 0x1 | MLX4_WQE_MLX_SLR); | |
2071 | mlx->rlid = sqp->ud_header.lrh.destination_lid; | |
2072 | ||
2073 | sqp->ud_header.lrh.virtual_lane = 0; | |
2074 | sqp->ud_header.bth.solicited_event = !!(wr->send_flags & IB_SEND_SOLICITED); | |
2075 | ib_get_cached_pkey(ib_dev, sqp->qp.port, 0, &pkey); | |
2076 | sqp->ud_header.bth.pkey = cpu_to_be16(pkey); | |
2077 | if (sqp->qp.mlx4_ib_qp_type == MLX4_IB_QPT_TUN_SMI_OWNER) | |
2078 | sqp->ud_header.bth.destination_qpn = cpu_to_be32(wr->wr.ud.remote_qpn); | |
2079 | else | |
2080 | sqp->ud_header.bth.destination_qpn = | |
47605df9 | 2081 | cpu_to_be32(mdev->dev->caps.qp0_tunnel[sqp->qp.port - 1]); |
1ffeb2eb JM |
2082 | |
2083 | sqp->ud_header.bth.psn = cpu_to_be32((sqp->send_psn++) & ((1 << 24) - 1)); | |
99ec41d0 JM |
2084 | if (mlx4_is_master(mdev->dev)) { |
2085 | if (mlx4_get_parav_qkey(mdev->dev, sqp->qp.mqp.qpn, &qkey)) | |
2086 | return -EINVAL; | |
2087 | } else { | |
2088 | if (vf_get_qp0_qkey(mdev->dev, sqp->qp.mqp.qpn, &qkey)) | |
2089 | return -EINVAL; | |
2090 | } | |
1ffeb2eb JM |
2091 | sqp->ud_header.deth.qkey = cpu_to_be32(qkey); |
2092 | sqp->ud_header.deth.source_qpn = cpu_to_be32(sqp->qp.mqp.qpn); | |
2093 | ||
2094 | sqp->ud_header.bth.opcode = IB_OPCODE_UD_SEND_ONLY; | |
2095 | sqp->ud_header.immediate_present = 0; | |
2096 | ||
2097 | header_size = ib_ud_header_pack(&sqp->ud_header, sqp->header_buf); | |
2098 | ||
2099 | /* | |
2100 | * Inline data segments may not cross a 64 byte boundary. If | |
2101 | * our UD header is bigger than the space available up to the | |
2102 | * next 64 byte boundary in the WQE, use two inline data | |
2103 | * segments to hold the UD header. | |
2104 | */ | |
2105 | spc = MLX4_INLINE_ALIGN - | |
2106 | ((unsigned long) (inl + 1) & (MLX4_INLINE_ALIGN - 1)); | |
2107 | if (header_size <= spc) { | |
2108 | inl->byte_count = cpu_to_be32(1 << 31 | header_size); | |
2109 | memcpy(inl + 1, sqp->header_buf, header_size); | |
2110 | i = 1; | |
2111 | } else { | |
2112 | inl->byte_count = cpu_to_be32(1 << 31 | spc); | |
2113 | memcpy(inl + 1, sqp->header_buf, spc); | |
2114 | ||
2115 | inl = (void *) (inl + 1) + spc; | |
2116 | memcpy(inl + 1, sqp->header_buf + spc, header_size - spc); | |
2117 | /* | |
2118 | * Need a barrier here to make sure all the data is | |
2119 | * visible before the byte_count field is set. | |
2120 | * Otherwise the HCA prefetcher could grab the 64-byte | |
2121 | * chunk with this inline segment and get a valid (!= | |
2122 | * 0xffffffff) byte count but stale data, and end up | |
2123 | * generating a packet with bad headers. | |
2124 | * | |
2125 | * The first inline segment's byte_count field doesn't | |
2126 | * need a barrier, because it comes after a | |
2127 | * control/MLX segment and therefore is at an offset | |
2128 | * of 16 mod 64. | |
2129 | */ | |
2130 | wmb(); | |
2131 | inl->byte_count = cpu_to_be32(1 << 31 | (header_size - spc)); | |
2132 | i = 2; | |
2133 | } | |
2134 | ||
2135 | *mlx_seg_len = | |
2136 | ALIGN(i * sizeof (struct mlx4_wqe_inline_seg) + header_size, 16); | |
2137 | return 0; | |
2138 | } | |
2139 | ||
3e0629cb JM |
2140 | static void mlx4_u64_to_smac(u8 *dst_mac, u64 src_mac) |
2141 | { | |
2142 | int i; | |
2143 | ||
2144 | for (i = ETH_ALEN; i; i--) { | |
2145 | dst_mac[i - 1] = src_mac & 0xff; | |
2146 | src_mac >>= 8; | |
2147 | } | |
2148 | } | |
2149 | ||
225c7b1f | 2150 | static int build_mlx_header(struct mlx4_ib_sqp *sqp, struct ib_send_wr *wr, |
f438000f | 2151 | void *wqe, unsigned *mlx_seg_len) |
225c7b1f | 2152 | { |
a478868a | 2153 | struct ib_device *ib_dev = sqp->qp.ibqp.device; |
225c7b1f | 2154 | struct mlx4_wqe_mlx_seg *mlx = wqe; |
6ee51a4e | 2155 | struct mlx4_wqe_ctrl_seg *ctrl = wqe; |
225c7b1f RD |
2156 | struct mlx4_wqe_inline_seg *inl = wqe + sizeof *mlx; |
2157 | struct mlx4_ib_ah *ah = to_mah(wr->wr.ud.ah); | |
4c3eb3ca | 2158 | union ib_gid sgid; |
225c7b1f RD |
2159 | u16 pkey; |
2160 | int send_size; | |
2161 | int header_size; | |
e61ef241 | 2162 | int spc; |
225c7b1f | 2163 | int i; |
1ffeb2eb | 2164 | int err = 0; |
57d88cff | 2165 | u16 vlan = 0xffff; |
a29bec12 RD |
2166 | bool is_eth; |
2167 | bool is_vlan = false; | |
2168 | bool is_grh; | |
225c7b1f RD |
2169 | |
2170 | send_size = 0; | |
2171 | for (i = 0; i < wr->num_sge; ++i) | |
2172 | send_size += wr->sg_list[i].length; | |
2173 | ||
fa417f7b EC |
2174 | is_eth = rdma_port_get_link_layer(sqp->qp.ibqp.device, sqp->qp.port) == IB_LINK_LAYER_ETHERNET; |
2175 | is_grh = mlx4_ib_ah_grh_present(ah); | |
4c3eb3ca | 2176 | if (is_eth) { |
1ffeb2eb JM |
2177 | if (mlx4_is_mfunc(to_mdev(ib_dev)->dev)) { |
2178 | /* When multi-function is enabled, the ib_core gid | |
2179 | * indexes don't necessarily match the hw ones, so | |
2180 | * we must use our own cache */ | |
6ee51a4e JM |
2181 | err = mlx4_get_roce_gid_from_slave(to_mdev(ib_dev)->dev, |
2182 | be32_to_cpu(ah->av.ib.port_pd) >> 24, | |
2183 | ah->av.ib.gid_index, &sgid.raw[0]); | |
2184 | if (err) | |
2185 | return err; | |
1ffeb2eb JM |
2186 | } else { |
2187 | err = ib_get_cached_gid(ib_dev, | |
2188 | be32_to_cpu(ah->av.ib.port_pd) >> 24, | |
2189 | ah->av.ib.gid_index, &sgid); | |
2190 | if (err) | |
2191 | return err; | |
2192 | } | |
2193 | ||
0e9855db | 2194 | if (ah->av.eth.vlan != cpu_to_be16(0xffff)) { |
297e0dad MS |
2195 | vlan = be16_to_cpu(ah->av.eth.vlan) & 0x0fff; |
2196 | is_vlan = 1; | |
2197 | } | |
4c3eb3ca EC |
2198 | } |
2199 | ib_ud_header_init(send_size, !is_eth, is_eth, is_vlan, is_grh, 0, &sqp->ud_header); | |
fa417f7b EC |
2200 | |
2201 | if (!is_eth) { | |
2202 | sqp->ud_header.lrh.service_level = | |
2203 | be32_to_cpu(ah->av.ib.sl_tclass_flowlabel) >> 28; | |
2204 | sqp->ud_header.lrh.destination_lid = ah->av.ib.dlid; | |
2205 | sqp->ud_header.lrh.source_lid = cpu_to_be16(ah->av.ib.g_slid & 0x7f); | |
2206 | } | |
225c7b1f | 2207 | |
fa417f7b | 2208 | if (is_grh) { |
225c7b1f | 2209 | sqp->ud_header.grh.traffic_class = |
fa417f7b | 2210 | (be32_to_cpu(ah->av.ib.sl_tclass_flowlabel) >> 20) & 0xff; |
225c7b1f | 2211 | sqp->ud_header.grh.flow_label = |
fa417f7b EC |
2212 | ah->av.ib.sl_tclass_flowlabel & cpu_to_be32(0xfffff); |
2213 | sqp->ud_header.grh.hop_limit = ah->av.ib.hop_limit; | |
6ee51a4e JM |
2214 | if (is_eth) |
2215 | memcpy(sqp->ud_header.grh.source_gid.raw, sgid.raw, 16); | |
2216 | else { | |
1ffeb2eb JM |
2217 | if (mlx4_is_mfunc(to_mdev(ib_dev)->dev)) { |
2218 | /* When multi-function is enabled, the ib_core gid | |
2219 | * indexes don't necessarily match the hw ones, so | |
2220 | * we must use our own cache */ | |
2221 | sqp->ud_header.grh.source_gid.global.subnet_prefix = | |
2222 | to_mdev(ib_dev)->sriov.demux[sqp->qp.port - 1]. | |
2223 | subnet_prefix; | |
2224 | sqp->ud_header.grh.source_gid.global.interface_id = | |
2225 | to_mdev(ib_dev)->sriov.demux[sqp->qp.port - 1]. | |
2226 | guid_cache[ah->av.ib.gid_index]; | |
2227 | } else | |
2228 | ib_get_cached_gid(ib_dev, | |
2229 | be32_to_cpu(ah->av.ib.port_pd) >> 24, | |
2230 | ah->av.ib.gid_index, | |
2231 | &sqp->ud_header.grh.source_gid); | |
6ee51a4e | 2232 | } |
225c7b1f | 2233 | memcpy(sqp->ud_header.grh.destination_gid.raw, |
fa417f7b | 2234 | ah->av.ib.dgid, 16); |
225c7b1f RD |
2235 | } |
2236 | ||
2237 | mlx->flags &= cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE); | |
fa417f7b EC |
2238 | |
2239 | if (!is_eth) { | |
2240 | mlx->flags |= cpu_to_be32((!sqp->qp.ibqp.qp_num ? MLX4_WQE_MLX_VL15 : 0) | | |
2241 | (sqp->ud_header.lrh.destination_lid == | |
2242 | IB_LID_PERMISSIVE ? MLX4_WQE_MLX_SLR : 0) | | |
2243 | (sqp->ud_header.lrh.service_level << 8)); | |
1ffeb2eb JM |
2244 | if (ah->av.ib.port_pd & cpu_to_be32(0x80000000)) |
2245 | mlx->flags |= cpu_to_be32(0x1); /* force loopback */ | |
fa417f7b EC |
2246 | mlx->rlid = sqp->ud_header.lrh.destination_lid; |
2247 | } | |
225c7b1f RD |
2248 | |
2249 | switch (wr->opcode) { | |
2250 | case IB_WR_SEND: | |
2251 | sqp->ud_header.bth.opcode = IB_OPCODE_UD_SEND_ONLY; | |
2252 | sqp->ud_header.immediate_present = 0; | |
2253 | break; | |
2254 | case IB_WR_SEND_WITH_IMM: | |
2255 | sqp->ud_header.bth.opcode = IB_OPCODE_UD_SEND_ONLY_WITH_IMMEDIATE; | |
2256 | sqp->ud_header.immediate_present = 1; | |
0f39cf3d | 2257 | sqp->ud_header.immediate_data = wr->ex.imm_data; |
225c7b1f RD |
2258 | break; |
2259 | default: | |
2260 | return -EINVAL; | |
2261 | } | |
2262 | ||
fa417f7b | 2263 | if (is_eth) { |
6ee51a4e JM |
2264 | struct in6_addr in6; |
2265 | ||
c0c1d3d7 OD |
2266 | u16 pcp = (be32_to_cpu(ah->av.ib.sl_tclass_flowlabel) >> 29) << 13; |
2267 | ||
2268 | mlx->sched_prio = cpu_to_be16(pcp); | |
fa417f7b EC |
2269 | |
2270 | memcpy(sqp->ud_header.eth.dmac_h, ah->av.eth.mac, 6); | |
2271 | /* FIXME: cache smac value? */ | |
6ee51a4e JM |
2272 | memcpy(&ctrl->srcrb_flags16[0], ah->av.eth.mac, 2); |
2273 | memcpy(&ctrl->imm, ah->av.eth.mac + 2, 4); | |
2274 | memcpy(&in6, sgid.raw, sizeof(in6)); | |
5ea8bbfc | 2275 | |
3e0629cb JM |
2276 | if (!mlx4_is_mfunc(to_mdev(ib_dev)->dev)) { |
2277 | u64 mac = atomic64_read(&to_mdev(ib_dev)->iboe.mac[sqp->qp.port - 1]); | |
2278 | u8 smac[ETH_ALEN]; | |
2279 | ||
2280 | mlx4_u64_to_smac(smac, mac); | |
2281 | memcpy(sqp->ud_header.eth.smac_h, smac, ETH_ALEN); | |
2282 | } else { | |
2283 | /* use the src mac of the tunnel */ | |
2284 | memcpy(sqp->ud_header.eth.smac_h, ah->av.eth.s_mac, ETH_ALEN); | |
2285 | } | |
2286 | ||
fa417f7b EC |
2287 | if (!memcmp(sqp->ud_header.eth.smac_h, sqp->ud_header.eth.dmac_h, 6)) |
2288 | mlx->flags |= cpu_to_be32(MLX4_WQE_CTRL_FORCE_LOOPBACK); | |
4c3eb3ca EC |
2289 | if (!is_vlan) { |
2290 | sqp->ud_header.eth.type = cpu_to_be16(MLX4_IB_IBOE_ETHERTYPE); | |
2291 | } else { | |
4c3eb3ca | 2292 | sqp->ud_header.vlan.type = cpu_to_be16(MLX4_IB_IBOE_ETHERTYPE); |
4c3eb3ca EC |
2293 | sqp->ud_header.vlan.tag = cpu_to_be16(vlan | pcp); |
2294 | } | |
fa417f7b EC |
2295 | } else { |
2296 | sqp->ud_header.lrh.virtual_lane = !sqp->qp.ibqp.qp_num ? 15 : 0; | |
2297 | if (sqp->ud_header.lrh.destination_lid == IB_LID_PERMISSIVE) | |
2298 | sqp->ud_header.lrh.source_lid = IB_LID_PERMISSIVE; | |
2299 | } | |
225c7b1f RD |
2300 | sqp->ud_header.bth.solicited_event = !!(wr->send_flags & IB_SEND_SOLICITED); |
2301 | if (!sqp->qp.ibqp.qp_num) | |
2302 | ib_get_cached_pkey(ib_dev, sqp->qp.port, sqp->pkey_index, &pkey); | |
2303 | else | |
2304 | ib_get_cached_pkey(ib_dev, sqp->qp.port, wr->wr.ud.pkey_index, &pkey); | |
2305 | sqp->ud_header.bth.pkey = cpu_to_be16(pkey); | |
2306 | sqp->ud_header.bth.destination_qpn = cpu_to_be32(wr->wr.ud.remote_qpn); | |
2307 | sqp->ud_header.bth.psn = cpu_to_be32((sqp->send_psn++) & ((1 << 24) - 1)); | |
2308 | sqp->ud_header.deth.qkey = cpu_to_be32(wr->wr.ud.remote_qkey & 0x80000000 ? | |
2309 | sqp->qkey : wr->wr.ud.remote_qkey); | |
2310 | sqp->ud_header.deth.source_qpn = cpu_to_be32(sqp->qp.ibqp.qp_num); | |
2311 | ||
2312 | header_size = ib_ud_header_pack(&sqp->ud_header, sqp->header_buf); | |
2313 | ||
2314 | if (0) { | |
987c8f8f | 2315 | pr_err("built UD header of size %d:\n", header_size); |
225c7b1f RD |
2316 | for (i = 0; i < header_size / 4; ++i) { |
2317 | if (i % 8 == 0) | |
987c8f8f SP |
2318 | pr_err(" [%02x] ", i * 4); |
2319 | pr_cont(" %08x", | |
2320 | be32_to_cpu(((__be32 *) sqp->header_buf)[i])); | |
225c7b1f | 2321 | if ((i + 1) % 8 == 0) |
987c8f8f | 2322 | pr_cont("\n"); |
225c7b1f | 2323 | } |
987c8f8f | 2324 | pr_err("\n"); |
225c7b1f RD |
2325 | } |
2326 | ||
e61ef241 RD |
2327 | /* |
2328 | * Inline data segments may not cross a 64 byte boundary. If | |
2329 | * our UD header is bigger than the space available up to the | |
2330 | * next 64 byte boundary in the WQE, use two inline data | |
2331 | * segments to hold the UD header. | |
2332 | */ | |
2333 | spc = MLX4_INLINE_ALIGN - | |
2334 | ((unsigned long) (inl + 1) & (MLX4_INLINE_ALIGN - 1)); | |
2335 | if (header_size <= spc) { | |
2336 | inl->byte_count = cpu_to_be32(1 << 31 | header_size); | |
2337 | memcpy(inl + 1, sqp->header_buf, header_size); | |
2338 | i = 1; | |
2339 | } else { | |
2340 | inl->byte_count = cpu_to_be32(1 << 31 | spc); | |
2341 | memcpy(inl + 1, sqp->header_buf, spc); | |
2342 | ||
2343 | inl = (void *) (inl + 1) + spc; | |
2344 | memcpy(inl + 1, sqp->header_buf + spc, header_size - spc); | |
2345 | /* | |
2346 | * Need a barrier here to make sure all the data is | |
2347 | * visible before the byte_count field is set. | |
2348 | * Otherwise the HCA prefetcher could grab the 64-byte | |
2349 | * chunk with this inline segment and get a valid (!= | |
2350 | * 0xffffffff) byte count but stale data, and end up | |
2351 | * generating a packet with bad headers. | |
2352 | * | |
2353 | * The first inline segment's byte_count field doesn't | |
2354 | * need a barrier, because it comes after a | |
2355 | * control/MLX segment and therefore is at an offset | |
2356 | * of 16 mod 64. | |
2357 | */ | |
2358 | wmb(); | |
2359 | inl->byte_count = cpu_to_be32(1 << 31 | (header_size - spc)); | |
2360 | i = 2; | |
2361 | } | |
225c7b1f | 2362 | |
f438000f RD |
2363 | *mlx_seg_len = |
2364 | ALIGN(i * sizeof (struct mlx4_wqe_inline_seg) + header_size, 16); | |
2365 | return 0; | |
225c7b1f RD |
2366 | } |
2367 | ||
2368 | static int mlx4_wq_overflow(struct mlx4_ib_wq *wq, int nreq, struct ib_cq *ib_cq) | |
2369 | { | |
2370 | unsigned cur; | |
2371 | struct mlx4_ib_cq *cq; | |
2372 | ||
2373 | cur = wq->head - wq->tail; | |
0e6e7416 | 2374 | if (likely(cur + nreq < wq->max_post)) |
225c7b1f RD |
2375 | return 0; |
2376 | ||
2377 | cq = to_mcq(ib_cq); | |
2378 | spin_lock(&cq->lock); | |
2379 | cur = wq->head - wq->tail; | |
2380 | spin_unlock(&cq->lock); | |
2381 | ||
0e6e7416 | 2382 | return cur + nreq >= wq->max_post; |
225c7b1f RD |
2383 | } |
2384 | ||
95d04f07 RD |
2385 | static __be32 convert_access(int acc) |
2386 | { | |
6ff63e19 SM |
2387 | return (acc & IB_ACCESS_REMOTE_ATOMIC ? |
2388 | cpu_to_be32(MLX4_WQE_FMR_AND_BIND_PERM_ATOMIC) : 0) | | |
2389 | (acc & IB_ACCESS_REMOTE_WRITE ? | |
2390 | cpu_to_be32(MLX4_WQE_FMR_AND_BIND_PERM_REMOTE_WRITE) : 0) | | |
2391 | (acc & IB_ACCESS_REMOTE_READ ? | |
2392 | cpu_to_be32(MLX4_WQE_FMR_AND_BIND_PERM_REMOTE_READ) : 0) | | |
95d04f07 RD |
2393 | (acc & IB_ACCESS_LOCAL_WRITE ? cpu_to_be32(MLX4_WQE_FMR_PERM_LOCAL_WRITE) : 0) | |
2394 | cpu_to_be32(MLX4_WQE_FMR_PERM_LOCAL_READ); | |
2395 | } | |
2396 | ||
2397 | static void set_fmr_seg(struct mlx4_wqe_fmr_seg *fseg, struct ib_send_wr *wr) | |
2398 | { | |
2399 | struct mlx4_ib_fast_reg_page_list *mfrpl = to_mfrpl(wr->wr.fast_reg.page_list); | |
29bdc883 VS |
2400 | int i; |
2401 | ||
2402 | for (i = 0; i < wr->wr.fast_reg.page_list_len; ++i) | |
2b6b7d4b | 2403 | mfrpl->mapped_page_list[i] = |
29bdc883 VS |
2404 | cpu_to_be64(wr->wr.fast_reg.page_list->page_list[i] | |
2405 | MLX4_MTT_FLAG_PRESENT); | |
95d04f07 RD |
2406 | |
2407 | fseg->flags = convert_access(wr->wr.fast_reg.access_flags); | |
2408 | fseg->mem_key = cpu_to_be32(wr->wr.fast_reg.rkey); | |
2409 | fseg->buf_list = cpu_to_be64(mfrpl->map); | |
2410 | fseg->start_addr = cpu_to_be64(wr->wr.fast_reg.iova_start); | |
2411 | fseg->reg_len = cpu_to_be64(wr->wr.fast_reg.length); | |
2412 | fseg->offset = 0; /* XXX -- is this just for ZBVA? */ | |
2413 | fseg->page_size = cpu_to_be32(wr->wr.fast_reg.page_shift); | |
2414 | fseg->reserved[0] = 0; | |
2415 | fseg->reserved[1] = 0; | |
2416 | } | |
2417 | ||
6ff63e19 SM |
2418 | static void set_bind_seg(struct mlx4_wqe_bind_seg *bseg, struct ib_send_wr *wr) |
2419 | { | |
2420 | bseg->flags1 = | |
2421 | convert_access(wr->wr.bind_mw.bind_info.mw_access_flags) & | |
2422 | cpu_to_be32(MLX4_WQE_FMR_AND_BIND_PERM_REMOTE_READ | | |
2423 | MLX4_WQE_FMR_AND_BIND_PERM_REMOTE_WRITE | | |
2424 | MLX4_WQE_FMR_AND_BIND_PERM_ATOMIC); | |
2425 | bseg->flags2 = 0; | |
2426 | if (wr->wr.bind_mw.mw->type == IB_MW_TYPE_2) | |
2427 | bseg->flags2 |= cpu_to_be32(MLX4_WQE_BIND_TYPE_2); | |
2428 | if (wr->wr.bind_mw.bind_info.mw_access_flags & IB_ZERO_BASED) | |
2429 | bseg->flags2 |= cpu_to_be32(MLX4_WQE_BIND_ZERO_BASED); | |
2430 | bseg->new_rkey = cpu_to_be32(wr->wr.bind_mw.rkey); | |
2431 | bseg->lkey = cpu_to_be32(wr->wr.bind_mw.bind_info.mr->lkey); | |
2432 | bseg->addr = cpu_to_be64(wr->wr.bind_mw.bind_info.addr); | |
2433 | bseg->length = cpu_to_be64(wr->wr.bind_mw.bind_info.length); | |
2434 | } | |
2435 | ||
95d04f07 RD |
2436 | static void set_local_inv_seg(struct mlx4_wqe_local_inval_seg *iseg, u32 rkey) |
2437 | { | |
aee38fad SM |
2438 | memset(iseg, 0, sizeof(*iseg)); |
2439 | iseg->mem_key = cpu_to_be32(rkey); | |
95d04f07 RD |
2440 | } |
2441 | ||
0fbfa6a9 RD |
2442 | static __always_inline void set_raddr_seg(struct mlx4_wqe_raddr_seg *rseg, |
2443 | u64 remote_addr, u32 rkey) | |
2444 | { | |
2445 | rseg->raddr = cpu_to_be64(remote_addr); | |
2446 | rseg->rkey = cpu_to_be32(rkey); | |
2447 | rseg->reserved = 0; | |
2448 | } | |
2449 | ||
2450 | static void set_atomic_seg(struct mlx4_wqe_atomic_seg *aseg, struct ib_send_wr *wr) | |
2451 | { | |
2452 | if (wr->opcode == IB_WR_ATOMIC_CMP_AND_SWP) { | |
2453 | aseg->swap_add = cpu_to_be64(wr->wr.atomic.swap); | |
2454 | aseg->compare = cpu_to_be64(wr->wr.atomic.compare_add); | |
6fa8f719 VS |
2455 | } else if (wr->opcode == IB_WR_MASKED_ATOMIC_FETCH_AND_ADD) { |
2456 | aseg->swap_add = cpu_to_be64(wr->wr.atomic.compare_add); | |
2457 | aseg->compare = cpu_to_be64(wr->wr.atomic.compare_add_mask); | |
0fbfa6a9 RD |
2458 | } else { |
2459 | aseg->swap_add = cpu_to_be64(wr->wr.atomic.compare_add); | |
2460 | aseg->compare = 0; | |
2461 | } | |
2462 | ||
2463 | } | |
2464 | ||
6fa8f719 VS |
2465 | static void set_masked_atomic_seg(struct mlx4_wqe_masked_atomic_seg *aseg, |
2466 | struct ib_send_wr *wr) | |
2467 | { | |
2468 | aseg->swap_add = cpu_to_be64(wr->wr.atomic.swap); | |
2469 | aseg->swap_add_mask = cpu_to_be64(wr->wr.atomic.swap_mask); | |
2470 | aseg->compare = cpu_to_be64(wr->wr.atomic.compare_add); | |
2471 | aseg->compare_mask = cpu_to_be64(wr->wr.atomic.compare_add_mask); | |
2472 | } | |
2473 | ||
0fbfa6a9 | 2474 | static void set_datagram_seg(struct mlx4_wqe_datagram_seg *dseg, |
80a2dcd8 | 2475 | struct ib_send_wr *wr) |
0fbfa6a9 RD |
2476 | { |
2477 | memcpy(dseg->av, &to_mah(wr->wr.ud.ah)->av, sizeof (struct mlx4_av)); | |
2478 | dseg->dqpn = cpu_to_be32(wr->wr.ud.remote_qpn); | |
2479 | dseg->qkey = cpu_to_be32(wr->wr.ud.remote_qkey); | |
fa417f7b EC |
2480 | dseg->vlan = to_mah(wr->wr.ud.ah)->av.eth.vlan; |
2481 | memcpy(dseg->mac, to_mah(wr->wr.ud.ah)->av.eth.mac, 6); | |
0fbfa6a9 RD |
2482 | } |
2483 | ||
1ffeb2eb JM |
2484 | static void set_tunnel_datagram_seg(struct mlx4_ib_dev *dev, |
2485 | struct mlx4_wqe_datagram_seg *dseg, | |
97982f5a JM |
2486 | struct ib_send_wr *wr, |
2487 | enum mlx4_ib_qp_type qpt) | |
1ffeb2eb JM |
2488 | { |
2489 | union mlx4_ext_av *av = &to_mah(wr->wr.ud.ah)->av; | |
2490 | struct mlx4_av sqp_av = {0}; | |
2491 | int port = *((u8 *) &av->ib.port_pd) & 0x3; | |
2492 | ||
2493 | /* force loopback */ | |
2494 | sqp_av.port_pd = av->ib.port_pd | cpu_to_be32(0x80000000); | |
2495 | sqp_av.g_slid = av->ib.g_slid & 0x7f; /* no GRH */ | |
2496 | sqp_av.sl_tclass_flowlabel = av->ib.sl_tclass_flowlabel & | |
2497 | cpu_to_be32(0xf0000000); | |
2498 | ||
2499 | memcpy(dseg->av, &sqp_av, sizeof (struct mlx4_av)); | |
97982f5a JM |
2500 | if (qpt == MLX4_IB_QPT_PROXY_GSI) |
2501 | dseg->dqpn = cpu_to_be32(dev->dev->caps.qp1_tunnel[port - 1]); | |
2502 | else | |
2503 | dseg->dqpn = cpu_to_be32(dev->dev->caps.qp0_tunnel[port - 1]); | |
47605df9 JM |
2504 | /* Use QKEY from the QP context, which is set by master */ |
2505 | dseg->qkey = cpu_to_be32(IB_QP_SET_QKEY); | |
1ffeb2eb JM |
2506 | } |
2507 | ||
2508 | static void build_tunnel_header(struct ib_send_wr *wr, void *wqe, unsigned *mlx_seg_len) | |
2509 | { | |
2510 | struct mlx4_wqe_inline_seg *inl = wqe; | |
2511 | struct mlx4_ib_tunnel_header hdr; | |
2512 | struct mlx4_ib_ah *ah = to_mah(wr->wr.ud.ah); | |
2513 | int spc; | |
2514 | int i; | |
2515 | ||
2516 | memcpy(&hdr.av, &ah->av, sizeof hdr.av); | |
2517 | hdr.remote_qpn = cpu_to_be32(wr->wr.ud.remote_qpn); | |
2518 | hdr.pkey_index = cpu_to_be16(wr->wr.ud.pkey_index); | |
2519 | hdr.qkey = cpu_to_be32(wr->wr.ud.remote_qkey); | |
5ea8bbfc JM |
2520 | memcpy(hdr.mac, ah->av.eth.mac, 6); |
2521 | hdr.vlan = ah->av.eth.vlan; | |
1ffeb2eb JM |
2522 | |
2523 | spc = MLX4_INLINE_ALIGN - | |
2524 | ((unsigned long) (inl + 1) & (MLX4_INLINE_ALIGN - 1)); | |
2525 | if (sizeof (hdr) <= spc) { | |
2526 | memcpy(inl + 1, &hdr, sizeof (hdr)); | |
2527 | wmb(); | |
2528 | inl->byte_count = cpu_to_be32(1 << 31 | sizeof (hdr)); | |
2529 | i = 1; | |
2530 | } else { | |
2531 | memcpy(inl + 1, &hdr, spc); | |
2532 | wmb(); | |
2533 | inl->byte_count = cpu_to_be32(1 << 31 | spc); | |
2534 | ||
2535 | inl = (void *) (inl + 1) + spc; | |
2536 | memcpy(inl + 1, (void *) &hdr + spc, sizeof (hdr) - spc); | |
2537 | wmb(); | |
2538 | inl->byte_count = cpu_to_be32(1 << 31 | (sizeof (hdr) - spc)); | |
2539 | i = 2; | |
2540 | } | |
2541 | ||
2542 | *mlx_seg_len = | |
2543 | ALIGN(i * sizeof (struct mlx4_wqe_inline_seg) + sizeof (hdr), 16); | |
2544 | } | |
2545 | ||
6e694ea3 JM |
2546 | static void set_mlx_icrc_seg(void *dseg) |
2547 | { | |
2548 | u32 *t = dseg; | |
2549 | struct mlx4_wqe_inline_seg *iseg = dseg; | |
2550 | ||
2551 | t[1] = 0; | |
2552 | ||
2553 | /* | |
2554 | * Need a barrier here before writing the byte_count field to | |
2555 | * make sure that all the data is visible before the | |
2556 | * byte_count field is set. Otherwise, if the segment begins | |
2557 | * a new cacheline, the HCA prefetcher could grab the 64-byte | |
2558 | * chunk and get a valid (!= * 0xffffffff) byte count but | |
2559 | * stale data, and end up sending the wrong data. | |
2560 | */ | |
2561 | wmb(); | |
2562 | ||
2563 | iseg->byte_count = cpu_to_be32((1 << 31) | 4); | |
2564 | } | |
2565 | ||
2566 | static void set_data_seg(struct mlx4_wqe_data_seg *dseg, struct ib_sge *sg) | |
d420d9e3 | 2567 | { |
d420d9e3 RD |
2568 | dseg->lkey = cpu_to_be32(sg->lkey); |
2569 | dseg->addr = cpu_to_be64(sg->addr); | |
6e694ea3 JM |
2570 | |
2571 | /* | |
2572 | * Need a barrier here before writing the byte_count field to | |
2573 | * make sure that all the data is visible before the | |
2574 | * byte_count field is set. Otherwise, if the segment begins | |
2575 | * a new cacheline, the HCA prefetcher could grab the 64-byte | |
2576 | * chunk and get a valid (!= * 0xffffffff) byte count but | |
2577 | * stale data, and end up sending the wrong data. | |
2578 | */ | |
2579 | wmb(); | |
2580 | ||
2581 | dseg->byte_count = cpu_to_be32(sg->length); | |
d420d9e3 RD |
2582 | } |
2583 | ||
2242fa4f RD |
2584 | static void __set_data_seg(struct mlx4_wqe_data_seg *dseg, struct ib_sge *sg) |
2585 | { | |
2586 | dseg->byte_count = cpu_to_be32(sg->length); | |
2587 | dseg->lkey = cpu_to_be32(sg->lkey); | |
2588 | dseg->addr = cpu_to_be64(sg->addr); | |
2589 | } | |
2590 | ||
47b37475 | 2591 | static int build_lso_seg(struct mlx4_wqe_lso_seg *wqe, struct ib_send_wr *wr, |
0fd7e1d8 | 2592 | struct mlx4_ib_qp *qp, unsigned *lso_seg_len, |
417608c2 | 2593 | __be32 *lso_hdr_sz, __be32 *blh) |
b832be1e EC |
2594 | { |
2595 | unsigned halign = ALIGN(sizeof *wqe + wr->wr.ud.hlen, 16); | |
2596 | ||
417608c2 EC |
2597 | if (unlikely(halign > MLX4_IB_CACHE_LINE_SIZE)) |
2598 | *blh = cpu_to_be32(1 << 6); | |
b832be1e EC |
2599 | |
2600 | if (unlikely(!(qp->flags & MLX4_IB_QP_LSO) && | |
2601 | wr->num_sge > qp->sq.max_gs - (halign >> 4))) | |
2602 | return -EINVAL; | |
2603 | ||
2604 | memcpy(wqe->header, wr->wr.ud.header, wr->wr.ud.hlen); | |
2605 | ||
0fd7e1d8 RD |
2606 | *lso_hdr_sz = cpu_to_be32((wr->wr.ud.mss - wr->wr.ud.hlen) << 16 | |
2607 | wr->wr.ud.hlen); | |
b832be1e EC |
2608 | *lso_seg_len = halign; |
2609 | return 0; | |
2610 | } | |
2611 | ||
95d04f07 RD |
2612 | static __be32 send_ieth(struct ib_send_wr *wr) |
2613 | { | |
2614 | switch (wr->opcode) { | |
2615 | case IB_WR_SEND_WITH_IMM: | |
2616 | case IB_WR_RDMA_WRITE_WITH_IMM: | |
2617 | return wr->ex.imm_data; | |
2618 | ||
2619 | case IB_WR_SEND_WITH_INV: | |
2620 | return cpu_to_be32(wr->ex.invalidate_rkey); | |
2621 | ||
2622 | default: | |
2623 | return 0; | |
2624 | } | |
2625 | } | |
2626 | ||
1ffeb2eb JM |
2627 | static void add_zero_len_inline(void *wqe) |
2628 | { | |
2629 | struct mlx4_wqe_inline_seg *inl = wqe; | |
2630 | memset(wqe, 0, 16); | |
2631 | inl->byte_count = cpu_to_be32(1 << 31); | |
2632 | } | |
2633 | ||
225c7b1f RD |
2634 | int mlx4_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr, |
2635 | struct ib_send_wr **bad_wr) | |
2636 | { | |
2637 | struct mlx4_ib_qp *qp = to_mqp(ibqp); | |
2638 | void *wqe; | |
2639 | struct mlx4_wqe_ctrl_seg *ctrl; | |
6e694ea3 | 2640 | struct mlx4_wqe_data_seg *dseg; |
225c7b1f RD |
2641 | unsigned long flags; |
2642 | int nreq; | |
2643 | int err = 0; | |
ea54b10c JM |
2644 | unsigned ind; |
2645 | int uninitialized_var(stamp); | |
2646 | int uninitialized_var(size); | |
a3d8e159 | 2647 | unsigned uninitialized_var(seglen); |
0fd7e1d8 RD |
2648 | __be32 dummy; |
2649 | __be32 *lso_wqe; | |
2650 | __be32 uninitialized_var(lso_hdr_sz); | |
417608c2 | 2651 | __be32 blh; |
225c7b1f | 2652 | int i; |
35f05dab | 2653 | struct mlx4_ib_dev *mdev = to_mdev(ibqp->device); |
225c7b1f | 2654 | |
96db0e03 | 2655 | spin_lock_irqsave(&qp->sq.lock, flags); |
35f05dab YH |
2656 | if (mdev->dev->persist->state & MLX4_DEVICE_STATE_INTERNAL_ERROR) { |
2657 | err = -EIO; | |
2658 | *bad_wr = wr; | |
2659 | nreq = 0; | |
2660 | goto out; | |
2661 | } | |
225c7b1f | 2662 | |
ea54b10c | 2663 | ind = qp->sq_next_wqe; |
225c7b1f RD |
2664 | |
2665 | for (nreq = 0; wr; ++nreq, wr = wr->next) { | |
0fd7e1d8 | 2666 | lso_wqe = &dummy; |
417608c2 | 2667 | blh = 0; |
0fd7e1d8 | 2668 | |
225c7b1f RD |
2669 | if (mlx4_wq_overflow(&qp->sq, nreq, qp->ibqp.send_cq)) { |
2670 | err = -ENOMEM; | |
2671 | *bad_wr = wr; | |
2672 | goto out; | |
2673 | } | |
2674 | ||
2675 | if (unlikely(wr->num_sge > qp->sq.max_gs)) { | |
2676 | err = -EINVAL; | |
2677 | *bad_wr = wr; | |
2678 | goto out; | |
2679 | } | |
2680 | ||
0e6e7416 | 2681 | ctrl = wqe = get_send_wqe(qp, ind & (qp->sq.wqe_cnt - 1)); |
ea54b10c | 2682 | qp->sq.wrid[(qp->sq.head + nreq) & (qp->sq.wqe_cnt - 1)] = wr->wr_id; |
225c7b1f RD |
2683 | |
2684 | ctrl->srcrb_flags = | |
2685 | (wr->send_flags & IB_SEND_SIGNALED ? | |
2686 | cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE) : 0) | | |
2687 | (wr->send_flags & IB_SEND_SOLICITED ? | |
2688 | cpu_to_be32(MLX4_WQE_CTRL_SOLICITED) : 0) | | |
8ff095ec EC |
2689 | ((wr->send_flags & IB_SEND_IP_CSUM) ? |
2690 | cpu_to_be32(MLX4_WQE_CTRL_IP_CSUM | | |
2691 | MLX4_WQE_CTRL_TCP_UDP_CSUM) : 0) | | |
225c7b1f RD |
2692 | qp->sq_signal_bits; |
2693 | ||
95d04f07 | 2694 | ctrl->imm = send_ieth(wr); |
225c7b1f RD |
2695 | |
2696 | wqe += sizeof *ctrl; | |
2697 | size = sizeof *ctrl / 16; | |
2698 | ||
1ffeb2eb JM |
2699 | switch (qp->mlx4_ib_qp_type) { |
2700 | case MLX4_IB_QPT_RC: | |
2701 | case MLX4_IB_QPT_UC: | |
225c7b1f RD |
2702 | switch (wr->opcode) { |
2703 | case IB_WR_ATOMIC_CMP_AND_SWP: | |
2704 | case IB_WR_ATOMIC_FETCH_AND_ADD: | |
6fa8f719 | 2705 | case IB_WR_MASKED_ATOMIC_FETCH_AND_ADD: |
0fbfa6a9 RD |
2706 | set_raddr_seg(wqe, wr->wr.atomic.remote_addr, |
2707 | wr->wr.atomic.rkey); | |
225c7b1f RD |
2708 | wqe += sizeof (struct mlx4_wqe_raddr_seg); |
2709 | ||
0fbfa6a9 | 2710 | set_atomic_seg(wqe, wr); |
225c7b1f | 2711 | wqe += sizeof (struct mlx4_wqe_atomic_seg); |
0fbfa6a9 | 2712 | |
225c7b1f RD |
2713 | size += (sizeof (struct mlx4_wqe_raddr_seg) + |
2714 | sizeof (struct mlx4_wqe_atomic_seg)) / 16; | |
6fa8f719 VS |
2715 | |
2716 | break; | |
2717 | ||
2718 | case IB_WR_MASKED_ATOMIC_CMP_AND_SWP: | |
2719 | set_raddr_seg(wqe, wr->wr.atomic.remote_addr, | |
2720 | wr->wr.atomic.rkey); | |
2721 | wqe += sizeof (struct mlx4_wqe_raddr_seg); | |
2722 | ||
2723 | set_masked_atomic_seg(wqe, wr); | |
2724 | wqe += sizeof (struct mlx4_wqe_masked_atomic_seg); | |
2725 | ||
2726 | size += (sizeof (struct mlx4_wqe_raddr_seg) + | |
2727 | sizeof (struct mlx4_wqe_masked_atomic_seg)) / 16; | |
225c7b1f RD |
2728 | |
2729 | break; | |
2730 | ||
2731 | case IB_WR_RDMA_READ: | |
2732 | case IB_WR_RDMA_WRITE: | |
2733 | case IB_WR_RDMA_WRITE_WITH_IMM: | |
0fbfa6a9 RD |
2734 | set_raddr_seg(wqe, wr->wr.rdma.remote_addr, |
2735 | wr->wr.rdma.rkey); | |
225c7b1f RD |
2736 | wqe += sizeof (struct mlx4_wqe_raddr_seg); |
2737 | size += sizeof (struct mlx4_wqe_raddr_seg) / 16; | |
225c7b1f | 2738 | break; |
95d04f07 RD |
2739 | |
2740 | case IB_WR_LOCAL_INV: | |
2ac6bf4d JM |
2741 | ctrl->srcrb_flags |= |
2742 | cpu_to_be32(MLX4_WQE_CTRL_STRONG_ORDER); | |
95d04f07 RD |
2743 | set_local_inv_seg(wqe, wr->ex.invalidate_rkey); |
2744 | wqe += sizeof (struct mlx4_wqe_local_inval_seg); | |
2745 | size += sizeof (struct mlx4_wqe_local_inval_seg) / 16; | |
2746 | break; | |
2747 | ||
2748 | case IB_WR_FAST_REG_MR: | |
2ac6bf4d JM |
2749 | ctrl->srcrb_flags |= |
2750 | cpu_to_be32(MLX4_WQE_CTRL_STRONG_ORDER); | |
95d04f07 RD |
2751 | set_fmr_seg(wqe, wr); |
2752 | wqe += sizeof (struct mlx4_wqe_fmr_seg); | |
2753 | size += sizeof (struct mlx4_wqe_fmr_seg) / 16; | |
2754 | break; | |
225c7b1f | 2755 | |
6ff63e19 SM |
2756 | case IB_WR_BIND_MW: |
2757 | ctrl->srcrb_flags |= | |
2758 | cpu_to_be32(MLX4_WQE_CTRL_STRONG_ORDER); | |
2759 | set_bind_seg(wqe, wr); | |
2760 | wqe += sizeof(struct mlx4_wqe_bind_seg); | |
2761 | size += sizeof(struct mlx4_wqe_bind_seg) / 16; | |
2762 | break; | |
225c7b1f RD |
2763 | default: |
2764 | /* No extra segments required for sends */ | |
2765 | break; | |
2766 | } | |
2767 | break; | |
2768 | ||
1ffeb2eb JM |
2769 | case MLX4_IB_QPT_TUN_SMI_OWNER: |
2770 | err = build_sriov_qp0_header(to_msqp(qp), wr, ctrl, &seglen); | |
2771 | if (unlikely(err)) { | |
2772 | *bad_wr = wr; | |
2773 | goto out; | |
2774 | } | |
2775 | wqe += seglen; | |
2776 | size += seglen / 16; | |
2777 | break; | |
2778 | case MLX4_IB_QPT_TUN_SMI: | |
2779 | case MLX4_IB_QPT_TUN_GSI: | |
2780 | /* this is a UD qp used in MAD responses to slaves. */ | |
2781 | set_datagram_seg(wqe, wr); | |
2782 | /* set the forced-loopback bit in the data seg av */ | |
2783 | *(__be32 *) wqe |= cpu_to_be32(0x80000000); | |
2784 | wqe += sizeof (struct mlx4_wqe_datagram_seg); | |
2785 | size += sizeof (struct mlx4_wqe_datagram_seg) / 16; | |
2786 | break; | |
2787 | case MLX4_IB_QPT_UD: | |
80a2dcd8 | 2788 | set_datagram_seg(wqe, wr); |
225c7b1f RD |
2789 | wqe += sizeof (struct mlx4_wqe_datagram_seg); |
2790 | size += sizeof (struct mlx4_wqe_datagram_seg) / 16; | |
b832be1e EC |
2791 | |
2792 | if (wr->opcode == IB_WR_LSO) { | |
417608c2 | 2793 | err = build_lso_seg(wqe, wr, qp, &seglen, &lso_hdr_sz, &blh); |
b832be1e EC |
2794 | if (unlikely(err)) { |
2795 | *bad_wr = wr; | |
2796 | goto out; | |
2797 | } | |
0fd7e1d8 | 2798 | lso_wqe = (__be32 *) wqe; |
b832be1e EC |
2799 | wqe += seglen; |
2800 | size += seglen / 16; | |
2801 | } | |
225c7b1f RD |
2802 | break; |
2803 | ||
1ffeb2eb | 2804 | case MLX4_IB_QPT_PROXY_SMI_OWNER: |
1ffeb2eb JM |
2805 | err = build_sriov_qp0_header(to_msqp(qp), wr, ctrl, &seglen); |
2806 | if (unlikely(err)) { | |
2807 | *bad_wr = wr; | |
2808 | goto out; | |
2809 | } | |
2810 | wqe += seglen; | |
2811 | size += seglen / 16; | |
2812 | /* to start tunnel header on a cache-line boundary */ | |
2813 | add_zero_len_inline(wqe); | |
2814 | wqe += 16; | |
2815 | size++; | |
2816 | build_tunnel_header(wr, wqe, &seglen); | |
2817 | wqe += seglen; | |
2818 | size += seglen / 16; | |
2819 | break; | |
2820 | case MLX4_IB_QPT_PROXY_SMI: | |
1ffeb2eb JM |
2821 | case MLX4_IB_QPT_PROXY_GSI: |
2822 | /* If we are tunneling special qps, this is a UD qp. | |
2823 | * In this case we first add a UD segment targeting | |
2824 | * the tunnel qp, and then add a header with address | |
2825 | * information */ | |
97982f5a JM |
2826 | set_tunnel_datagram_seg(to_mdev(ibqp->device), wqe, wr, |
2827 | qp->mlx4_ib_qp_type); | |
1ffeb2eb JM |
2828 | wqe += sizeof (struct mlx4_wqe_datagram_seg); |
2829 | size += sizeof (struct mlx4_wqe_datagram_seg) / 16; | |
2830 | build_tunnel_header(wr, wqe, &seglen); | |
2831 | wqe += seglen; | |
2832 | size += seglen / 16; | |
2833 | break; | |
2834 | ||
2835 | case MLX4_IB_QPT_SMI: | |
2836 | case MLX4_IB_QPT_GSI: | |
f438000f RD |
2837 | err = build_mlx_header(to_msqp(qp), wr, ctrl, &seglen); |
2838 | if (unlikely(err)) { | |
225c7b1f RD |
2839 | *bad_wr = wr; |
2840 | goto out; | |
2841 | } | |
f438000f RD |
2842 | wqe += seglen; |
2843 | size += seglen / 16; | |
225c7b1f RD |
2844 | break; |
2845 | ||
2846 | default: | |
2847 | break; | |
2848 | } | |
2849 | ||
6e694ea3 JM |
2850 | /* |
2851 | * Write data segments in reverse order, so as to | |
2852 | * overwrite cacheline stamp last within each | |
2853 | * cacheline. This avoids issues with WQE | |
2854 | * prefetching. | |
2855 | */ | |
225c7b1f | 2856 | |
6e694ea3 JM |
2857 | dseg = wqe; |
2858 | dseg += wr->num_sge - 1; | |
2859 | size += wr->num_sge * (sizeof (struct mlx4_wqe_data_seg) / 16); | |
225c7b1f RD |
2860 | |
2861 | /* Add one more inline data segment for ICRC for MLX sends */ | |
1ffeb2eb JM |
2862 | if (unlikely(qp->mlx4_ib_qp_type == MLX4_IB_QPT_SMI || |
2863 | qp->mlx4_ib_qp_type == MLX4_IB_QPT_GSI || | |
2864 | qp->mlx4_ib_qp_type & | |
2865 | (MLX4_IB_QPT_PROXY_SMI_OWNER | MLX4_IB_QPT_TUN_SMI_OWNER))) { | |
6e694ea3 | 2866 | set_mlx_icrc_seg(dseg + 1); |
225c7b1f RD |
2867 | size += sizeof (struct mlx4_wqe_data_seg) / 16; |
2868 | } | |
2869 | ||
6e694ea3 JM |
2870 | for (i = wr->num_sge - 1; i >= 0; --i, --dseg) |
2871 | set_data_seg(dseg, wr->sg_list + i); | |
2872 | ||
0fd7e1d8 RD |
2873 | /* |
2874 | * Possibly overwrite stamping in cacheline with LSO | |
2875 | * segment only after making sure all data segments | |
2876 | * are written. | |
2877 | */ | |
2878 | wmb(); | |
2879 | *lso_wqe = lso_hdr_sz; | |
2880 | ||
225c7b1f RD |
2881 | ctrl->fence_size = (wr->send_flags & IB_SEND_FENCE ? |
2882 | MLX4_WQE_CTRL_FENCE : 0) | size; | |
2883 | ||
2884 | /* | |
2885 | * Make sure descriptor is fully written before | |
2886 | * setting ownership bit (because HW can start | |
2887 | * executing as soon as we do). | |
2888 | */ | |
2889 | wmb(); | |
2890 | ||
59b0ed12 | 2891 | if (wr->opcode < 0 || wr->opcode >= ARRAY_SIZE(mlx4_ib_opcode)) { |
4ba6b8ea | 2892 | *bad_wr = wr; |
225c7b1f RD |
2893 | err = -EINVAL; |
2894 | goto out; | |
2895 | } | |
2896 | ||
2897 | ctrl->owner_opcode = mlx4_ib_opcode[wr->opcode] | | |
417608c2 | 2898 | (ind & qp->sq.wqe_cnt ? cpu_to_be32(1 << 31) : 0) | blh; |
0e6e7416 | 2899 | |
ea54b10c JM |
2900 | stamp = ind + qp->sq_spare_wqes; |
2901 | ind += DIV_ROUND_UP(size * 16, 1U << qp->sq.wqe_shift); | |
2902 | ||
0e6e7416 RD |
2903 | /* |
2904 | * We can improve latency by not stamping the last | |
2905 | * send queue WQE until after ringing the doorbell, so | |
2906 | * only stamp here if there are still more WQEs to post. | |
ea54b10c JM |
2907 | * |
2908 | * Same optimization applies to padding with NOP wqe | |
2909 | * in case of WQE shrinking (used to prevent wrap-around | |
2910 | * in the middle of WR). | |
0e6e7416 | 2911 | */ |
ea54b10c JM |
2912 | if (wr->next) { |
2913 | stamp_send_wqe(qp, stamp, size * 16); | |
2914 | ind = pad_wraparound(qp, ind); | |
2915 | } | |
225c7b1f RD |
2916 | } |
2917 | ||
2918 | out: | |
2919 | if (likely(nreq)) { | |
2920 | qp->sq.head += nreq; | |
2921 | ||
2922 | /* | |
2923 | * Make sure that descriptors are written before | |
2924 | * doorbell record. | |
2925 | */ | |
2926 | wmb(); | |
2927 | ||
2928 | writel(qp->doorbell_qpn, | |
2929 | to_mdev(ibqp->device)->uar_map + MLX4_SEND_DOORBELL); | |
2930 | ||
2931 | /* | |
2932 | * Make sure doorbells don't leak out of SQ spinlock | |
2933 | * and reach the HCA out of order. | |
2934 | */ | |
2935 | mmiowb(); | |
0e6e7416 | 2936 | |
ea54b10c JM |
2937 | stamp_send_wqe(qp, stamp, size * 16); |
2938 | ||
2939 | ind = pad_wraparound(qp, ind); | |
2940 | qp->sq_next_wqe = ind; | |
225c7b1f RD |
2941 | } |
2942 | ||
96db0e03 | 2943 | spin_unlock_irqrestore(&qp->sq.lock, flags); |
225c7b1f RD |
2944 | |
2945 | return err; | |
2946 | } | |
2947 | ||
2948 | int mlx4_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr, | |
2949 | struct ib_recv_wr **bad_wr) | |
2950 | { | |
2951 | struct mlx4_ib_qp *qp = to_mqp(ibqp); | |
2952 | struct mlx4_wqe_data_seg *scat; | |
2953 | unsigned long flags; | |
2954 | int err = 0; | |
2955 | int nreq; | |
2956 | int ind; | |
1ffeb2eb | 2957 | int max_gs; |
225c7b1f | 2958 | int i; |
35f05dab | 2959 | struct mlx4_ib_dev *mdev = to_mdev(ibqp->device); |
225c7b1f | 2960 | |
1ffeb2eb | 2961 | max_gs = qp->rq.max_gs; |
225c7b1f RD |
2962 | spin_lock_irqsave(&qp->rq.lock, flags); |
2963 | ||
35f05dab YH |
2964 | if (mdev->dev->persist->state & MLX4_DEVICE_STATE_INTERNAL_ERROR) { |
2965 | err = -EIO; | |
2966 | *bad_wr = wr; | |
2967 | nreq = 0; | |
2968 | goto out; | |
2969 | } | |
2970 | ||
0e6e7416 | 2971 | ind = qp->rq.head & (qp->rq.wqe_cnt - 1); |
225c7b1f RD |
2972 | |
2973 | for (nreq = 0; wr; ++nreq, wr = wr->next) { | |
2b946077 | 2974 | if (mlx4_wq_overflow(&qp->rq, nreq, qp->ibqp.recv_cq)) { |
225c7b1f RD |
2975 | err = -ENOMEM; |
2976 | *bad_wr = wr; | |
2977 | goto out; | |
2978 | } | |
2979 | ||
2980 | if (unlikely(wr->num_sge > qp->rq.max_gs)) { | |
2981 | err = -EINVAL; | |
2982 | *bad_wr = wr; | |
2983 | goto out; | |
2984 | } | |
2985 | ||
2986 | scat = get_recv_wqe(qp, ind); | |
2987 | ||
1ffeb2eb JM |
2988 | if (qp->mlx4_ib_qp_type & (MLX4_IB_QPT_PROXY_SMI_OWNER | |
2989 | MLX4_IB_QPT_PROXY_SMI | MLX4_IB_QPT_PROXY_GSI)) { | |
2990 | ib_dma_sync_single_for_device(ibqp->device, | |
2991 | qp->sqp_proxy_rcv[ind].map, | |
2992 | sizeof (struct mlx4_ib_proxy_sqp_hdr), | |
2993 | DMA_FROM_DEVICE); | |
2994 | scat->byte_count = | |
2995 | cpu_to_be32(sizeof (struct mlx4_ib_proxy_sqp_hdr)); | |
2996 | /* use dma lkey from upper layer entry */ | |
2997 | scat->lkey = cpu_to_be32(wr->sg_list->lkey); | |
2998 | scat->addr = cpu_to_be64(qp->sqp_proxy_rcv[ind].map); | |
2999 | scat++; | |
3000 | max_gs--; | |
3001 | } | |
3002 | ||
2242fa4f RD |
3003 | for (i = 0; i < wr->num_sge; ++i) |
3004 | __set_data_seg(scat + i, wr->sg_list + i); | |
225c7b1f | 3005 | |
1ffeb2eb | 3006 | if (i < max_gs) { |
225c7b1f RD |
3007 | scat[i].byte_count = 0; |
3008 | scat[i].lkey = cpu_to_be32(MLX4_INVALID_LKEY); | |
3009 | scat[i].addr = 0; | |
3010 | } | |
3011 | ||
3012 | qp->rq.wrid[ind] = wr->wr_id; | |
3013 | ||
0e6e7416 | 3014 | ind = (ind + 1) & (qp->rq.wqe_cnt - 1); |
225c7b1f RD |
3015 | } |
3016 | ||
3017 | out: | |
3018 | if (likely(nreq)) { | |
3019 | qp->rq.head += nreq; | |
3020 | ||
3021 | /* | |
3022 | * Make sure that descriptors are written before | |
3023 | * doorbell record. | |
3024 | */ | |
3025 | wmb(); | |
3026 | ||
3027 | *qp->db.db = cpu_to_be32(qp->rq.head & 0xffff); | |
3028 | } | |
3029 | ||
3030 | spin_unlock_irqrestore(&qp->rq.lock, flags); | |
3031 | ||
3032 | return err; | |
3033 | } | |
6a775e2b JM |
3034 | |
3035 | static inline enum ib_qp_state to_ib_qp_state(enum mlx4_qp_state mlx4_state) | |
3036 | { | |
3037 | switch (mlx4_state) { | |
3038 | case MLX4_QP_STATE_RST: return IB_QPS_RESET; | |
3039 | case MLX4_QP_STATE_INIT: return IB_QPS_INIT; | |
3040 | case MLX4_QP_STATE_RTR: return IB_QPS_RTR; | |
3041 | case MLX4_QP_STATE_RTS: return IB_QPS_RTS; | |
3042 | case MLX4_QP_STATE_SQ_DRAINING: | |
3043 | case MLX4_QP_STATE_SQD: return IB_QPS_SQD; | |
3044 | case MLX4_QP_STATE_SQER: return IB_QPS_SQE; | |
3045 | case MLX4_QP_STATE_ERR: return IB_QPS_ERR; | |
3046 | default: return -1; | |
3047 | } | |
3048 | } | |
3049 | ||
3050 | static inline enum ib_mig_state to_ib_mig_state(int mlx4_mig_state) | |
3051 | { | |
3052 | switch (mlx4_mig_state) { | |
3053 | case MLX4_QP_PM_ARMED: return IB_MIG_ARMED; | |
3054 | case MLX4_QP_PM_REARM: return IB_MIG_REARM; | |
3055 | case MLX4_QP_PM_MIGRATED: return IB_MIG_MIGRATED; | |
3056 | default: return -1; | |
3057 | } | |
3058 | } | |
3059 | ||
3060 | static int to_ib_qp_access_flags(int mlx4_flags) | |
3061 | { | |
3062 | int ib_flags = 0; | |
3063 | ||
3064 | if (mlx4_flags & MLX4_QP_BIT_RRE) | |
3065 | ib_flags |= IB_ACCESS_REMOTE_READ; | |
3066 | if (mlx4_flags & MLX4_QP_BIT_RWE) | |
3067 | ib_flags |= IB_ACCESS_REMOTE_WRITE; | |
3068 | if (mlx4_flags & MLX4_QP_BIT_RAE) | |
3069 | ib_flags |= IB_ACCESS_REMOTE_ATOMIC; | |
3070 | ||
3071 | return ib_flags; | |
3072 | } | |
3073 | ||
4c3eb3ca | 3074 | static void to_ib_ah_attr(struct mlx4_ib_dev *ibdev, struct ib_ah_attr *ib_ah_attr, |
6a775e2b JM |
3075 | struct mlx4_qp_path *path) |
3076 | { | |
4c3eb3ca EC |
3077 | struct mlx4_dev *dev = ibdev->dev; |
3078 | int is_eth; | |
3079 | ||
8fcea95a | 3080 | memset(ib_ah_attr, 0, sizeof *ib_ah_attr); |
6a775e2b JM |
3081 | ib_ah_attr->port_num = path->sched_queue & 0x40 ? 2 : 1; |
3082 | ||
3083 | if (ib_ah_attr->port_num == 0 || ib_ah_attr->port_num > dev->caps.num_ports) | |
3084 | return; | |
3085 | ||
4c3eb3ca EC |
3086 | is_eth = rdma_port_get_link_layer(&ibdev->ib_dev, ib_ah_attr->port_num) == |
3087 | IB_LINK_LAYER_ETHERNET; | |
3088 | if (is_eth) | |
3089 | ib_ah_attr->sl = ((path->sched_queue >> 3) & 0x7) | | |
3090 | ((path->sched_queue & 4) << 1); | |
3091 | else | |
3092 | ib_ah_attr->sl = (path->sched_queue >> 2) & 0xf; | |
3093 | ||
6a775e2b | 3094 | ib_ah_attr->dlid = be16_to_cpu(path->rlid); |
6a775e2b JM |
3095 | ib_ah_attr->src_path_bits = path->grh_mylmc & 0x7f; |
3096 | ib_ah_attr->static_rate = path->static_rate ? path->static_rate - 5 : 0; | |
3097 | ib_ah_attr->ah_flags = (path->grh_mylmc & (1 << 7)) ? IB_AH_GRH : 0; | |
3098 | if (ib_ah_attr->ah_flags) { | |
3099 | ib_ah_attr->grh.sgid_index = path->mgid_index; | |
3100 | ib_ah_attr->grh.hop_limit = path->hop_limit; | |
3101 | ib_ah_attr->grh.traffic_class = | |
3102 | (be32_to_cpu(path->tclass_flowlabel) >> 20) & 0xff; | |
3103 | ib_ah_attr->grh.flow_label = | |
586bb586 | 3104 | be32_to_cpu(path->tclass_flowlabel) & 0xfffff; |
6a775e2b JM |
3105 | memcpy(ib_ah_attr->grh.dgid.raw, |
3106 | path->rgid, sizeof ib_ah_attr->grh.dgid.raw); | |
3107 | } | |
3108 | } | |
3109 | ||
3110 | int mlx4_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask, | |
3111 | struct ib_qp_init_attr *qp_init_attr) | |
3112 | { | |
3113 | struct mlx4_ib_dev *dev = to_mdev(ibqp->device); | |
3114 | struct mlx4_ib_qp *qp = to_mqp(ibqp); | |
3115 | struct mlx4_qp_context context; | |
3116 | int mlx4_state; | |
0df67030 DB |
3117 | int err = 0; |
3118 | ||
3119 | mutex_lock(&qp->mutex); | |
6a775e2b JM |
3120 | |
3121 | if (qp->state == IB_QPS_RESET) { | |
3122 | qp_attr->qp_state = IB_QPS_RESET; | |
3123 | goto done; | |
3124 | } | |
3125 | ||
3126 | err = mlx4_qp_query(dev->dev, &qp->mqp, &context); | |
0df67030 DB |
3127 | if (err) { |
3128 | err = -EINVAL; | |
3129 | goto out; | |
3130 | } | |
6a775e2b JM |
3131 | |
3132 | mlx4_state = be32_to_cpu(context.flags) >> 28; | |
3133 | ||
0df67030 DB |
3134 | qp->state = to_ib_qp_state(mlx4_state); |
3135 | qp_attr->qp_state = qp->state; | |
6a775e2b JM |
3136 | qp_attr->path_mtu = context.mtu_msgmax >> 5; |
3137 | qp_attr->path_mig_state = | |
3138 | to_ib_mig_state((be32_to_cpu(context.flags) >> 11) & 0x3); | |
3139 | qp_attr->qkey = be32_to_cpu(context.qkey); | |
3140 | qp_attr->rq_psn = be32_to_cpu(context.rnr_nextrecvpsn) & 0xffffff; | |
3141 | qp_attr->sq_psn = be32_to_cpu(context.next_send_psn) & 0xffffff; | |
3142 | qp_attr->dest_qp_num = be32_to_cpu(context.remote_qpn) & 0xffffff; | |
3143 | qp_attr->qp_access_flags = | |
3144 | to_ib_qp_access_flags(be32_to_cpu(context.params2)); | |
3145 | ||
3146 | if (qp->ibqp.qp_type == IB_QPT_RC || qp->ibqp.qp_type == IB_QPT_UC) { | |
4c3eb3ca EC |
3147 | to_ib_ah_attr(dev, &qp_attr->ah_attr, &context.pri_path); |
3148 | to_ib_ah_attr(dev, &qp_attr->alt_ah_attr, &context.alt_path); | |
6a775e2b JM |
3149 | qp_attr->alt_pkey_index = context.alt_path.pkey_index & 0x7f; |
3150 | qp_attr->alt_port_num = qp_attr->alt_ah_attr.port_num; | |
3151 | } | |
3152 | ||
3153 | qp_attr->pkey_index = context.pri_path.pkey_index & 0x7f; | |
1c27cb71 JM |
3154 | if (qp_attr->qp_state == IB_QPS_INIT) |
3155 | qp_attr->port_num = qp->port; | |
3156 | else | |
3157 | qp_attr->port_num = context.pri_path.sched_queue & 0x40 ? 2 : 1; | |
6a775e2b JM |
3158 | |
3159 | /* qp_attr->en_sqd_async_notify is only applicable in modify qp */ | |
3160 | qp_attr->sq_draining = mlx4_state == MLX4_QP_STATE_SQ_DRAINING; | |
3161 | ||
3162 | qp_attr->max_rd_atomic = 1 << ((be32_to_cpu(context.params1) >> 21) & 0x7); | |
3163 | ||
3164 | qp_attr->max_dest_rd_atomic = | |
3165 | 1 << ((be32_to_cpu(context.params2) >> 21) & 0x7); | |
3166 | qp_attr->min_rnr_timer = | |
3167 | (be32_to_cpu(context.rnr_nextrecvpsn) >> 24) & 0x1f; | |
3168 | qp_attr->timeout = context.pri_path.ackto >> 3; | |
3169 | qp_attr->retry_cnt = (be32_to_cpu(context.params1) >> 16) & 0x7; | |
3170 | qp_attr->rnr_retry = (be32_to_cpu(context.params1) >> 13) & 0x7; | |
3171 | qp_attr->alt_timeout = context.alt_path.ackto >> 3; | |
3172 | ||
3173 | done: | |
3174 | qp_attr->cur_qp_state = qp_attr->qp_state; | |
7f5eb9bb RD |
3175 | qp_attr->cap.max_recv_wr = qp->rq.wqe_cnt; |
3176 | qp_attr->cap.max_recv_sge = qp->rq.max_gs; | |
3177 | ||
6a775e2b | 3178 | if (!ibqp->uobject) { |
7f5eb9bb RD |
3179 | qp_attr->cap.max_send_wr = qp->sq.wqe_cnt; |
3180 | qp_attr->cap.max_send_sge = qp->sq.max_gs; | |
3181 | } else { | |
3182 | qp_attr->cap.max_send_wr = 0; | |
3183 | qp_attr->cap.max_send_sge = 0; | |
6a775e2b JM |
3184 | } |
3185 | ||
7f5eb9bb RD |
3186 | /* |
3187 | * We don't support inline sends for kernel QPs (yet), and we | |
3188 | * don't know what userspace's value should be. | |
3189 | */ | |
3190 | qp_attr->cap.max_inline_data = 0; | |
3191 | ||
3192 | qp_init_attr->cap = qp_attr->cap; | |
3193 | ||
521e575b RL |
3194 | qp_init_attr->create_flags = 0; |
3195 | if (qp->flags & MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK) | |
3196 | qp_init_attr->create_flags |= IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK; | |
3197 | ||
3198 | if (qp->flags & MLX4_IB_QP_LSO) | |
3199 | qp_init_attr->create_flags |= IB_QP_CREATE_IPOIB_UD_LSO; | |
3200 | ||
c1c98501 MB |
3201 | if (qp->flags & MLX4_IB_QP_NETIF) |
3202 | qp_init_attr->create_flags |= IB_QP_CREATE_NETIF_QP; | |
3203 | ||
46db567d DB |
3204 | qp_init_attr->sq_sig_type = |
3205 | qp->sq_signal_bits == cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE) ? | |
3206 | IB_SIGNAL_ALL_WR : IB_SIGNAL_REQ_WR; | |
3207 | ||
0df67030 DB |
3208 | out: |
3209 | mutex_unlock(&qp->mutex); | |
3210 | return err; | |
6a775e2b JM |
3211 | } |
3212 |