Commit | Line | Data |
---|---|---|
b61401ad | 1 | /* Copyright (c) 2010-2011, Code Aurora Forum. All rights reserved. |
c6a5951e SM |
2 | * |
3 | * This program is free software; you can redistribute it and/or modify | |
4 | * it under the terms of the GNU General Public License version 2 and | |
5 | * only version 2 as published by the Free Software Foundation. | |
6 | * | |
7 | * This program is distributed in the hope that it will be useful, | |
8 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
9 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
10 | * GNU General Public License for more details. | |
11 | * | |
12 | * You should have received a copy of the GNU General Public License | |
13 | * along with this program; if not, write to the Free Software | |
14 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA | |
15 | * 02110-1301, USA. | |
16 | */ | |
17 | ||
18 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt | |
19 | ||
20 | #include <linux/kernel.h> | |
21 | #include <linux/module.h> | |
22 | #include <linux/platform_device.h> | |
23 | #include <linux/io.h> | |
24 | #include <linux/clk.h> | |
25 | #include <linux/iommu.h> | |
26 | #include <linux/interrupt.h> | |
27 | #include <linux/err.h> | |
28 | #include <linux/slab.h> | |
29 | ||
0b559df5 SB |
30 | #include "msm_iommu_hw-8xxx.h" |
31 | #include "msm_iommu.h" | |
c6a5951e SM |
32 | |
33 | struct iommu_ctx_iter_data { | |
34 | /* input */ | |
35 | const char *name; | |
36 | ||
37 | /* output */ | |
38 | struct device *dev; | |
39 | }; | |
40 | ||
41 | static struct platform_device *msm_iommu_root_dev; | |
42 | ||
43 | static int each_iommu_ctx(struct device *dev, void *data) | |
44 | { | |
45 | struct iommu_ctx_iter_data *res = data; | |
46 | struct msm_iommu_ctx_dev *c = dev->platform_data; | |
47 | ||
48 | if (!res || !c || !c->name || !res->name) | |
49 | return -EINVAL; | |
50 | ||
51 | if (!strcmp(res->name, c->name)) { | |
52 | res->dev = dev; | |
53 | return 1; | |
54 | } | |
55 | return 0; | |
56 | } | |
57 | ||
58 | static int each_iommu(struct device *dev, void *data) | |
59 | { | |
60 | return device_for_each_child(dev, data, each_iommu_ctx); | |
61 | } | |
62 | ||
63 | struct device *msm_iommu_get_ctx(const char *ctx_name) | |
64 | { | |
65 | struct iommu_ctx_iter_data r; | |
66 | int found; | |
67 | ||
68 | if (!msm_iommu_root_dev) { | |
69 | pr_err("No root IOMMU device.\n"); | |
70 | goto fail; | |
71 | } | |
72 | ||
73 | r.name = ctx_name; | |
74 | found = device_for_each_child(&msm_iommu_root_dev->dev, &r, each_iommu); | |
75 | ||
76 | if (!found) { | |
77 | pr_err("Could not find context <%s>\n", ctx_name); | |
78 | goto fail; | |
79 | } | |
80 | ||
81 | return r.dev; | |
82 | fail: | |
83 | return NULL; | |
84 | } | |
85 | EXPORT_SYMBOL(msm_iommu_get_ctx); | |
86 | ||
a43d8c10 | 87 | static void msm_iommu_reset(void __iomem *base, int ncb) |
c6a5951e | 88 | { |
a43d8c10 | 89 | int ctx; |
c6a5951e SM |
90 | |
91 | SET_RPUE(base, 0); | |
92 | SET_RPUEIE(base, 0); | |
93 | SET_ESRRESTORE(base, 0); | |
94 | SET_TBE(base, 0); | |
95 | SET_CR(base, 0); | |
96 | SET_SPDMBE(base, 0); | |
97 | SET_TESTBUSCR(base, 0); | |
98 | SET_TLBRSW(base, 0); | |
99 | SET_GLOBAL_TLBIALL(base, 0); | |
100 | SET_RPU_ACR(base, 0); | |
101 | SET_TLBLKCRWE(base, 1); | |
c6a5951e SM |
102 | |
103 | for (ctx = 0; ctx < ncb; ctx++) { | |
104 | SET_BPRCOSH(base, ctx, 0); | |
105 | SET_BPRCISH(base, ctx, 0); | |
106 | SET_BPRCNSH(base, ctx, 0); | |
107 | SET_BPSHCFG(base, ctx, 0); | |
108 | SET_BPMTCFG(base, ctx, 0); | |
109 | SET_ACTLR(base, ctx, 0); | |
110 | SET_SCTLR(base, ctx, 0); | |
111 | SET_FSRRESTORE(base, ctx, 0); | |
112 | SET_TTBR0(base, ctx, 0); | |
113 | SET_TTBR1(base, ctx, 0); | |
114 | SET_TTBCR(base, ctx, 0); | |
115 | SET_BFBCR(base, ctx, 0); | |
116 | SET_PAR(base, ctx, 0); | |
117 | SET_FAR(base, ctx, 0); | |
118 | SET_CTX_TLBIALL(base, ctx, 0); | |
119 | SET_TLBFLPTER(base, ctx, 0); | |
120 | SET_TLBSLPTER(base, ctx, 0); | |
121 | SET_TLBLKCR(base, ctx, 0); | |
122 | SET_PRRR(base, ctx, 0); | |
123 | SET_NMRR(base, ctx, 0); | |
124 | SET_CONTEXTIDR(base, ctx, 0); | |
125 | } | |
126 | } | |
127 | ||
128 | static int msm_iommu_probe(struct platform_device *pdev) | |
129 | { | |
afba256b | 130 | struct resource *r; |
c6a5951e | 131 | struct clk *iommu_clk; |
b61401ad | 132 | struct clk *iommu_pclk; |
c6a5951e SM |
133 | struct msm_iommu_drvdata *drvdata; |
134 | struct msm_iommu_dev *iommu_dev = pdev->dev.platform_data; | |
135 | void __iomem *regs_base; | |
a43d8c10 | 136 | int ret, irq, par; |
c6a5951e | 137 | |
b61401ad SM |
138 | if (pdev->id == -1) { |
139 | msm_iommu_root_dev = pdev; | |
140 | return 0; | |
141 | } | |
c6a5951e | 142 | |
b61401ad | 143 | drvdata = kzalloc(sizeof(*drvdata), GFP_KERNEL); |
c6a5951e | 144 | |
b61401ad SM |
145 | if (!drvdata) { |
146 | ret = -ENOMEM; | |
147 | goto fail; | |
148 | } | |
149 | ||
150 | if (!iommu_dev) { | |
151 | ret = -ENODEV; | |
152 | goto fail; | |
153 | } | |
c6a5951e | 154 | |
b61401ad SM |
155 | iommu_pclk = clk_get(NULL, "smmu_pclk"); |
156 | if (IS_ERR(iommu_pclk)) { | |
157 | ret = -ENODEV; | |
158 | goto fail; | |
159 | } | |
160 | ||
1107b171 | 161 | ret = clk_prepare_enable(iommu_pclk); |
b61401ad SM |
162 | if (ret) |
163 | goto fail_enable; | |
164 | ||
165 | iommu_clk = clk_get(&pdev->dev, "iommu_clk"); | |
166 | ||
167 | if (!IS_ERR(iommu_clk)) { | |
168 | if (clk_get_rate(iommu_clk) == 0) | |
8d214153 | 169 | clk_set_rate(iommu_clk, 1); |
b61401ad | 170 | |
1107b171 | 171 | ret = clk_prepare_enable(iommu_clk); |
b61401ad | 172 | if (ret) { |
c6a5951e | 173 | clk_put(iommu_clk); |
b61401ad | 174 | goto fail_pclk; |
c6a5951e | 175 | } |
b61401ad SM |
176 | } else |
177 | iommu_clk = NULL; | |
c6a5951e | 178 | |
b61401ad | 179 | r = platform_get_resource_byname(pdev, IORESOURCE_MEM, "physbase"); |
afba256b KW |
180 | regs_base = devm_ioremap_resource(&pdev->dev, r); |
181 | if (IS_ERR(regs_base)) { | |
182 | ret = PTR_ERR(regs_base); | |
b61401ad SM |
183 | goto fail_clk; |
184 | } | |
c6a5951e | 185 | |
b61401ad SM |
186 | irq = platform_get_irq_byname(pdev, "secure_irq"); |
187 | if (irq < 0) { | |
188 | ret = -ENODEV; | |
afba256b | 189 | goto fail_clk; |
b61401ad | 190 | } |
c6a5951e | 191 | |
a43d8c10 | 192 | msm_iommu_reset(regs_base, iommu_dev->ncb); |
c6a5951e | 193 | |
a43d8c10 SM |
194 | SET_M(regs_base, 0, 1); |
195 | SET_PAR(regs_base, 0, 0); | |
196 | SET_V2PCFG(regs_base, 0, 1); | |
197 | SET_V2PPR(regs_base, 0, 0); | |
198 | par = GET_PAR(regs_base, 0); | |
199 | SET_V2PCFG(regs_base, 0, 0); | |
200 | SET_M(regs_base, 0, 0); | |
201 | ||
202 | if (!par) { | |
203 | pr_err("%s: Invalid PAR value detected\n", iommu_dev->name); | |
b61401ad | 204 | ret = -ENODEV; |
afba256b | 205 | goto fail_clk; |
b61401ad | 206 | } |
c6a5951e | 207 | |
b61401ad SM |
208 | ret = request_irq(irq, msm_iommu_fault_handler, 0, |
209 | "msm_iommu_secure_irpt_handler", drvdata); | |
210 | if (ret) { | |
211 | pr_err("Request IRQ %d failed with ret=%d\n", irq, ret); | |
afba256b | 212 | goto fail_clk; |
b61401ad | 213 | } |
c6a5951e | 214 | |
a43d8c10 | 215 | |
b61401ad SM |
216 | drvdata->pclk = iommu_pclk; |
217 | drvdata->clk = iommu_clk; | |
218 | drvdata->base = regs_base; | |
219 | drvdata->irq = irq; | |
a43d8c10 | 220 | drvdata->ncb = iommu_dev->ncb; |
c6a5951e | 221 | |
b61401ad | 222 | pr_info("device %s mapped at %p, irq %d with %d ctx banks\n", |
a43d8c10 | 223 | iommu_dev->name, regs_base, irq, iommu_dev->ncb); |
c6a5951e | 224 | |
b61401ad | 225 | platform_set_drvdata(pdev, drvdata); |
c6a5951e | 226 | |
b61401ad SM |
227 | if (iommu_clk) |
228 | clk_disable(iommu_clk); | |
229 | ||
230 | clk_disable(iommu_pclk); | |
c6a5951e | 231 | |
b61401ad | 232 | return 0; |
b61401ad SM |
233 | fail_clk: |
234 | if (iommu_clk) { | |
235 | clk_disable(iommu_clk); | |
236 | clk_put(iommu_clk); | |
237 | } | |
238 | fail_pclk: | |
1107b171 | 239 | clk_disable_unprepare(iommu_pclk); |
b61401ad SM |
240 | fail_enable: |
241 | clk_put(iommu_pclk); | |
c6a5951e SM |
242 | fail: |
243 | kfree(drvdata); | |
244 | return ret; | |
245 | } | |
246 | ||
247 | static int msm_iommu_remove(struct platform_device *pdev) | |
248 | { | |
249 | struct msm_iommu_drvdata *drv = NULL; | |
250 | ||
251 | drv = platform_get_drvdata(pdev); | |
252 | if (drv) { | |
1107b171 SB |
253 | if (drv->clk) { |
254 | clk_unprepare(drv->clk); | |
b61401ad | 255 | clk_put(drv->clk); |
1107b171 SB |
256 | } |
257 | clk_unprepare(drv->pclk); | |
b61401ad SM |
258 | clk_put(drv->pclk); |
259 | memset(drv, 0, sizeof(*drv)); | |
c6a5951e | 260 | kfree(drv); |
c6a5951e SM |
261 | } |
262 | return 0; | |
263 | } | |
264 | ||
265 | static int msm_iommu_ctx_probe(struct platform_device *pdev) | |
266 | { | |
267 | struct msm_iommu_ctx_dev *c = pdev->dev.platform_data; | |
268 | struct msm_iommu_drvdata *drvdata; | |
34e3a58c | 269 | struct msm_iommu_ctx_drvdata *ctx_drvdata; |
b61401ad | 270 | int i, ret; |
c6a5951e | 271 | |
34e3a58c LC |
272 | if (!c || !pdev->dev.parent) |
273 | return -EINVAL; | |
c6a5951e | 274 | |
34e3a58c LC |
275 | drvdata = dev_get_drvdata(pdev->dev.parent); |
276 | if (!drvdata) | |
277 | return -ENODEV; | |
c6a5951e SM |
278 | |
279 | ctx_drvdata = kzalloc(sizeof(*ctx_drvdata), GFP_KERNEL); | |
34e3a58c LC |
280 | if (!ctx_drvdata) |
281 | return -ENOMEM; | |
282 | ||
c6a5951e SM |
283 | ctx_drvdata->num = c->num; |
284 | ctx_drvdata->pdev = pdev; | |
285 | ||
286 | INIT_LIST_HEAD(&ctx_drvdata->attached_elm); | |
287 | platform_set_drvdata(pdev, ctx_drvdata); | |
288 | ||
1107b171 | 289 | ret = clk_prepare_enable(drvdata->pclk); |
b61401ad SM |
290 | if (ret) |
291 | goto fail; | |
292 | ||
293 | if (drvdata->clk) { | |
1107b171 | 294 | ret = clk_prepare_enable(drvdata->clk); |
b61401ad | 295 | if (ret) { |
1107b171 | 296 | clk_disable_unprepare(drvdata->pclk); |
b61401ad SM |
297 | goto fail; |
298 | } | |
299 | } | |
300 | ||
c6a5951e SM |
301 | /* Program the M2V tables for this context */ |
302 | for (i = 0; i < MAX_NUM_MIDS; i++) { | |
303 | int mid = c->mids[i]; | |
304 | if (mid == -1) | |
305 | break; | |
306 | ||
307 | SET_M2VCBR_N(drvdata->base, mid, 0); | |
308 | SET_CBACR_N(drvdata->base, c->num, 0); | |
309 | ||
2e8c8ba9 SM |
310 | /* Set VMID = 0 */ |
311 | SET_VMID(drvdata->base, mid, 0); | |
c6a5951e SM |
312 | |
313 | /* Set the context number for that MID to this context */ | |
314 | SET_CBNDX(drvdata->base, mid, c->num); | |
315 | ||
2e8c8ba9 SM |
316 | /* Set MID associated with this context bank to 0*/ |
317 | SET_CBVMID(drvdata->base, c->num, 0); | |
318 | ||
319 | /* Set the ASID for TLB tagging for this context */ | |
320 | SET_CONTEXTIDR_ASID(drvdata->base, c->num, c->num); | |
c6a5951e SM |
321 | |
322 | /* Set security bit override to be Non-secure */ | |
323 | SET_NSCFG(drvdata->base, mid, 3); | |
324 | } | |
325 | ||
b61401ad SM |
326 | if (drvdata->clk) |
327 | clk_disable(drvdata->clk); | |
328 | clk_disable(drvdata->pclk); | |
c6a5951e | 329 | |
b61401ad | 330 | dev_info(&pdev->dev, "context %s using bank %d\n", c->name, c->num); |
c6a5951e SM |
331 | return 0; |
332 | fail: | |
333 | kfree(ctx_drvdata); | |
334 | return ret; | |
335 | } | |
336 | ||
337 | static int msm_iommu_ctx_remove(struct platform_device *pdev) | |
338 | { | |
339 | struct msm_iommu_ctx_drvdata *drv = NULL; | |
340 | drv = platform_get_drvdata(pdev); | |
341 | if (drv) { | |
342 | memset(drv, 0, sizeof(struct msm_iommu_ctx_drvdata)); | |
343 | kfree(drv); | |
c6a5951e SM |
344 | } |
345 | return 0; | |
346 | } | |
347 | ||
348 | static struct platform_driver msm_iommu_driver = { | |
349 | .driver = { | |
350 | .name = "msm_iommu", | |
351 | }, | |
352 | .probe = msm_iommu_probe, | |
353 | .remove = msm_iommu_remove, | |
354 | }; | |
355 | ||
356 | static struct platform_driver msm_iommu_ctx_driver = { | |
357 | .driver = { | |
358 | .name = "msm_iommu_ctx", | |
359 | }, | |
360 | .probe = msm_iommu_ctx_probe, | |
361 | .remove = msm_iommu_ctx_remove, | |
362 | }; | |
363 | ||
516cbc79 | 364 | static int __init msm_iommu_driver_init(void) |
c6a5951e SM |
365 | { |
366 | int ret; | |
367 | ret = platform_driver_register(&msm_iommu_driver); | |
368 | if (ret != 0) { | |
369 | pr_err("Failed to register IOMMU driver\n"); | |
370 | goto error; | |
371 | } | |
372 | ||
373 | ret = platform_driver_register(&msm_iommu_ctx_driver); | |
374 | if (ret != 0) { | |
34e3a58c | 375 | platform_driver_unregister(&msm_iommu_driver); |
c6a5951e SM |
376 | pr_err("Failed to register IOMMU context driver\n"); |
377 | goto error; | |
378 | } | |
379 | ||
380 | error: | |
381 | return ret; | |
382 | } | |
383 | ||
516cbc79 | 384 | static void __exit msm_iommu_driver_exit(void) |
c6a5951e SM |
385 | { |
386 | platform_driver_unregister(&msm_iommu_ctx_driver); | |
387 | platform_driver_unregister(&msm_iommu_driver); | |
388 | } | |
389 | ||
390 | subsys_initcall(msm_iommu_driver_init); | |
391 | module_exit(msm_iommu_driver_exit); | |
392 | ||
393 | MODULE_LICENSE("GPL v2"); | |
394 | MODULE_AUTHOR("Stepan Moskovchenko <stepanm@codeaurora.org>"); |