Commit | Line | Data |
---|---|---|
625efab1 JS |
1 | /* |
2 | * Copyright (C) 2006, Rusty Russell <rusty@rustcorp.com.au> IBM Corporation. | |
3 | * Copyright (C) 2007, Jes Sorensen <jes@sgi.com> SGI. | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation; either version 2 of the License, or | |
8 | * (at your option) any later version. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, but | |
11 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or | |
13 | * NON INFRINGEMENT. See the GNU General Public License for more | |
14 | * details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, write to the Free Software | |
18 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
19 | */ | |
20 | #include <linux/kernel.h> | |
21 | #include <linux/start_kernel.h> | |
22 | #include <linux/string.h> | |
23 | #include <linux/console.h> | |
24 | #include <linux/screen_info.h> | |
25 | #include <linux/irq.h> | |
26 | #include <linux/interrupt.h> | |
27 | #include <linux/clocksource.h> | |
28 | #include <linux/clockchips.h> | |
29 | #include <linux/cpu.h> | |
30 | #include <linux/lguest.h> | |
31 | #include <linux/lguest_launcher.h> | |
625efab1 JS |
32 | #include <asm/paravirt.h> |
33 | #include <asm/param.h> | |
34 | #include <asm/page.h> | |
35 | #include <asm/pgtable.h> | |
36 | #include <asm/desc.h> | |
37 | #include <asm/setup.h> | |
38 | #include <asm/lguest.h> | |
39 | #include <asm/uaccess.h> | |
40 | #include <asm/i387.h> | |
41 | #include "../lg.h" | |
42 | ||
43 | static int cpu_had_pge; | |
44 | ||
45 | static struct { | |
46 | unsigned long offset; | |
47 | unsigned short segment; | |
48 | } lguest_entry; | |
49 | ||
50 | /* Offset from where switcher.S was compiled to where we've copied it */ | |
51 | static unsigned long switcher_offset(void) | |
52 | { | |
53 | return SWITCHER_ADDR - (unsigned long)start_switcher_text; | |
54 | } | |
55 | ||
56 | /* This cpu's struct lguest_pages. */ | |
57 | static struct lguest_pages *lguest_pages(unsigned int cpu) | |
58 | { | |
59 | return &(((struct lguest_pages *) | |
60 | (SWITCHER_ADDR + SHARED_SWITCHER_PAGES*PAGE_SIZE))[cpu]); | |
61 | } | |
62 | ||
63 | static DEFINE_PER_CPU(struct lguest *, last_guest); | |
64 | ||
65 | /*S:010 | |
e1e72965 | 66 | * We approach the Switcher. |
625efab1 JS |
67 | * |
68 | * Remember that each CPU has two pages which are visible to the Guest when it | |
69 | * runs on that CPU. This has to contain the state for that Guest: we copy the | |
70 | * state in just before we run the Guest. | |
71 | * | |
72 | * Each Guest has "changed" flags which indicate what has changed in the Guest | |
73 | * since it last ran. We saw this set in interrupts_and_traps.c and | |
74 | * segments.c. | |
75 | */ | |
d0953d42 | 76 | static void copy_in_guest_info(struct lg_cpu *cpu, struct lguest_pages *pages) |
625efab1 | 77 | { |
d0953d42 | 78 | struct lguest *lg = cpu->lg; |
625efab1 JS |
79 | /* Copying all this data can be quite expensive. We usually run the |
80 | * same Guest we ran last time (and that Guest hasn't run anywhere else | |
81 | * meanwhile). If that's not the case, we pretend everything in the | |
82 | * Guest has changed. */ | |
83 | if (__get_cpu_var(last_guest) != lg || lg->last_pages != pages) { | |
84 | __get_cpu_var(last_guest) = lg; | |
85 | lg->last_pages = pages; | |
86 | lg->changed = CHANGED_ALL; | |
87 | } | |
88 | ||
89 | /* These copies are pretty cheap, so we do them unconditionally: */ | |
90 | /* Save the current Host top-level page directory. */ | |
91 | pages->state.host_cr3 = __pa(current->mm->pgd); | |
92 | /* Set up the Guest's page tables to see this CPU's pages (and no | |
93 | * other CPU's pages). */ | |
0c78441c | 94 | map_switcher_in_guest(cpu, pages); |
625efab1 JS |
95 | /* Set up the two "TSS" members which tell the CPU what stack to use |
96 | * for traps which do directly into the Guest (ie. traps at privilege | |
97 | * level 1). */ | |
98 | pages->state.guest_tss.esp1 = lg->esp1; | |
99 | pages->state.guest_tss.ss1 = lg->ss1; | |
100 | ||
101 | /* Copy direct-to-Guest trap entries. */ | |
102 | if (lg->changed & CHANGED_IDT) | |
103 | copy_traps(lg, pages->state.guest_idt, default_idt_entries); | |
104 | ||
105 | /* Copy all GDT entries which the Guest can change. */ | |
106 | if (lg->changed & CHANGED_GDT) | |
107 | copy_gdt(lg, pages->state.guest_gdt); | |
108 | /* If only the TLS entries have changed, copy them. */ | |
109 | else if (lg->changed & CHANGED_GDT_TLS) | |
110 | copy_gdt_tls(lg, pages->state.guest_gdt); | |
111 | ||
112 | /* Mark the Guest as unchanged for next time. */ | |
113 | lg->changed = 0; | |
114 | } | |
115 | ||
116 | /* Finally: the code to actually call into the Switcher to run the Guest. */ | |
d0953d42 | 117 | static void run_guest_once(struct lg_cpu *cpu, struct lguest_pages *pages) |
625efab1 JS |
118 | { |
119 | /* This is a dummy value we need for GCC's sake. */ | |
120 | unsigned int clobber; | |
d0953d42 | 121 | struct lguest *lg = cpu->lg; |
625efab1 JS |
122 | |
123 | /* Copy the guest-specific information into this CPU's "struct | |
124 | * lguest_pages". */ | |
d0953d42 | 125 | copy_in_guest_info(cpu, pages); |
625efab1 JS |
126 | |
127 | /* Set the trap number to 256 (impossible value). If we fault while | |
128 | * switching to the Guest (bad segment registers or bug), this will | |
129 | * cause us to abort the Guest. */ | |
130 | lg->regs->trapnum = 256; | |
131 | ||
132 | /* Now: we push the "eflags" register on the stack, then do an "lcall". | |
133 | * This is how we change from using the kernel code segment to using | |
134 | * the dedicated lguest code segment, as well as jumping into the | |
135 | * Switcher. | |
136 | * | |
137 | * The lcall also pushes the old code segment (KERNEL_CS) onto the | |
138 | * stack, then the address of this call. This stack layout happens to | |
e1e72965 | 139 | * exactly match the stack layout created by an interrupt... */ |
625efab1 JS |
140 | asm volatile("pushf; lcall *lguest_entry" |
141 | /* This is how we tell GCC that %eax ("a") and %ebx ("b") | |
142 | * are changed by this routine. The "=" means output. */ | |
143 | : "=a"(clobber), "=b"(clobber) | |
144 | /* %eax contains the pages pointer. ("0" refers to the | |
145 | * 0-th argument above, ie "a"). %ebx contains the | |
146 | * physical address of the Guest's top-level page | |
147 | * directory. */ | |
148 | : "0"(pages), "1"(__pa(lg->pgdirs[lg->pgdidx].pgdir)) | |
149 | /* We tell gcc that all these registers could change, | |
150 | * which means we don't have to save and restore them in | |
151 | * the Switcher. */ | |
152 | : "memory", "%edx", "%ecx", "%edi", "%esi"); | |
153 | } | |
154 | /*:*/ | |
155 | ||
e1e72965 RR |
156 | /*M:002 There are hooks in the scheduler which we can register to tell when we |
157 | * get kicked off the CPU (preempt_notifier_register()). This would allow us | |
158 | * to lazily disable SYSENTER which would regain some performance, and should | |
159 | * also simplify copy_in_guest_info(). Note that we'd still need to restore | |
160 | * things when we exit to Launcher userspace, but that's fairly easy. | |
161 | * | |
162 | * The hooks were designed for KVM, but we can also put them to good use. :*/ | |
163 | ||
625efab1 JS |
164 | /*H:040 This is the i386-specific code to setup and run the Guest. Interrupts |
165 | * are disabled: we own the CPU. */ | |
d0953d42 | 166 | void lguest_arch_run_guest(struct lg_cpu *cpu) |
625efab1 | 167 | { |
d0953d42 GOC |
168 | struct lguest *lg = cpu->lg; |
169 | ||
e1e72965 RR |
170 | /* Remember the awfully-named TS bit? If the Guest has asked to set it |
171 | * we set it now, so we can trap and pass that trap to the Guest if it | |
172 | * uses the FPU. */ | |
625efab1 JS |
173 | if (lg->ts) |
174 | lguest_set_ts(); | |
175 | ||
e1e72965 RR |
176 | /* SYSENTER is an optimized way of doing system calls. We can't allow |
177 | * it because it always jumps to privilege level 0. A normal Guest | |
178 | * won't try it because we don't advertise it in CPUID, but a malicious | |
179 | * Guest (or malicious Guest userspace program) could, so we tell the | |
180 | * CPU to disable it before running the Guest. */ | |
625efab1 JS |
181 | if (boot_cpu_has(X86_FEATURE_SEP)) |
182 | wrmsr(MSR_IA32_SYSENTER_CS, 0, 0); | |
183 | ||
e1e72965 RR |
184 | /* Now we actually run the Guest. It will return when something |
185 | * interesting happens, and we can examine its registers to see what it | |
186 | * was doing. */ | |
d0953d42 | 187 | run_guest_once(cpu, lguest_pages(raw_smp_processor_id())); |
625efab1 | 188 | |
e1e72965 RR |
189 | /* Note that the "regs" pointer contains two extra entries which are |
190 | * not really registers: a trap number which says what interrupt or | |
191 | * trap made the switcher code come back, and an error code which some | |
192 | * traps set. */ | |
625efab1 | 193 | |
e1e72965 RR |
194 | /* If the Guest page faulted, then the cr2 register will tell us the |
195 | * bad virtual address. We have to grab this now, because once we | |
196 | * re-enable interrupts an interrupt could fault and thus overwrite | |
197 | * cr2, or we could even move off to a different CPU. */ | |
625efab1 JS |
198 | if (lg->regs->trapnum == 14) |
199 | lg->arch.last_pagefault = read_cr2(); | |
200 | /* Similarly, if we took a trap because the Guest used the FPU, | |
201 | * we have to restore the FPU it expects to see. */ | |
202 | else if (lg->regs->trapnum == 7) | |
203 | math_state_restore(); | |
204 | ||
205 | /* Restore SYSENTER if it's supposed to be on. */ | |
206 | if (boot_cpu_has(X86_FEATURE_SEP)) | |
207 | wrmsr(MSR_IA32_SYSENTER_CS, __KERNEL_CS, 0); | |
208 | } | |
209 | ||
e1e72965 RR |
210 | /*H:130 Now we've examined the hypercall code; our Guest can make requests. |
211 | * Our Guest is usually so well behaved; it never tries to do things it isn't | |
212 | * allowed to, and uses hypercalls instead. Unfortunately, Linux's paravirtual | |
213 | * infrastructure isn't quite complete, because it doesn't contain replacements | |
214 | * for the Intel I/O instructions. As a result, the Guest sometimes fumbles | |
215 | * across one during the boot process as it probes for various things which are | |
216 | * usually attached to a PC. | |
625efab1 | 217 | * |
e1e72965 | 218 | * When the Guest uses one of these instructions, we get a trap (General |
625efab1 JS |
219 | * Protection Fault) and come here. We see if it's one of those troublesome |
220 | * instructions and skip over it. We return true if we did. */ | |
221 | static int emulate_insn(struct lguest *lg) | |
222 | { | |
223 | u8 insn; | |
224 | unsigned int insnlen = 0, in = 0, shift = 0; | |
225 | /* The eip contains the *virtual* address of the Guest's instruction: | |
226 | * guest_pa just subtracts the Guest's page_offset. */ | |
227 | unsigned long physaddr = guest_pa(lg, lg->regs->eip); | |
228 | ||
47436aa4 RR |
229 | /* This must be the Guest kernel trying to do something, not userspace! |
230 | * The bottom two bits of the CS segment register are the privilege | |
231 | * level. */ | |
232 | if ((lg->regs->cs & 3) != GUEST_PL) | |
625efab1 JS |
233 | return 0; |
234 | ||
235 | /* Decoding x86 instructions is icky. */ | |
2d37f94a | 236 | insn = lgread(lg, physaddr, u8); |
625efab1 JS |
237 | |
238 | /* 0x66 is an "operand prefix". It means it's using the upper 16 bits | |
239 | of the eax register. */ | |
240 | if (insn == 0x66) { | |
241 | shift = 16; | |
242 | /* The instruction is 1 byte so far, read the next byte. */ | |
243 | insnlen = 1; | |
2d37f94a | 244 | insn = lgread(lg, physaddr + insnlen, u8); |
625efab1 JS |
245 | } |
246 | ||
247 | /* We can ignore the lower bit for the moment and decode the 4 opcodes | |
248 | * we need to emulate. */ | |
249 | switch (insn & 0xFE) { | |
250 | case 0xE4: /* in <next byte>,%al */ | |
251 | insnlen += 2; | |
252 | in = 1; | |
253 | break; | |
254 | case 0xEC: /* in (%dx),%al */ | |
255 | insnlen += 1; | |
256 | in = 1; | |
257 | break; | |
258 | case 0xE6: /* out %al,<next byte> */ | |
259 | insnlen += 2; | |
260 | break; | |
261 | case 0xEE: /* out %al,(%dx) */ | |
262 | insnlen += 1; | |
263 | break; | |
264 | default: | |
265 | /* OK, we don't know what this is, can't emulate. */ | |
266 | return 0; | |
267 | } | |
268 | ||
269 | /* If it was an "IN" instruction, they expect the result to be read | |
270 | * into %eax, so we change %eax. We always return all-ones, which | |
271 | * traditionally means "there's nothing there". */ | |
272 | if (in) { | |
273 | /* Lower bit tells is whether it's a 16 or 32 bit access */ | |
274 | if (insn & 0x1) | |
275 | lg->regs->eax = 0xFFFFFFFF; | |
276 | else | |
277 | lg->regs->eax |= (0xFFFF << shift); | |
278 | } | |
279 | /* Finally, we've "done" the instruction, so move past it. */ | |
280 | lg->regs->eip += insnlen; | |
281 | /* Success! */ | |
282 | return 1; | |
283 | } | |
284 | ||
285 | /*H:050 Once we've re-enabled interrupts, we look at why the Guest exited. */ | |
73044f05 | 286 | void lguest_arch_handle_trap(struct lg_cpu *cpu) |
625efab1 | 287 | { |
73044f05 | 288 | struct lguest *lg = cpu->lg; |
625efab1 | 289 | switch (lg->regs->trapnum) { |
e1e72965 RR |
290 | case 13: /* We've intercepted a General Protection Fault. */ |
291 | /* Check if this was one of those annoying IN or OUT | |
292 | * instructions which we need to emulate. If so, we just go | |
293 | * back into the Guest after we've done it. */ | |
625efab1 JS |
294 | if (lg->regs->errcode == 0) { |
295 | if (emulate_insn(lg)) | |
296 | return; | |
297 | } | |
298 | break; | |
e1e72965 RR |
299 | case 14: /* We've intercepted a Page Fault. */ |
300 | /* The Guest accessed a virtual address that wasn't mapped. | |
301 | * This happens a lot: we don't actually set up most of the | |
302 | * page tables for the Guest at all when we start: as it runs | |
303 | * it asks for more and more, and we set them up as | |
304 | * required. In this case, we don't even tell the Guest that | |
305 | * the fault happened. | |
306 | * | |
307 | * The errcode tells whether this was a read or a write, and | |
308 | * whether kernel or userspace code. */ | |
625efab1 JS |
309 | if (demand_page(lg, lg->arch.last_pagefault, lg->regs->errcode)) |
310 | return; | |
311 | ||
e1e72965 RR |
312 | /* OK, it's really not there (or not OK): the Guest needs to |
313 | * know. We write out the cr2 value so it knows where the | |
314 | * fault occurred. | |
315 | * | |
316 | * Note that if the Guest were really messed up, this could | |
317 | * happen before it's done the LHCALL_LGUEST_INIT hypercall, so | |
318 | * lg->lguest_data could be NULL */ | |
625efab1 JS |
319 | if (lg->lguest_data && |
320 | put_user(lg->arch.last_pagefault, &lg->lguest_data->cr2)) | |
321 | kill_guest(lg, "Writing cr2"); | |
322 | break; | |
323 | case 7: /* We've intercepted a Device Not Available fault. */ | |
e1e72965 RR |
324 | /* If the Guest doesn't want to know, we already restored the |
325 | * Floating Point Unit, so we just continue without telling | |
326 | * it. */ | |
625efab1 JS |
327 | if (!lg->ts) |
328 | return; | |
329 | break; | |
330 | case 32 ... 255: | |
cc6d4fbc RR |
331 | /* These values mean a real interrupt occurred, in which case |
332 | * the Host handler has already been run. We just do a | |
333 | * friendly check if another process should now be run, then | |
334 | * return to run the Guest again */ | |
625efab1 | 335 | cond_resched(); |
cc6d4fbc RR |
336 | return; |
337 | case LGUEST_TRAP_ENTRY: | |
b410e7b1 JS |
338 | /* Our 'struct hcall_args' maps directly over our regs: we set |
339 | * up the pointer now to indicate a hypercall is pending. */ | |
73044f05 | 340 | cpu->hcall = (struct hcall_args *)lg->regs; |
625efab1 JS |
341 | return; |
342 | } | |
343 | ||
344 | /* We didn't handle the trap, so it needs to go to the Guest. */ | |
177e449d | 345 | if (!deliver_trap(cpu, lg->regs->trapnum)) |
625efab1 JS |
346 | /* If the Guest doesn't have a handler (either it hasn't |
347 | * registered any yet, or it's one of the faults we don't let | |
348 | * it handle), it dies with a cryptic error message. */ | |
349 | kill_guest(lg, "unhandled trap %li at %#lx (%#lx)", | |
350 | lg->regs->trapnum, lg->regs->eip, | |
351 | lg->regs->trapnum == 14 ? lg->arch.last_pagefault | |
352 | : lg->regs->errcode); | |
353 | } | |
354 | ||
355 | /* Now we can look at each of the routines this calls, in increasing order of | |
356 | * complexity: do_hypercalls(), emulate_insn(), maybe_do_interrupt(), | |
357 | * deliver_trap() and demand_page(). After all those, we'll be ready to | |
358 | * examine the Switcher, and our philosophical understanding of the Host/Guest | |
359 | * duality will be complete. :*/ | |
360 | static void adjust_pge(void *on) | |
361 | { | |
362 | if (on) | |
363 | write_cr4(read_cr4() | X86_CR4_PGE); | |
364 | else | |
365 | write_cr4(read_cr4() & ~X86_CR4_PGE); | |
366 | } | |
367 | ||
368 | /*H:020 Now the Switcher is mapped and every thing else is ready, we need to do | |
369 | * some more i386-specific initialization. */ | |
370 | void __init lguest_arch_host_init(void) | |
371 | { | |
372 | int i; | |
373 | ||
374 | /* Most of the i386/switcher.S doesn't care that it's been moved; on | |
375 | * Intel, jumps are relative, and it doesn't access any references to | |
376 | * external code or data. | |
377 | * | |
378 | * The only exception is the interrupt handlers in switcher.S: their | |
379 | * addresses are placed in a table (default_idt_entries), so we need to | |
380 | * update the table with the new addresses. switcher_offset() is a | |
381 | * convenience function which returns the distance between the builtin | |
382 | * switcher code and the high-mapped copy we just made. */ | |
383 | for (i = 0; i < IDT_ENTRIES; i++) | |
384 | default_idt_entries[i] += switcher_offset(); | |
385 | ||
386 | /* | |
387 | * Set up the Switcher's per-cpu areas. | |
388 | * | |
389 | * Each CPU gets two pages of its own within the high-mapped region | |
390 | * (aka. "struct lguest_pages"). Much of this can be initialized now, | |
391 | * but some depends on what Guest we are running (which is set up in | |
392 | * copy_in_guest_info()). | |
393 | */ | |
394 | for_each_possible_cpu(i) { | |
395 | /* lguest_pages() returns this CPU's two pages. */ | |
396 | struct lguest_pages *pages = lguest_pages(i); | |
397 | /* This is a convenience pointer to make the code fit one | |
398 | * statement to a line. */ | |
399 | struct lguest_ro_state *state = &pages->state; | |
400 | ||
401 | /* The Global Descriptor Table: the Host has a different one | |
402 | * for each CPU. We keep a descriptor for the GDT which says | |
403 | * where it is and how big it is (the size is actually the last | |
404 | * byte, not the size, hence the "-1"). */ | |
405 | state->host_gdt_desc.size = GDT_SIZE-1; | |
406 | state->host_gdt_desc.address = (long)get_cpu_gdt_table(i); | |
407 | ||
408 | /* All CPUs on the Host use the same Interrupt Descriptor | |
409 | * Table, so we just use store_idt(), which gets this CPU's IDT | |
410 | * descriptor. */ | |
411 | store_idt(&state->host_idt_desc); | |
412 | ||
413 | /* The descriptors for the Guest's GDT and IDT can be filled | |
414 | * out now, too. We copy the GDT & IDT into ->guest_gdt and | |
415 | * ->guest_idt before actually running the Guest. */ | |
416 | state->guest_idt_desc.size = sizeof(state->guest_idt)-1; | |
417 | state->guest_idt_desc.address = (long)&state->guest_idt; | |
418 | state->guest_gdt_desc.size = sizeof(state->guest_gdt)-1; | |
419 | state->guest_gdt_desc.address = (long)&state->guest_gdt; | |
420 | ||
421 | /* We know where we want the stack to be when the Guest enters | |
422 | * the switcher: in pages->regs. The stack grows upwards, so | |
423 | * we start it at the end of that structure. */ | |
424 | state->guest_tss.esp0 = (long)(&pages->regs + 1); | |
425 | /* And this is the GDT entry to use for the stack: we keep a | |
426 | * couple of special LGUEST entries. */ | |
427 | state->guest_tss.ss0 = LGUEST_DS; | |
428 | ||
429 | /* x86 can have a finegrained bitmap which indicates what I/O | |
430 | * ports the process can use. We set it to the end of our | |
431 | * structure, meaning "none". */ | |
432 | state->guest_tss.io_bitmap_base = sizeof(state->guest_tss); | |
433 | ||
434 | /* Some GDT entries are the same across all Guests, so we can | |
435 | * set them up now. */ | |
436 | setup_default_gdt_entries(state); | |
437 | /* Most IDT entries are the same for all Guests, too.*/ | |
438 | setup_default_idt_entries(state, default_idt_entries); | |
439 | ||
440 | /* The Host needs to be able to use the LGUEST segments on this | |
441 | * CPU, too, so put them in the Host GDT. */ | |
442 | get_cpu_gdt_table(i)[GDT_ENTRY_LGUEST_CS] = FULL_EXEC_SEGMENT; | |
443 | get_cpu_gdt_table(i)[GDT_ENTRY_LGUEST_DS] = FULL_SEGMENT; | |
444 | } | |
445 | ||
446 | /* In the Switcher, we want the %cs segment register to use the | |
447 | * LGUEST_CS GDT entry: we've put that in the Host and Guest GDTs, so | |
448 | * it will be undisturbed when we switch. To change %cs and jump we | |
449 | * need this structure to feed to Intel's "lcall" instruction. */ | |
450 | lguest_entry.offset = (long)switch_to_guest + switcher_offset(); | |
451 | lguest_entry.segment = LGUEST_CS; | |
452 | ||
453 | /* Finally, we need to turn off "Page Global Enable". PGE is an | |
454 | * optimization where page table entries are specially marked to show | |
455 | * they never change. The Host kernel marks all the kernel pages this | |
456 | * way because it's always present, even when userspace is running. | |
457 | * | |
458 | * Lguest breaks this: unbeknownst to the rest of the Host kernel, we | |
459 | * switch to the Guest kernel. If you don't disable this on all CPUs, | |
460 | * you'll get really weird bugs that you'll chase for two days. | |
461 | * | |
462 | * I used to turn PGE off every time we switched to the Guest and back | |
463 | * on when we return, but that slowed the Switcher down noticibly. */ | |
464 | ||
465 | /* We don't need the complexity of CPUs coming and going while we're | |
466 | * doing this. */ | |
86ef5c9a | 467 | get_online_cpus(); |
625efab1 JS |
468 | if (cpu_has_pge) { /* We have a broader idea of "global". */ |
469 | /* Remember that this was originally set (for cleanup). */ | |
470 | cpu_had_pge = 1; | |
471 | /* adjust_pge is a helper function which sets or unsets the PGE | |
472 | * bit on its CPU, depending on the argument (0 == unset). */ | |
473 | on_each_cpu(adjust_pge, (void *)0, 0, 1); | |
474 | /* Turn off the feature in the global feature set. */ | |
475 | clear_bit(X86_FEATURE_PGE, boot_cpu_data.x86_capability); | |
476 | } | |
86ef5c9a | 477 | put_online_cpus(); |
625efab1 JS |
478 | }; |
479 | /*:*/ | |
480 | ||
481 | void __exit lguest_arch_host_fini(void) | |
482 | { | |
483 | /* If we had PGE before we started, turn it back on now. */ | |
86ef5c9a | 484 | get_online_cpus(); |
625efab1 JS |
485 | if (cpu_had_pge) { |
486 | set_bit(X86_FEATURE_PGE, boot_cpu_data.x86_capability); | |
487 | /* adjust_pge's argument "1" means set PGE. */ | |
488 | on_each_cpu(adjust_pge, (void *)1, 0, 1); | |
489 | } | |
86ef5c9a | 490 | put_online_cpus(); |
625efab1 | 491 | } |
b410e7b1 JS |
492 | |
493 | ||
494 | /*H:122 The i386-specific hypercalls simply farm out to the right functions. */ | |
73044f05 | 495 | int lguest_arch_do_hcall(struct lg_cpu *cpu, struct hcall_args *args) |
b410e7b1 | 496 | { |
73044f05 GOC |
497 | struct lguest *lg = cpu->lg; |
498 | ||
b410e7b1 JS |
499 | switch (args->arg0) { |
500 | case LHCALL_LOAD_GDT: | |
501 | load_guest_gdt(lg, args->arg1, args->arg2); | |
502 | break; | |
503 | case LHCALL_LOAD_IDT_ENTRY: | |
504 | load_guest_idt_entry(lg, args->arg1, args->arg2, args->arg3); | |
505 | break; | |
506 | case LHCALL_LOAD_TLS: | |
507 | guest_load_tls(lg, args->arg1); | |
508 | break; | |
509 | default: | |
510 | /* Bad Guest. Bad! */ | |
511 | return -EIO; | |
512 | } | |
513 | return 0; | |
514 | } | |
515 | ||
516 | /*H:126 i386-specific hypercall initialization: */ | |
73044f05 | 517 | int lguest_arch_init_hypercalls(struct lg_cpu *cpu) |
b410e7b1 JS |
518 | { |
519 | u32 tsc_speed; | |
73044f05 | 520 | struct lguest *lg = cpu->lg; |
b410e7b1 JS |
521 | |
522 | /* The pointer to the Guest's "struct lguest_data" is the only | |
523 | * argument. We check that address now. */ | |
73044f05 | 524 | if (!lguest_address_ok(lg, cpu->hcall->arg1, sizeof(*lg->lguest_data))) |
b410e7b1 JS |
525 | return -EFAULT; |
526 | ||
527 | /* Having checked it, we simply set lg->lguest_data to point straight | |
528 | * into the Launcher's memory at the right place and then use | |
529 | * copy_to_user/from_user from now on, instead of lgread/write. I put | |
530 | * this in to show that I'm not immune to writing stupid | |
531 | * optimizations. */ | |
73044f05 | 532 | lg->lguest_data = lg->mem_base + cpu->hcall->arg1; |
b410e7b1 JS |
533 | |
534 | /* We insist that the Time Stamp Counter exist and doesn't change with | |
535 | * cpu frequency. Some devious chip manufacturers decided that TSC | |
536 | * changes could be handled in software. I decided that time going | |
537 | * backwards might be good for benchmarks, but it's bad for users. | |
538 | * | |
539 | * We also insist that the TSC be stable: the kernel detects unreliable | |
540 | * TSCs for its own purposes, and we use that here. */ | |
541 | if (boot_cpu_has(X86_FEATURE_CONSTANT_TSC) && !check_tsc_unstable()) | |
542 | tsc_speed = tsc_khz; | |
543 | else | |
544 | tsc_speed = 0; | |
545 | if (put_user(tsc_speed, &lg->lguest_data->tsc_khz)) | |
546 | return -EFAULT; | |
547 | ||
c18acd73 RR |
548 | /* The interrupt code might not like the system call vector. */ |
549 | if (!check_syscall_vector(lg)) | |
550 | kill_guest(lg, "bad syscall vector"); | |
551 | ||
b410e7b1 JS |
552 | return 0; |
553 | } | |
d612cde0 JS |
554 | |
555 | /*L:030 lguest_arch_setup_regs() | |
556 | * | |
557 | * Most of the Guest's registers are left alone: we used get_zeroed_page() to | |
558 | * allocate the structure, so they will be 0. */ | |
559 | void lguest_arch_setup_regs(struct lguest *lg, unsigned long start) | |
560 | { | |
561 | struct lguest_regs *regs = lg->regs; | |
562 | ||
563 | /* There are four "segment" registers which the Guest needs to boot: | |
564 | * The "code segment" register (cs) refers to the kernel code segment | |
565 | * __KERNEL_CS, and the "data", "extra" and "stack" segment registers | |
566 | * refer to the kernel data segment __KERNEL_DS. | |
567 | * | |
568 | * The privilege level is packed into the lower bits. The Guest runs | |
569 | * at privilege level 1 (GUEST_PL).*/ | |
570 | regs->ds = regs->es = regs->ss = __KERNEL_DS|GUEST_PL; | |
571 | regs->cs = __KERNEL_CS|GUEST_PL; | |
572 | ||
573 | /* The "eflags" register contains miscellaneous flags. Bit 1 (0x002) | |
574 | * is supposed to always be "1". Bit 9 (0x200) controls whether | |
575 | * interrupts are enabled. We always leave interrupts enabled while | |
576 | * running the Guest. */ | |
25c47bb3 | 577 | regs->eflags = X86_EFLAGS_IF | 0x2; |
d612cde0 JS |
578 | |
579 | /* The "Extended Instruction Pointer" register says where the Guest is | |
580 | * running. */ | |
581 | regs->eip = start; | |
582 | ||
583 | /* %esi points to our boot information, at physical address 0, so don't | |
584 | * touch it. */ | |
e1e72965 | 585 | |
d612cde0 JS |
586 | /* There are a couple of GDT entries the Guest expects when first |
587 | * booting. */ | |
d612cde0 JS |
588 | setup_guest_gdt(lg); |
589 | } |