projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge remote-tracking branch 'mkp-scsi/4.8/scsi-fixes' into fixes
[deliverable/linux.git] / drivers / media / dvb-frontends / dvb-pll.c
CommitLineData
1da177e4 1/*
1da177e4
LT		 2 * descriptions + helper functions for simple dvb plls.
3 *
4 * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19 */
20
5a0e3ad6 21#include <linux/slab.h>
1da177e4
LT		 22#include <linux/module.h>
23#include <linux/dvb/frontend.h>
24#include <asm/types.h>
25
26#include "dvb-pll.h"
27
05a4611b
MK		 28struct dvb_pll_priv {
29 /* pll number */
30 int nr;
31
32 /* i2c details */
33 int pll_i2c_address;
34 struct i2c_adapter *i2c;
35
36 /* the PLL descriptor */
548146fb 37 const struct dvb_pll_desc *pll_desc;
05a4611b
MK		 38
39 /* cached frequency/bandwidth */
40 u32 frequency;
41 u32 bandwidth;
42};
43
ff3e7dd5 44#define DVB_PLL_MAX 64
05a4611b
MK		 45
46static unsigned int dvb_pll_devcount;
47
ff699e6b 48static int debug;
05a4611b
MK		 49module_param(debug, int, 0644);
50MODULE_PARM_DESC(debug, "enable verbose debug messages");
51
704e39bf
MK		 52static unsigned int id[DVB_PLL_MAX] =
53 { [ 0 ... (DVB_PLL_MAX-1) ] = DVB_PLL_UNDEFINED };
54module_param_array(id, int, NULL, 0644);
55MODULE_PARM_DESC(id, "force pll id to use (DEBUG ONLY)");
56
05a4611b
MK		 57/* ----------------------------------------------------------- */
58
47a9991e 59struct dvb_pll_desc {
548146fb 60 const char *name;
47a9991e
MK		 61 u32 min;
62 u32 max;
63 u32 iffreq;
80d8d498 64 void (*set)(struct dvb_frontend *fe, u8 *buf);
47a9991e 65 u8 *initdata;
2b74334d 66 u8 *initdata2;
47a9991e
MK		 67 u8 *sleepdata;
68 int count;
69 struct {
70 u32 limit;
71 u32 stepsize;
72 u8 config;
73 u8 cb;
548146fb 74 } entries[];
47a9991e
MK		 75};
76
1da177e4
LT		 77/* ----------------------------------------------------------- */
78/* descriptions */
79
548146fb 80static const struct dvb_pll_desc dvb_pll_thomson_dtt7579 = {
1da177e4
LT		 81 .name = "Thomson dtt7579",
82 .min = 177000000,
83 .max = 858000000,
df78cb0a 84 .iffreq= 36166667,
d519dcf6
TP		 85 .sleepdata = (u8[]){ 2, 0xb4, 0x03 },
86 .count = 4,
1da177e4 87 .entries = {
df78cb0a
TP		 88 { 443250000, 166667, 0xb4, 0x02 },
89 { 542000000, 166667, 0xb4, 0x08 },
90 { 771000000, 166667, 0xbc, 0x08 },
91 { 999999999, 166667, 0xf4, 0x08 },
1da177e4
LT		 92 },
93};
1da177e4 94
80d8d498 95static void thomson_dtt759x_bw(struct dvb_frontend *fe, u8 *buf)
1da177e4 96{
80d8d498
MCC		 97 u32 bw = fe->dtv_property_cache.bandwidth_hz;
98 if (bw == 7000000)
1da177e4
LT		 99 buf[3] |= 0x10;
100}
101
548146fb 102static const struct dvb_pll_desc dvb_pll_thomson_dtt759x = {
1da177e4
LT		 103 .name = "Thomson dtt759x",
104 .min = 177000000,
105 .max = 896000000,
77d67504 106 .set = thomson_dtt759x_bw,
df78cb0a 107 .iffreq= 36166667,
d519dcf6
TP		 108 .sleepdata = (u8[]){ 2, 0x84, 0x03 },
109 .count = 5,
1da177e4 110 .entries = {
df78cb0a
TP		 111 { 264000000, 166667, 0xb4, 0x02 },
112 { 470000000, 166667, 0xbc, 0x02 },
113 { 735000000, 166667, 0xbc, 0x08 },
114 { 835000000, 166667, 0xf4, 0x08 },
115 { 999999999, 166667, 0xfc, 0x08 },
1da177e4
LT		 116 },
117};
1da177e4 118
5fb67074
PC		 119static void thomson_dtt7520x_bw(struct dvb_frontend *fe, u8 *buf)
120{
121 u32 bw = fe->dtv_property_cache.bandwidth_hz;
122 if (bw == 8000000)
123 buf[3] ^= 0x10;
124}
125
548146fb 126static const struct dvb_pll_desc dvb_pll_thomson_dtt7520x = {
5fb67074
PC		 127 .name = "Thomson dtt7520x",
128 .min = 185000000,
129 .max = 900000000,
130 .set = thomson_dtt7520x_bw,
131 .iffreq = 36166667,
132 .count = 7,
133 .entries = {
134 { 305000000, 166667, 0xb4, 0x12 },
135 { 405000000, 166667, 0xbc, 0x12 },
136 { 445000000, 166667, 0xbc, 0x12 },
137 { 465000000, 166667, 0xf4, 0x18 },
138 { 735000000, 166667, 0xfc, 0x18 },
139 { 835000000, 166667, 0xbc, 0x18 },
140 { 999999999, 166667, 0xfc, 0x18 },
141 },
142};
143
548146fb 144static const struct dvb_pll_desc dvb_pll_lg_z201 = {
1da177e4
LT		 145 .name = "LG z201",
146 .min = 174000000,
147 .max = 862000000,
df78cb0a 148 .iffreq= 36166667,
d519dcf6
TP		 149 .sleepdata = (u8[]){ 2, 0xbc, 0x03 },
150 .count = 5,
1da177e4 151 .entries = {
df78cb0a
TP		 152 { 157500000, 166667, 0xbc, 0x01 },
153 { 443250000, 166667, 0xbc, 0x02 },
154 { 542000000, 166667, 0xbc, 0x04 },
155 { 830000000, 166667, 0xf4, 0x04 },
156 { 999999999, 166667, 0xfc, 0x04 },
1da177e4
LT		 157 },
158};
1da177e4 159
548146fb 160static const struct dvb_pll_desc dvb_pll_unknown_1 = {
1da177e4
LT		 161 .name = "unknown 1", /* used by dntv live dvb-t */
162 .min = 174000000,
163 .max = 862000000,
df78cb0a 164 .iffreq= 36166667,
1da177e4
LT		 165 .count = 9,
166 .entries = {
df78cb0a
TP		 167 { 150000000, 166667, 0xb4, 0x01 },
168 { 173000000, 166667, 0xbc, 0x01 },
169 { 250000000, 166667, 0xb4, 0x02 },
170 { 400000000, 166667, 0xbc, 0x02 },
171 { 420000000, 166667, 0xf4, 0x02 },
172 { 470000000, 166667, 0xfc, 0x02 },
173 { 600000000, 166667, 0xbc, 0x08 },
174 { 730000000, 166667, 0xf4, 0x08 },
175 { 999999999, 166667, 0xfc, 0x08 },
1da177e4
LT		 176 },
177};
1da177e4 178
776338e1
JS		 179/* Infineon TUA6010XS
180 * used in Thomson Cable Tuner
181 */
548146fb 182static const struct dvb_pll_desc dvb_pll_tua6010xs = {
776338e1
JS		 183 .name = "Infineon TUA6010XS",
184 .min = 44250000,
185 .max = 858000000,
df78cb0a 186 .iffreq= 36125000,
776338e1
JS		 187 .count = 3,
188 .entries = {
df78cb0a
TP		 189 { 115750000, 62500, 0x8e, 0x03 },
190 { 403250000, 62500, 0x8e, 0x06 },
191 { 999999999, 62500, 0x8e, 0x85 },
776338e1
JS		 192 },
193};
776338e1
JS		 194
195/* Panasonic env57h1xd5 (some Philips PLL ?) */
548146fb 196static const struct dvb_pll_desc dvb_pll_env57h1xd5 = {
776338e1
JS		 197 .name = "Panasonic ENV57H1XD5",
198 .min = 44250000,
199 .max = 858000000,
df78cb0a 200 .iffreq= 36125000,
776338e1
JS		 201 .count = 4,
202 .entries = {
df78cb0a
TP		 203 { 153000000, 166667, 0xc2, 0x41 },
204 { 470000000, 166667, 0xc2, 0x42 },
205 { 526000000, 166667, 0xc2, 0x84 },
206 { 999999999, 166667, 0xc2, 0xa4 },
776338e1
JS		 207 },
208};
776338e1
JS		 209
210/* Philips TDA6650/TDA6651
211 * used in Panasonic ENV77H11D5
212 */
80d8d498 213static void tda665x_bw(struct dvb_frontend *fe, u8 *buf)
776338e1 214{
80d8d498
MCC		 215 u32 bw = fe->dtv_property_cache.bandwidth_hz;
216 if (bw == 8000000)
776338e1
JS		 217 buf[3] |= 0x08;
218}
219
548146fb 220static const struct dvb_pll_desc dvb_pll_tda665x = {
776338e1
JS		 221 .name = "Philips TDA6650/TDA6651",
222 .min = 44250000,
223 .max = 858000000,
77d67504 224 .set = tda665x_bw,
df78cb0a 225 .iffreq= 36166667,
fbfee868 226 .initdata = (u8[]){ 4, 0x0b, 0xf5, 0x85, 0xab },
776338e1
JS		 227 .count = 12,
228 .entries = {
df78cb0a
TP		 229 { 93834000, 166667, 0xca, 0x61 /* 011 0 0 0 01 */ },
230 { 123834000, 166667, 0xca, 0xa1 /* 101 0 0 0 01 */ },
231 { 161000000, 166667, 0xca, 0xa1 /* 101 0 0 0 01 */ },
232 { 163834000, 166667, 0xca, 0xc2 /* 110 0 0 0 10 */ },
233 { 253834000, 166667, 0xca, 0x62 /* 011 0 0 0 10 */ },
234 { 383834000, 166667, 0xca, 0xa2 /* 101 0 0 0 10 */ },
235 { 443834000, 166667, 0xca, 0xc2 /* 110 0 0 0 10 */ },
236 { 444000000, 166667, 0xca, 0xc4 /* 110 0 0 1 00 */ },
237 { 583834000, 166667, 0xca, 0x64 /* 011 0 0 1 00 */ },
238 { 793834000, 166667, 0xca, 0xa4 /* 101 0 0 1 00 */ },
239 { 444834000, 166667, 0xca, 0xc4 /* 110 0 0 1 00 */ },
240 { 861000000, 166667, 0xca, 0xe4 /* 111 0 0 1 00 */ },
776338e1
JS		 241 }
242};
776338e1
JS		 243
244/* Infineon TUA6034
245 * used in LG TDTP E102P
246 */
80d8d498 247static void tua6034_bw(struct dvb_frontend *fe, u8 *buf)
776338e1 248{
80d8d498
MCC		 249 u32 bw = fe->dtv_property_cache.bandwidth_hz;
250 if (bw == 7000000)
776338e1
JS		 251 buf[3] |= 0x08;
252}
253
548146fb 254static const struct dvb_pll_desc dvb_pll_tua6034 = {
776338e1
JS		 255 .name = "Infineon TUA6034",
256 .min = 44250000,
257 .max = 858000000,
df78cb0a 258 .iffreq= 36166667,
776338e1 259 .count = 3,
77d67504 260 .set = tua6034_bw,
776338e1 261 .entries = {
df78cb0a
TP		 262 { 174500000, 62500, 0xce, 0x01 },
263 { 230000000, 62500, 0xce, 0x02 },
264 { 999999999, 62500, 0xce, 0x04 },
776338e1
JS		 265 },
266};
776338e1 267
0589b8e4
PB		 268/* ALPS TDED4
269 * used in Nebula-Cards and USB boxes
270 */
80d8d498 271static void tded4_bw(struct dvb_frontend *fe, u8 *buf)
0589b8e4 272{
80d8d498
MCC		 273 u32 bw = fe->dtv_property_cache.bandwidth_hz;
274 if (bw == 8000000)
0589b8e4
PB		 275 buf[3] |= 0x04;
276}
277
548146fb 278static const struct dvb_pll_desc dvb_pll_tded4 = {
0589b8e4
PB		 279 .name = "ALPS TDED4",
280 .min = 47000000,
281 .max = 863000000,
df78cb0a 282 .iffreq= 36166667,
77d67504 283 .set = tded4_bw,
0589b8e4
PB		 284 .count = 4,
285 .entries = {
df78cb0a
TP		 286 { 153000000, 166667, 0x85, 0x01 },
287 { 470000000, 166667, 0x85, 0x02 },
288 { 823000000, 166667, 0x85, 0x08 },
289 { 999999999, 166667, 0x85, 0x88 },
0589b8e4
PB		 290 }
291};
0589b8e4 292
147418c9
KL		 293/* ALPS TDHU2
294 * used in AverTVHD MCE A180
295 */
548146fb 296static const struct dvb_pll_desc dvb_pll_tdhu2 = {
147418c9
KL		 297 .name = "ALPS TDHU2",
298 .min = 54000000,
299 .max = 864000000,
df78cb0a 300 .iffreq= 44000000,
147418c9
KL		 301 .count = 4,
302 .entries = {
df78cb0a
TP		 303 { 162000000, 62500, 0x85, 0x01 },
304 { 426000000, 62500, 0x85, 0x02 },
305 { 782000000, 62500, 0x85, 0x08 },
306 { 999999999, 62500, 0x85, 0x88 },
147418c9
KL		 307 }
308};
147418c9 309
d76a6179 310/* Samsung TBMV30111IN / TBMV30712IN1
147418c9
KL		 311 * used in Air2PC ATSC - 2nd generation (nxt2002)
312 */
548146fb 313static const struct dvb_pll_desc dvb_pll_samsung_tbmv = {
28f3d4b3 314 .name = "Samsung TBMV30111IN / TBMV30712IN1",
147418c9
KL		 315 .min = 54000000,
316 .max = 860000000,
df78cb0a 317 .iffreq= 44000000,
17c37efb 318 .count = 6,
147418c9 319 .entries = {
df78cb0a
TP		 320 { 172000000, 166667, 0xb4, 0x01 },
321 { 214000000, 166667, 0xb4, 0x02 },
322 { 467000000, 166667, 0xbc, 0x02 },
323 { 721000000, 166667, 0xbc, 0x08 },
324 { 841000000, 166667, 0xf4, 0x08 },
325 { 999999999, 166667, 0xfc, 0x02 },
147418c9
KL		 326 }
327};
147418c9 328
f8bf134d
RP		 329/*
330 * Philips SD1878 Tuner.
331 */
548146fb 332static const struct dvb_pll_desc dvb_pll_philips_sd1878_tda8261 = {
f8bf134d
RP		 333 .name = "Philips SD1878",
334 .min = 950000,
335 .max = 2150000,
df78cb0a 336 .iffreq= 249, /* zero-IF, offset 249 is to round up */
f8bf134d
RP		 337 .count = 4,
338 .entries = {
df78cb0a 339 { 1250000, 500, 0xc4, 0x00},
b3332a98 340 { 1450000, 500, 0xc4, 0x40},
df78cb0a
TP		 341 { 2050000, 500, 0xc4, 0x80},
342 { 2150000, 500, 0xc4, 0xc0},
f8bf134d
RP		 343 },
344};
f8bf134d 345
80d8d498 346static void opera1_bw(struct dvb_frontend *fe, u8 *buf)
941491f3 347{
80d8d498 348 struct dtv_frontend_properties *c = &fe->dtv_property_cache;
2b74334d 349 struct dvb_pll_priv *priv = fe->tuner_priv;
80d8d498 350 u32 b_w = (c->symbol_rate * 27) / 32000;
2b74334d
MP		 351 struct i2c_msg msg = {
352 .addr = priv->pll_i2c_address,
353 .flags = 0,
354 .buf = buf,
355 .len = 4
356 };
357 int result;
358 u8 lpf;
359
360 if (fe->ops.i2c_gate_ctrl)
361 fe->ops.i2c_gate_ctrl(fe, 1);
362
363 result = i2c_transfer(priv->i2c, &msg, 1);
364 if (result != 1)
365 printk(KERN_ERR "%s: i2c_transfer failed:%d",
366 __func__, result);
367
368 if (b_w <= 10000)
369 lpf = 0xc;
370 else if (b_w <= 12000)
371 lpf = 0x2;
372 else if (b_w <= 14000)
373 lpf = 0xa;
374 else if (b_w <= 16000)
375 lpf = 0x6;
376 else if (b_w <= 18000)
377 lpf = 0xe;
378 else if (b_w <= 20000)
379 lpf = 0x1;
380 else if (b_w <= 22000)
381 lpf = 0x9;
382 else if (b_w <= 24000)
383 lpf = 0x5;
384 else if (b_w <= 26000)
385 lpf = 0xd;
386 else if (b_w <= 28000)
387 lpf = 0x3;
388 else
389 lpf = 0xb;
390 buf[2] ^= 0x1c; /* Flip bits 3-5 */
391 /* Set lpf */
392 buf[2] |= ((lpf >> 2) & 0x3) << 3;
393 buf[3] |= (lpf & 0x3) << 2;
394
395 return;
941491f3
MG		 396}
397
548146fb 398static const struct dvb_pll_desc dvb_pll_opera1 = {
941491f3
MG		 399 .name = "Opera Tuner",
400 .min = 900000,
401 .max = 2250000,
2b74334d
MP		 402 .initdata = (u8[]){ 4, 0x08, 0xe5, 0xe1, 0x00 },
403 .initdata2 = (u8[]){ 4, 0x08, 0xe5, 0xe5, 0x00 },
941491f3 404 .iffreq= 0,
77d67504 405 .set = opera1_bw,
941491f3
MG		 406 .count = 8,
407 .entries = {
2b74334d
MP		 408 { 1064000, 500, 0xf9, 0xc2 },
409 { 1169000, 500, 0xf9, 0xe2 },
410 { 1299000, 500, 0xf9, 0x20 },
411 { 1444000, 500, 0xf9, 0x40 },
412 { 1606000, 500, 0xf9, 0x60 },
413 { 1777000, 500, 0xf9, 0x80 },
414 { 1941000, 500, 0xf9, 0xa0 },
415 { 2250000, 500, 0xf9, 0xc0 },
941491f3
MG		 416 }
417};
47a9991e 418
80d8d498 419static void samsung_dtos403ih102a_set(struct dvb_frontend *fe, u8 *buf)
139dfeb2
AP		 420{
421 struct dvb_pll_priv *priv = fe->tuner_priv;
422 struct i2c_msg msg = {
423 .addr = priv->pll_i2c_address,
424 .flags = 0,
425 .buf = buf,
426 .len = 4
427 };
428 int result;
429
430 if (fe->ops.i2c_gate_ctrl)
431 fe->ops.i2c_gate_ctrl(fe, 1);
432
433 result = i2c_transfer(priv->i2c, &msg, 1);
434 if (result != 1)
435 printk(KERN_ERR "%s: i2c_transfer failed:%d",
436 __func__, result);
437
438 buf[2] = 0x9e;
439 buf[3] = 0x90;
440
441 return;
442}
443
444/* unknown pll used in Samsung DTOS403IH102A DVB-C tuner */
548146fb 445static const struct dvb_pll_desc dvb_pll_samsung_dtos403ih102a = {
139dfeb2
AP		 446 .name = "Samsung DTOS403IH102A",
447 .min = 44250000,
448 .max = 858000000,
449 .iffreq = 36125000,
450 .count = 8,
451 .set = samsung_dtos403ih102a_set,
452 .entries = {
453 { 135000000, 62500, 0xbe, 0x01 },
454 { 177000000, 62500, 0xf6, 0x01 },
455 { 370000000, 62500, 0xbe, 0x02 },
456 { 450000000, 62500, 0xf6, 0x02 },
457 { 466000000, 62500, 0xfe, 0x02 },
458 { 538000000, 62500, 0xbe, 0x08 },
459 { 826000000, 62500, 0xf6, 0x08 },
460 { 999999999, 62500, 0xfe, 0x08 },
461 }
462};
463
a104ed07 464/* Samsung TDTC9251DH0 DVB-T NIM, as used on AirStar 2 */
548146fb 465static const struct dvb_pll_desc dvb_pll_samsung_tdtc9251dh0 = {
a104ed07
TP		 466 .name = "Samsung TDTC9251DH0",
467 .min = 48000000,
468 .max = 863000000,
469 .iffreq = 36166667,
470 .count = 3,
471 .entries = {
472 { 157500000, 166667, 0xcc, 0x09 },
473 { 443000000, 166667, 0xcc, 0x0a },
474 { 863000000, 166667, 0xcc, 0x08 },
475 }
476};
477
f52c4853 478/* Samsung TBDU18132 DVB-S NIM with TSA5059 PLL, used in SkyStar2 DVB-S 2.3 */
548146fb 479static const struct dvb_pll_desc dvb_pll_samsung_tbdu18132 = {
f52c4853
TP		 480 .name = "Samsung TBDU18132",
481 .min = 950000,
482 .max = 2150000, /* guesses */
483 .iffreq = 0,
484 .count = 2,
485 .entries = {
486 { 1550000, 125, 0x84, 0x82 },
487 { 4095937, 125, 0x84, 0x80 },
488 }
489 /* TSA5059 PLL has a 17 bit divisor rather than the 15 bits supported
490 * by this driver. The two extra bits are 0x60 in the third byte. 15
491 * bits is enough for over 4 GHz, which is enough to cover the range
492 * of this tuner. We could use the additional divisor bits by adding
493 * more entries, e.g.
494 { 0x0ffff * 125 + 125/2, 125, 0x84 | 0x20, },
495 { 0x17fff * 125 + 125/2, 125, 0x84 | 0x40, },
496 { 0x1ffff * 125 + 125/2, 125, 0x84 | 0x60, }, */
497};
498
9d5d75a9 499/* Samsung TBMU24112 DVB-S NIM with SL1935 zero-IF tuner */
548146fb 500static const struct dvb_pll_desc dvb_pll_samsung_tbmu24112 = {
9d5d75a9
TP		 501 .name = "Samsung TBMU24112",
502 .min = 950000,
503 .max = 2150000, /* guesses */
504 .iffreq = 0,
505 .count = 2,
506 .entries = {
507 { 1500000, 125, 0x84, 0x18 },
508 { 9999999, 125, 0x84, 0x08 },
509 }
510};
511
d799ce57
TP		 512/* Alps TDEE4 DVB-C NIM, used on Cablestar 2 */
513/* byte 4 : 1 * * AGD R3 R2 R1 R0
514 * byte 5 : C1 * RE RTS BS4 BS3 BS2 BS1
515 * AGD = 1, R3 R2 R1 R0 = 0 1 0 1 => byte 4 = 1**10101 = 0x95
516 * Range(MHz) C1 * RE RTS BS4 BS3 BS2 BS1 Byte 5
517 * 47 - 153 0 * 0 0 0 0 0 1 0x01
518 * 153 - 430 0 * 0 0 0 0 1 0 0x02
519 * 430 - 822 0 * 0 0 1 0 0 0 0x08
520 * 822 - 862 1 * 0 0 1 0 0 0 0x88 */
548146fb 521static const struct dvb_pll_desc dvb_pll_alps_tdee4 = {
d799ce57
TP		 522 .name = "ALPS TDEE4",
523 .min = 47000000,
524 .max = 862000000,
525 .iffreq = 36125000,
526 .count = 4,
527 .entries = {
528 { 153000000, 62500, 0x95, 0x01 },
529 { 430000000, 62500, 0x95, 0x02 },
530 { 822000000, 62500, 0x95, 0x08 },
531 { 999999999, 62500, 0x95, 0x88 },
532 }
533};
534
47a9991e
MK		 535/* ----------------------------------------------------------- */
536
548146fb 537static const struct dvb_pll_desc *pll_list[] = {
47a9991e
MK		 538 [DVB_PLL_UNDEFINED] = NULL,
539 [DVB_PLL_THOMSON_DTT7579] = &dvb_pll_thomson_dtt7579,
540 [DVB_PLL_THOMSON_DTT759X] = &dvb_pll_thomson_dtt759x,
5fb67074 541 [DVB_PLL_THOMSON_DTT7520X] = &dvb_pll_thomson_dtt7520x,
47a9991e 542 [DVB_PLL_LG_Z201] = &dvb_pll_lg_z201,
47a9991e
MK		 543 [DVB_PLL_UNKNOWN_1] = &dvb_pll_unknown_1,
544 [DVB_PLL_TUA6010XS] = &dvb_pll_tua6010xs,
545 [DVB_PLL_ENV57H1XD5] = &dvb_pll_env57h1xd5,
546 [DVB_PLL_TUA6034] = &dvb_pll_tua6034,
47a9991e 547 [DVB_PLL_TDA665X] = &dvb_pll_tda665x,
47a9991e 548 [DVB_PLL_TDED4] = &dvb_pll_tded4,
d799ce57 549 [DVB_PLL_TDEE4] = &dvb_pll_alps_tdee4,
47a9991e
MK		 550 [DVB_PLL_TDHU2] = &dvb_pll_tdhu2,
551 [DVB_PLL_SAMSUNG_TBMV] = &dvb_pll_samsung_tbmv,
552 [DVB_PLL_PHILIPS_SD1878_TDA8261] = &dvb_pll_philips_sd1878_tda8261,
47a9991e 553 [DVB_PLL_OPERA1] = &dvb_pll_opera1,
139dfeb2 554 [DVB_PLL_SAMSUNG_DTOS403IH102A] = &dvb_pll_samsung_dtos403ih102a,
a104ed07 555 [DVB_PLL_SAMSUNG_TDTC9251DH0] = &dvb_pll_samsung_tdtc9251dh0,
f52c4853 556 [DVB_PLL_SAMSUNG_TBDU18132] = &dvb_pll_samsung_tbdu18132,
9d5d75a9 557 [DVB_PLL_SAMSUNG_TBMU24112] = &dvb_pll_samsung_tbmu24112,
47a9991e
MK		 558};
559
1da177e4
LT		 560/* ----------------------------------------------------------- */
561/* code */
562
5d7802b2 563static int dvb_pll_configure(struct dvb_frontend *fe, u8 *buf,
80d8d498 564 const u32 frequency)
1da177e4 565{
5d7802b2 566 struct dvb_pll_priv *priv = fe->tuner_priv;
548146fb 567 const struct dvb_pll_desc *desc = priv->pll_desc;
1da177e4
LT		 568 u32 div;
569 int i;
570
80d8d498 571 if (frequency && (frequency < desc->min || frequency > desc->max))
77d67504 572 return -EINVAL;
1da177e4
LT		 573
574 for (i = 0; i < desc->count; i++) {
80d8d498 575 if (frequency > desc->entries[i].limit)
1da177e4
LT		 576 continue;
577 break;
578 }
77d67504 579
1da177e4 580 if (debug)
77d67504 581 printk("pll: %s: freq=%d | i=%d/%d\n", desc->name,
80d8d498 582 frequency, i, desc->count);
272bc4db
AQ		 583 if (i == desc->count)
584 return -EINVAL;
1da177e4 585
80d8d498 586 div = (frequency + desc->iffreq +
77d67504 587 desc->entries[i].stepsize/2) / desc->entries[i].stepsize;
1da177e4
LT		 588 buf[0] = div >> 8;
589 buf[1] = div & 0xff;
ab66b22f
MK		 590 buf[2] = desc->entries[i].config;
591 buf[3] = desc->entries[i].cb;
1da177e4 592
77d67504 593 if (desc->set)
80d8d498 594 desc->set(fe, buf);
1da177e4
LT		 595
596 if (debug)
597 printk("pll: %s: div=%d | buf=0x%02x,0x%02x,0x%02x,0x%02x\n",
598 desc->name, div, buf[0], buf[1], buf[2], buf[3]);
599
89faeefc 600 // calculate the frequency we set it to
df78cb0a 601 return (div * desc->entries[i].stepsize) - desc->iffreq;
1da177e4 602}
1da177e4 603
272bc4db
AQ		 604static int dvb_pll_release(struct dvb_frontend *fe)
605{
2213918a 606 kfree(fe->tuner_priv);
272bc4db
AQ		 607 fe->tuner_priv = NULL;
608 return 0;
609}
610
611static int dvb_pll_sleep(struct dvb_frontend *fe)
612{
613 struct dvb_pll_priv *priv = fe->tuner_priv;
272bc4db 614
c162dff6
CP		 615 if (priv->i2c == NULL)
616 return -EINVAL;
617
d519dcf6
TP		 618 if (priv->pll_desc->sleepdata) {
619 struct i2c_msg msg = { .flags = 0,
620 .addr = priv->pll_i2c_address,
621 .buf = priv->pll_desc->sleepdata + 1,
622 .len = priv->pll_desc->sleepdata[0] };
272bc4db 623
d519dcf6 624 int result;
272bc4db 625
d519dcf6
TP		 626 if (fe->ops.i2c_gate_ctrl)
627 fe->ops.i2c_gate_ctrl(fe, 1);
628 if ((result = i2c_transfer(priv->i2c, &msg, 1)) != 1) {
629 return result;
630 }
631 return 0;
272bc4db 632 }
d519dcf6
TP		 633 /* Shouldn't be called when initdata is NULL, maybe BUG()? */
634 return -EINVAL;
272bc4db
AQ		 635}
636
14d24d14 637static int dvb_pll_set_params(struct dvb_frontend *fe)
272bc4db 638{
80d8d498 639 struct dtv_frontend_properties *c = &fe->dtv_property_cache;
272bc4db
AQ		 640 struct dvb_pll_priv *priv = fe->tuner_priv;
641 u8 buf[4];
642 struct i2c_msg msg =
47ae9ae8
MK		 643 { .addr = priv->pll_i2c_address, .flags = 0,
644 .buf = buf, .len = sizeof(buf) };
272bc4db 645 int result;
77d67504 646 u32 frequency = 0;
272bc4db
AQ		 647
648 if (priv->i2c == NULL)
649 return -EINVAL;
650
80d8d498
MCC		 651 result = dvb_pll_configure(fe, buf, c->frequency);
652 if (result < 0)
272bc4db 653 return result;
89faeefc
MK		 654 else
655 frequency = result;
272bc4db 656
dea74869
PB		 657 if (fe->ops.i2c_gate_ctrl)
658 fe->ops.i2c_gate_ctrl(fe, 1);
272bc4db
AQ		 659 if ((result = i2c_transfer(priv->i2c, &msg, 1)) != 1) {
660 return result;
661 }
662
89faeefc 663 priv->frequency = frequency;
c6f56e7d 664 priv->bandwidth = c->bandwidth_hz;
272bc4db
AQ		 665
666 return 0;
667}
668
47ae9ae8 669static int dvb_pll_calc_regs(struct dvb_frontend *fe,
47ae9ae8 670 u8 *buf, int buf_len)
272bc4db 671{
249fa0b0 672 struct dtv_frontend_properties *c = &fe->dtv_property_cache;
272bc4db
AQ		 673 struct dvb_pll_priv *priv = fe->tuner_priv;
674 int result;
77d67504 675 u32 frequency = 0;
272bc4db
AQ		 676
677 if (buf_len < 5)
678 return -EINVAL;
679
249fa0b0 680 result = dvb_pll_configure(fe, buf + 1, c->frequency);
80d8d498 681 if (result < 0)
272bc4db 682 return result;
89faeefc
MK		 683 else
684 frequency = result;
685
272bc4db
AQ		 686 buf[0] = priv->pll_i2c_address;
687
89faeefc 688 priv->frequency = frequency;
249fa0b0 689 priv->bandwidth = c->bandwidth_hz;
272bc4db
AQ		 690
691 return 5;
692}
693
694static int dvb_pll_get_frequency(struct dvb_frontend *fe, u32 *frequency)
695{
696 struct dvb_pll_priv *priv = fe->tuner_priv;
697 *frequency = priv->frequency;
698 return 0;
699}
700
701static int dvb_pll_get_bandwidth(struct dvb_frontend *fe, u32 *bandwidth)
702{
703 struct dvb_pll_priv *priv = fe->tuner_priv;
704 *bandwidth = priv->bandwidth;
705 return 0;
706}
707
26aed922
TP		 708static int dvb_pll_init(struct dvb_frontend *fe)
709{
710 struct dvb_pll_priv *priv = fe->tuner_priv;
711
712 if (priv->i2c == NULL)
713 return -EINVAL;
714
715 if (priv->pll_desc->initdata) {
716 struct i2c_msg msg = { .flags = 0,
717 .addr = priv->pll_i2c_address,
718 .buf = priv->pll_desc->initdata + 1,
719 .len = priv->pll_desc->initdata[0] };
720
721 int result;
722 if (fe->ops.i2c_gate_ctrl)
723 fe->ops.i2c_gate_ctrl(fe, 1);
2b74334d
MP		 724 result = i2c_transfer(priv->i2c, &msg, 1);
725 if (result != 1)
26aed922 726 return result;
2b74334d
MP		 727 if (priv->pll_desc->initdata2) {
728 msg.buf = priv->pll_desc->initdata2 + 1;
729 msg.len = priv->pll_desc->initdata2[0];
730 if (fe->ops.i2c_gate_ctrl)
731 fe->ops.i2c_gate_ctrl(fe, 1);
732 result = i2c_transfer(priv->i2c, &msg, 1);
733 if (result != 1)
734 return result;
26aed922
TP		 735 }
736 return 0;
737 }
738 /* Shouldn't be called when initdata is NULL, maybe BUG()? */
739 return -EINVAL;
740}
741
272bc4db
AQ		 742static struct dvb_tuner_ops dvb_pll_tuner_ops = {
743 .release = dvb_pll_release,
744 .sleep = dvb_pll_sleep,
d519dcf6 745 .init = dvb_pll_init,
272bc4db 746 .set_params = dvb_pll_set_params,
bd4956b8 747 .calc_regs = dvb_pll_calc_regs,
272bc4db
AQ		 748 .get_frequency = dvb_pll_get_frequency,
749 .get_bandwidth = dvb_pll_get_bandwidth,
750};
751
47ae9ae8
MK		 752struct dvb_frontend *dvb_pll_attach(struct dvb_frontend *fe, int pll_addr,
753 struct i2c_adapter *i2c,
47a9991e 754 unsigned int pll_desc_id)
272bc4db 755{
061b623c 756 u8 b1 [] = { 0 };
47ae9ae8
MK		 757 struct i2c_msg msg = { .addr = pll_addr, .flags = I2C_M_RD,
758 .buf = b1, .len = 1 };
272bc4db 759 struct dvb_pll_priv *priv = NULL;
061b623c 760 int ret;
548146fb 761 const struct dvb_pll_desc *desc;
47a9991e 762
704e39bf
MK		 763 if ((id[dvb_pll_devcount] > DVB_PLL_UNDEFINED) &&
764 (id[dvb_pll_devcount] < ARRAY_SIZE(pll_list)))
765 pll_desc_id = id[dvb_pll_devcount];
766
47a9991e
MK		 767 BUG_ON(pll_desc_id < 1 || pll_desc_id >= ARRAY_SIZE(pll_list));
768
769 desc = pll_list[pll_desc_id];
061b623c 770
55c05b6d
AQ		 771 if (i2c != NULL) {
772 if (fe->ops.i2c_gate_ctrl)
773 fe->ops.i2c_gate_ctrl(fe, 1);
774
95faba22
AQ		 775 ret = i2c_transfer (i2c, &msg, 1);
776 if (ret != 1)
2bfe031d 777 return NULL;
55c05b6d
AQ		 778 if (fe->ops.i2c_gate_ctrl)
779 fe->ops.i2c_gate_ctrl(fe, 0);
780 }
272bc4db
AQ		 781
782 priv = kzalloc(sizeof(struct dvb_pll_priv), GFP_KERNEL);
783 if (priv == NULL)
2bfe031d 784 return NULL;
272bc4db
AQ		 785
786 priv->pll_i2c_address = pll_addr;
787 priv->i2c = i2c;
788 priv->pll_desc = desc;
a27e5e76 789 priv->nr = dvb_pll_devcount++;
272bc4db 790
47ae9ae8
MK		 791 memcpy(&fe->ops.tuner_ops, &dvb_pll_tuner_ops,
792 sizeof(struct dvb_tuner_ops));
793
982dd1bd
TP		 794 strncpy(fe->ops.tuner_ops.info.name, desc->name,
795 sizeof(fe->ops.tuner_ops.info.name));
dea74869 796 fe->ops.tuner_ops.info.frequency_min = desc->min;
0d84a62b 797 fe->ops.tuner_ops.info.frequency_max = desc->max;
d519dcf6
TP		 798 if (!desc->initdata)
799 fe->ops.tuner_ops.init = NULL;
800 if (!desc->sleepdata)
801 fe->ops.tuner_ops.sleep = NULL;
272bc4db
AQ		 802
803 fe->tuner_priv = priv;
a27e5e76 804
8528fa41 805 if ((debug) || (id[priv->nr] == pll_desc_id)) {
a27e5e76
MK		 806 printk("dvb-pll[%d]", priv->nr);
807 if (i2c != NULL)
808 printk(" %d-%04x", i2c_adapter_id(i2c), pll_addr);
704e39bf
MK		 809 printk(": id# %d (%s) attached, %s\n", pll_desc_id, desc->name,
810 id[priv->nr] == pll_desc_id ?
811 "insmod option" : "autodetected");
4562fbea 812 }
a27e5e76 813
2bfe031d 814 return fe;
272bc4db
AQ		 815}
816EXPORT_SYMBOL(dvb_pll_attach);
817
1da177e4
LT		 818MODULE_DESCRIPTION("dvb pll library");
819MODULE_AUTHOR("Gerd Knorr");
820MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.898845 seconds and 5 git commands to generate.