projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
V4L/DVB (10437): cx18: Remove an unused spinlock
[deliverable/linux.git] / drivers / media / video / cx18 / cx18-av-core.c
CommitLineData
1c1e45d1
HV		 1/*
2 * cx18 ADEC audio functions
3 *
4 * Derived from cx25840-core.c
5 *
6 * Copyright (C) 2007 Hans Verkuil <hverkuil@xs4all.nl>
1ed9dcc8 7 * Copyright (C) 2008 Andy Walls <awalls@radix.net>
1c1e45d1
HV		 8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License
11 * as published by the Free Software Foundation; either version 2
12 * of the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
22 * 02110-1301, USA.
23 */
24
25#include "cx18-driver.h"
b1526421 26#include "cx18-io.h"
1c1e45d1
HV		 27
28int cx18_av_write(struct cx18 *cx, u16 addr, u8 value)
29{
b1526421 30 u32 reg = 0xc40000 + (addr & ~3);
1c1e45d1
HV		 31 u32 mask = 0xff;
32 int shift = (addr & 3) * 8;
b1526421 33 u32 x = cx18_read_reg(cx, reg);
1c1e45d1
HV		 34
35 x = (x & ~(mask << shift)) | ((u32)value << shift);
b1526421 36 cx18_write_reg(cx, x, reg);
1c1e45d1
HV		 37 return 0;
38}
39
ced07371
AW		 40int cx18_av_write_expect(struct cx18 *cx, u16 addr, u8 value, u8 eval, u8 mask)
41{
42 u32 reg = 0xc40000 + (addr & ~3);
43 int shift = (addr & 3) * 8;
44 u32 x = cx18_read_reg(cx, reg);
45
46 x = (x & ~((u32)0xff << shift)) | ((u32)value << shift);
47 cx18_write_reg_expect(cx, x, reg,
48 ((u32)eval << shift), ((u32)mask << shift));
49 return 0;
50}
51
1c1e45d1
HV		 52int cx18_av_write4(struct cx18 *cx, u16 addr, u32 value)
53{
b1526421 54 cx18_write_reg(cx, value, 0xc40000 + addr);
1c1e45d1
HV		 55 return 0;
56}
57
ced07371
AW		 58int
59cx18_av_write4_expect(struct cx18 *cx, u16 addr, u32 value, u32 eval, u32 mask)
60{
61 cx18_write_reg_expect(cx, value, 0xc40000 + addr, eval, mask);
62 return 0;
63}
64
d267d851
AW		 65int cx18_av_write4_noretry(struct cx18 *cx, u16 addr, u32 value)
66{
67 cx18_write_reg_noretry(cx, value, 0xc40000 + addr);
68 return 0;
69}
70
1c1e45d1
HV		 71u8 cx18_av_read(struct cx18 *cx, u16 addr)
72{
b1526421 73 u32 x = cx18_read_reg(cx, 0xc40000 + (addr & ~3));
1c1e45d1
HV		 74 int shift = (addr & 3) * 8;
75
76 return (x >> shift) & 0xff;
77}
78
79u32 cx18_av_read4(struct cx18 *cx, u16 addr)
80{
b1526421 81 return cx18_read_reg(cx, 0xc40000 + addr);
1c1e45d1
HV		 82}
83
84int cx18_av_and_or(struct cx18 *cx, u16 addr, unsigned and_mask,
85 u8 or_value)
86{
87 return cx18_av_write(cx, addr,
88 (cx18_av_read(cx, addr) & and_mask) |
89 or_value);
90}
91
92int cx18_av_and_or4(struct cx18 *cx, u16 addr, u32 and_mask,
93 u32 or_value)
94{
95 return cx18_av_write4(cx, addr,
96 (cx18_av_read4(cx, addr) & and_mask) |
97 or_value);
98}
99
100/* ----------------------------------------------------------------------- */
101
102static int set_input(struct cx18 *cx, enum cx18_av_video_input vid_input,
103 enum cx18_av_audio_input aud_input);
104static void log_audio_status(struct cx18 *cx);
105static void log_video_status(struct cx18 *cx);
106
107/* ----------------------------------------------------------------------- */
108
109static void cx18_av_initialize(struct cx18 *cx)
110{
ca130eef 111 struct cx18_av_state *state = &cx->av_state;
1c1e45d1
HV		 112 u32 v;
113
114 cx18_av_loadfw(cx);
115 /* Stop 8051 code execution */
ced07371
AW		 116 cx18_av_write4_expect(cx, CXADEC_DL_CTL, 0x03000000,
117 0x03000000, 0x13000000);
1c1e45d1
HV		 118
119 /* initallize the PLL by toggling sleep bit */
120 v = cx18_av_read4(cx, CXADEC_HOST_REG1);
ced07371
AW		 121 /* enable sleep mode - register appears to be read only... */
122 cx18_av_write4_expect(cx, CXADEC_HOST_REG1, v | 1, v, 0xfffe);
1c1e45d1 123 /* disable sleep mode */
ced07371
AW		 124 cx18_av_write4_expect(cx, CXADEC_HOST_REG1, v & 0xfffe,
125 v & 0xfffe, 0xffff);
1c1e45d1
HV		 126
127 /* initialize DLLs */
128 v = cx18_av_read4(cx, CXADEC_DLL1_DIAG_CTRL) & 0xE1FFFEFF;
129 /* disable FLD */
130 cx18_av_write4(cx, CXADEC_DLL1_DIAG_CTRL, v);
131 /* enable FLD */
132 cx18_av_write4(cx, CXADEC_DLL1_DIAG_CTRL, v | 0x10000100);
133
134 v = cx18_av_read4(cx, CXADEC_DLL2_DIAG_CTRL) & 0xE1FFFEFF;
135 /* disable FLD */
136 cx18_av_write4(cx, CXADEC_DLL2_DIAG_CTRL, v);
137 /* enable FLD */
138 cx18_av_write4(cx, CXADEC_DLL2_DIAG_CTRL, v | 0x06000100);
139
140 /* set analog bias currents. Set Vreg to 1.20V. */
141 cx18_av_write4(cx, CXADEC_AFE_DIAG_CTRL1, 0x000A1802);
142
143 v = cx18_av_read4(cx, CXADEC_AFE_DIAG_CTRL3) | 1;
144 /* enable TUNE_FIL_RST */
ced07371 145 cx18_av_write4_expect(cx, CXADEC_AFE_DIAG_CTRL3, v, v, 0x03009F0F);
1c1e45d1 146 /* disable TUNE_FIL_RST */
ced07371
AW		 147 cx18_av_write4_expect(cx, CXADEC_AFE_DIAG_CTRL3,
148 v & 0xFFFFFFFE, v & 0xFFFFFFFE, 0x03009F0F);
1c1e45d1
HV		 149
150 /* enable 656 output */
151 cx18_av_and_or4(cx, CXADEC_PIN_CTRL1, ~0, 0x040C00);
152
153 /* video output drive strength */
154 cx18_av_and_or4(cx, CXADEC_PIN_CTRL2, ~0, 0x2);
155
156 /* reset video */
157 cx18_av_write4(cx, CXADEC_SOFT_RST_CTRL, 0x8000);
158 cx18_av_write4(cx, CXADEC_SOFT_RST_CTRL, 0);
159
160 /* set video to auto-detect */
161 /* Clear bits 11-12 to enable slow locking mode. Set autodetect mode */
162 /* set the comb notch = 1 */
163 cx18_av_and_or4(cx, CXADEC_MODE_CTRL, 0xFFF7E7F0, 0x02040800);
164
165 /* Enable wtw_en in CRUSH_CTRL (Set bit 22) */
166 /* Enable maj_sel in CRUSH_CTRL (Set bit 20) */
167 cx18_av_and_or4(cx, CXADEC_CRUSH_CTRL, ~0, 0x00500000);
168
169 /* Set VGA_TRACK_RANGE to 0x20 */
170 cx18_av_and_or4(cx, CXADEC_DFE_CTRL2, 0xFFFF00FF, 0x00002000);
171
172 /* Enable VBI capture */
173 cx18_av_write4(cx, CXADEC_OUT_CTRL1, 0x4010253F);
174 /* cx18_av_write4(cx, CXADEC_OUT_CTRL1, 0x4010253E); */
175
176 /* Set the video input.
177 The setting in MODE_CTRL gets lost when we do the above setup */
178 /* EncSetSignalStd(dwDevNum, pEnc->dwSigStd); */
179 /* EncSetVideoInput(dwDevNum, pEnc->VidIndSelection); */
180
181 v = cx18_av_read4(cx, CXADEC_AFE_CTRL);
182 v &= 0xFFFBFFFF; /* turn OFF bit 18 for droop_comp_ch1 */
183 v &= 0xFFFF7FFF; /* turn OFF bit 9 for clamp_sel_ch1 */
184 v &= 0xFFFFFFFE; /* turn OFF bit 0 for 12db_ch1 */
185 /* v |= 0x00000001;*/ /* turn ON bit 0 for 12db_ch1 */
186 cx18_av_write4(cx, CXADEC_AFE_CTRL, v);
187
188/* if(dwEnable && dw3DCombAvailable) { */
189/* CxDevWrReg(CXADEC_SRC_COMB_CFG, 0x7728021F); */
190/* } else { */
191/* CxDevWrReg(CXADEC_SRC_COMB_CFG, 0x6628021F); */
192/* } */
193 cx18_av_write4(cx, CXADEC_SRC_COMB_CFG, 0x6628021F);
ca130eef
HV		 194 state->default_volume = 228 - cx18_av_read(cx, 0x8d4);
195 state->default_volume = ((state->default_volume / 2) + 23) << 9;
1c1e45d1
HV		 196}
197
198/* ----------------------------------------------------------------------- */
199
03b52c36
HV		 200void cx18_av_std_setup(struct cx18 *cx)
201{
202 struct cx18_av_state *state = &cx->av_state;
203 v4l2_std_id std = state->std;
204 int hblank, hactive, burst, vblank, vactive, sc;
205 int vblank656, src_decimation;
206 int luma_lpf, uv_lpf, comb;
207 u32 pll_int, pll_frac, pll_post;
208
209 /* datasheet startup, step 8d */
210 if (std & ~V4L2_STD_NTSC)
211 cx18_av_write(cx, 0x49f, 0x11);
212 else
213 cx18_av_write(cx, 0x49f, 0x14);
214
215 if (std & V4L2_STD_625_50) {
216 hblank = 132;
217 hactive = 720;
218 burst = 93;
219 vblank = 36;
220 vactive = 580;
221 vblank656 = 40;
222 src_decimation = 0x21f;
223
224 luma_lpf = 2;
225 if (std & V4L2_STD_PAL) {
226 uv_lpf = 1;
227 comb = 0x20;
228 sc = 688739;
229 } else if (std == V4L2_STD_PAL_Nc) {
230 uv_lpf = 1;
231 comb = 0x20;
232 sc = 556453;
233 } else { /* SECAM */
234 uv_lpf = 0;
235 comb = 0;
236 sc = 672351;
237 }
238 } else {
239 hactive = 720;
240 hblank = 122;
241 vactive = 487;
242 luma_lpf = 1;
243 uv_lpf = 1;
244 vblank = 26;
245 vblank656 = 26;
246
247 src_decimation = 0x21f;
248 if (std == V4L2_STD_PAL_60) {
249 burst = 0x5b;
250 luma_lpf = 2;
251 comb = 0x20;
252 sc = 688739;
253 } else if (std == V4L2_STD_PAL_M) {
254 burst = 0x61;
255 comb = 0x20;
256 sc = 555452;
257 } else {
258 burst = 0x5b;
259 comb = 0x66;
260 sc = 556063;
261 }
262 }
263
264 /* DEBUG: Displays configured PLL frequency */
265 pll_int = cx18_av_read(cx, 0x108);
266 pll_frac = cx18_av_read4(cx, 0x10c) & 0x1ffffff;
267 pll_post = cx18_av_read(cx, 0x109);
268 CX18_DEBUG_INFO("PLL regs = int: %u, frac: %u, post: %u\n",
269 pll_int, pll_frac, pll_post);
270
271 if (pll_post) {
f4167342 272 int fin, fsc, pll;
03b52c36 273
55d81aa5 274 pll = (28636360L * ((((u64)pll_int) << 25) + pll_frac)) >> 25;
03b52c36
HV		 275 pll /= pll_post;
276 CX18_DEBUG_INFO("PLL = %d.%06d MHz\n",
277 pll / 1000000, pll % 1000000);
278 CX18_DEBUG_INFO("PLL/8 = %d.%06d MHz\n",
279 pll / 8000000, (pll / 8) % 1000000);
280
281 fin = ((u64)src_decimation * pll) >> 12;
282 CX18_DEBUG_INFO("ADC Sampling freq = %d.%06d MHz\n",
283 fin / 1000000, fin % 1000000);
284
285 fsc = (((u64)sc) * pll) >> 24L;
286 CX18_DEBUG_INFO("Chroma sub-carrier freq = %d.%06d MHz\n",
287 fsc / 1000000, fsc % 1000000);
288
289 CX18_DEBUG_INFO("hblank %i, hactive %i, "
290 "vblank %i , vactive %i, vblank656 %i, src_dec %i,"
291 "burst 0x%02x, luma_lpf %i, uv_lpf %i, comb 0x%02x,"
292 " sc 0x%06x\n",
293 hblank, hactive, vblank, vactive, vblank656,
294 src_decimation, burst, luma_lpf, uv_lpf, comb, sc);
295 }
296
297 /* Sets horizontal blanking delay and active lines */
298 cx18_av_write(cx, 0x470, hblank);
299 cx18_av_write(cx, 0x471, 0xff & (((hblank >> 8) & 0x3) |
300 (hactive << 4)));
301 cx18_av_write(cx, 0x472, hactive >> 4);
302
303 /* Sets burst gate delay */
304 cx18_av_write(cx, 0x473, burst);
305
306 /* Sets vertical blanking delay and active duration */
307 cx18_av_write(cx, 0x474, vblank);
308 cx18_av_write(cx, 0x475, 0xff & (((vblank >> 8) & 0x3) |
309 (vactive << 4)));
310 cx18_av_write(cx, 0x476, vactive >> 4);
311 cx18_av_write(cx, 0x477, vblank656);
312
313 /* Sets src decimation rate */
314 cx18_av_write(cx, 0x478, 0xff & src_decimation);
315 cx18_av_write(cx, 0x479, 0xff & (src_decimation >> 8));
316
317 /* Sets Luma and UV Low pass filters */
318 cx18_av_write(cx, 0x47a, luma_lpf << 6 | ((uv_lpf << 4) & 0x30));
319
320 /* Enables comb filters */
321 cx18_av_write(cx, 0x47b, comb);
322
323 /* Sets SC Step*/
324 cx18_av_write(cx, 0x47c, sc);
325 cx18_av_write(cx, 0x47d, 0xff & sc >> 8);
326 cx18_av_write(cx, 0x47e, 0xff & sc >> 16);
327
328 /* Sets VBI parameters */
329 if (std & V4L2_STD_625_50) {
330 cx18_av_write(cx, 0x47f, 0x01);
331 state->vbi_line_offset = 5;
332 } else {
333 cx18_av_write(cx, 0x47f, 0x00);
334 state->vbi_line_offset = 8;
335 }
336}
337
338/* ----------------------------------------------------------------------- */
339
1c1e45d1
HV		 340static void input_change(struct cx18 *cx)
341{
342 struct cx18_av_state *state = &cx->av_state;
343 v4l2_std_id std = state->std;
ced07371 344 u8 v;
1c1e45d1
HV		 345
346 /* Follow step 8c and 8d of section 3.16 in the cx18_av datasheet */
c1738904
HV		 347 cx18_av_write(cx, 0x49f, (std & V4L2_STD_NTSC) ? 0x14 : 0x11);
348 cx18_av_and_or(cx, 0x401, ~0x60, 0);
349 cx18_av_and_or(cx, 0x401, ~0x60, 0x60);
1c1e45d1
HV		 350
351 if (std & V4L2_STD_525_60) {
352 if (std == V4L2_STD_NTSC_M_JP) {
353 /* Japan uses EIAJ audio standard */
ced07371
AW		 354 cx18_av_write_expect(cx, 0x808, 0xf7, 0xf7, 0xff);
355 cx18_av_write_expect(cx, 0x80b, 0x02, 0x02, 0x3f);
1c1e45d1
HV		 356 } else if (std == V4L2_STD_NTSC_M_KR) {
357 /* South Korea uses A2 audio standard */
ced07371
AW		 358 cx18_av_write_expect(cx, 0x808, 0xf8, 0xf8, 0xff);
359 cx18_av_write_expect(cx, 0x80b, 0x03, 0x03, 0x3f);
1c1e45d1
HV		 360 } else {
361 /* Others use the BTSC audio standard */
ced07371
AW		 362 cx18_av_write_expect(cx, 0x808, 0xf6, 0xf6, 0xff);
363 cx18_av_write_expect(cx, 0x80b, 0x01, 0x01, 0x3f);
1c1e45d1 364 }
1c1e45d1
HV		 365 } else if (std & V4L2_STD_PAL) {
366 /* Follow tuner change procedure for PAL */
ced07371
AW		 367 cx18_av_write_expect(cx, 0x808, 0xff, 0xff, 0xff);
368 cx18_av_write_expect(cx, 0x80b, 0x03, 0x03, 0x3f);
1c1e45d1
HV		 369 } else if (std & V4L2_STD_SECAM) {
370 /* Select autodetect for SECAM */
ced07371
AW		 371 cx18_av_write_expect(cx, 0x808, 0xff, 0xff, 0xff);
372 cx18_av_write_expect(cx, 0x80b, 0x03, 0x03, 0x3f);
1c1e45d1
HV		 373 }
374
ced07371
AW		 375 v = cx18_av_read(cx, 0x803);
376 if (v & 0x10) {
1c1e45d1 377 /* restart audio decoder microcontroller */
ced07371
AW		 378 v &= ~0x10;
379 cx18_av_write_expect(cx, 0x803, v, v, 0x1f);
380 v |= 0x10;
381 cx18_av_write_expect(cx, 0x803, v, v, 0x1f);
1c1e45d1
HV		 382 }
383}
384
385static int set_input(struct cx18 *cx, enum cx18_av_video_input vid_input,
386 enum cx18_av_audio_input aud_input)
387{
388 struct cx18_av_state *state = &cx->av_state;
389 u8 is_composite = (vid_input >= CX18_AV_COMPOSITE1 &&
390 vid_input <= CX18_AV_COMPOSITE8);
391 u8 reg;
ced07371 392 u8 v;
1c1e45d1
HV		 393
394 CX18_DEBUG_INFO("decoder set video input %d, audio input %d\n",
395 vid_input, aud_input);
396
397 if (is_composite) {
398 reg = 0xf0 + (vid_input - CX18_AV_COMPOSITE1);
399 } else {
400 int luma = vid_input & 0xf0;
401 int chroma = vid_input & 0xf00;
402
403 if ((vid_input & ~0xff0) ||
404 luma < CX18_AV_SVIDEO_LUMA1 ||
45270a15 405 luma > CX18_AV_SVIDEO_LUMA8 ||
1c1e45d1
HV		 406 chroma < CX18_AV_SVIDEO_CHROMA4 ||
407 chroma > CX18_AV_SVIDEO_CHROMA8) {
408 CX18_ERR("0x%04x is not a valid video input!\n",
409 vid_input);
410 return -EINVAL;
411 }
412 reg = 0xf0 + ((luma - CX18_AV_SVIDEO_LUMA1) >> 4);
413 if (chroma >= CX18_AV_SVIDEO_CHROMA7) {
414 reg &= 0x3f;
415 reg |= (chroma - CX18_AV_SVIDEO_CHROMA7) >> 2;
416 } else {
417 reg &= 0xcf;
418 reg |= (chroma - CX18_AV_SVIDEO_CHROMA4) >> 4;
419 }
420 }
421
422 switch (aud_input) {
81cb727d
HV		 423 case CX18_AV_AUDIO_SERIAL1:
424 case CX18_AV_AUDIO_SERIAL2:
1c1e45d1
HV		 425 /* do nothing, use serial audio input */
426 break;
427 case CX18_AV_AUDIO4: reg &= ~0x30; break;
428 case CX18_AV_AUDIO5: reg &= ~0x30; reg |= 0x10; break;
429 case CX18_AV_AUDIO6: reg &= ~0x30; reg |= 0x20; break;
430 case CX18_AV_AUDIO7: reg &= ~0xc0; break;
431 case CX18_AV_AUDIO8: reg &= ~0xc0; reg |= 0x40; break;
432
433 default:
434 CX18_ERR("0x%04x is not a valid audio input!\n", aud_input);
435 return -EINVAL;
436 }
437
ced07371 438 cx18_av_write_expect(cx, 0x103, reg, reg, 0xf7);
1c1e45d1 439 /* Set INPUT_MODE to Composite (0) or S-Video (1) */
c1738904 440 cx18_av_and_or(cx, 0x401, ~0x6, is_composite ? 0 : 0x02);
ced07371 441
1c1e45d1 442 /* Set CH_SEL_ADC2 to 1 if input comes from CH3 */
ced07371
AW		 443 v = cx18_av_read(cx, 0x102);
444 if (reg & 0x80)
445 v &= ~0x2;
446 else
447 v |= 0x2;
1c1e45d1
HV		 448 /* Set DUAL_MODE_ADC2 to 1 if input comes from both CH2 and CH3 */
449 if ((reg & 0xc0) != 0xc0 && (reg & 0x30) != 0x30)
ced07371 450 v |= 0x4;
1c1e45d1 451 else
ced07371
AW		 452 v &= ~0x4;
453 cx18_av_write_expect(cx, 0x102, v, v, 0x17);
454
1c1e45d1
HV		 455 /*cx18_av_and_or4(cx, 0x104, ~0x001b4180, 0x00004180);*/
456
457 state->vid_input = vid_input;
458 state->aud_input = aud_input;
459 cx18_av_audio_set_path(cx);
460 input_change(cx);
461 return 0;
462}
463
464/* ----------------------------------------------------------------------- */
465
466static int set_v4lstd(struct cx18 *cx)
467{
468 struct cx18_av_state *state = &cx->av_state;
469 u8 fmt = 0; /* zero is autodetect */
470 u8 pal_m = 0;
471
472 /* First tests should be against specific std */
473 if (state->std == V4L2_STD_NTSC_M_JP) {
474 fmt = 0x2;
475 } else if (state->std == V4L2_STD_NTSC_443) {
476 fmt = 0x3;
477 } else if (state->std == V4L2_STD_PAL_M) {
478 pal_m = 1;
479 fmt = 0x5;
480 } else if (state->std == V4L2_STD_PAL_N) {
481 fmt = 0x6;
482 } else if (state->std == V4L2_STD_PAL_Nc) {
483 fmt = 0x7;
484 } else if (state->std == V4L2_STD_PAL_60) {
485 fmt = 0x8;
486 } else {
487 /* Then, test against generic ones */
488 if (state->std & V4L2_STD_NTSC)
489 fmt = 0x1;
490 else if (state->std & V4L2_STD_PAL)
491 fmt = 0x4;
492 else if (state->std & V4L2_STD_SECAM)
493 fmt = 0xc;
494 }
495
496 CX18_DEBUG_INFO("changing video std to fmt %i\n", fmt);
497
498 /* Follow step 9 of section 3.16 in the cx18_av datasheet.
499 Without this PAL may display a vertical ghosting effect.
500 This happens for example with the Yuan MPC622. */
501 if (fmt >= 4 && fmt < 8) {
502 /* Set format to NTSC-M */
c1738904 503 cx18_av_and_or(cx, 0x400, ~0xf, 1);
1c1e45d1
HV		 504 /* Turn off LCOMB */
505 cx18_av_and_or(cx, 0x47b, ~6, 0);
506 }
c1738904
HV		 507 cx18_av_and_or(cx, 0x400, ~0x2f, fmt | 0x20);
508 cx18_av_and_or(cx, 0x403, ~0x3, pal_m);
03b52c36 509 cx18_av_std_setup(cx);
1c1e45d1
HV		 510 input_change(cx);
511 return 0;
512}
513
514/* ----------------------------------------------------------------------- */
515
516static int set_v4lctrl(struct cx18 *cx, struct v4l2_control *ctrl)
517{
518 switch (ctrl->id) {
519 case V4L2_CID_BRIGHTNESS:
520 if (ctrl->value < 0 || ctrl->value > 255) {
521 CX18_ERR("invalid brightness setting %d\n",
522 ctrl->value);
523 return -ERANGE;
524 }
525
526 cx18_av_write(cx, 0x414, ctrl->value - 128);
527 break;
528
529 case V4L2_CID_CONTRAST:
530 if (ctrl->value < 0 || ctrl->value > 127) {
531 CX18_ERR("invalid contrast setting %d\n",
532 ctrl->value);
533 return -ERANGE;
534 }
535
536 cx18_av_write(cx, 0x415, ctrl->value << 1);
537 break;
538
539 case V4L2_CID_SATURATION:
540 if (ctrl->value < 0 || ctrl->value > 127) {
541 CX18_ERR("invalid saturation setting %d\n",
542 ctrl->value);
543 return -ERANGE;
544 }
545
546 cx18_av_write(cx, 0x420, ctrl->value << 1);
547 cx18_av_write(cx, 0x421, ctrl->value << 1);
548 break;
549
550 case V4L2_CID_HUE:
de6476f5 551 if (ctrl->value < -128 || ctrl->value > 127) {
1c1e45d1
HV		 552 CX18_ERR("invalid hue setting %d\n", ctrl->value);
553 return -ERANGE;
554 }
555
556 cx18_av_write(cx, 0x422, ctrl->value);
557 break;
558
559 case V4L2_CID_AUDIO_VOLUME:
560 case V4L2_CID_AUDIO_BASS:
561 case V4L2_CID_AUDIO_TREBLE:
562 case V4L2_CID_AUDIO_BALANCE:
563 case V4L2_CID_AUDIO_MUTE:
564 return cx18_av_audio(cx, VIDIOC_S_CTRL, ctrl);
565
566 default:
567 return -EINVAL;
568 }
569
570 return 0;
571}
572
573static int get_v4lctrl(struct cx18 *cx, struct v4l2_control *ctrl)
574{
575 switch (ctrl->id) {
576 case V4L2_CID_BRIGHTNESS:
577 ctrl->value = (s8)cx18_av_read(cx, 0x414) + 128;
578 break;
579 case V4L2_CID_CONTRAST:
580 ctrl->value = cx18_av_read(cx, 0x415) >> 1;
581 break;
582 case V4L2_CID_SATURATION:
583 ctrl->value = cx18_av_read(cx, 0x420) >> 1;
584 break;
585 case V4L2_CID_HUE:
586 ctrl->value = (s8)cx18_av_read(cx, 0x422);
587 break;
588 case V4L2_CID_AUDIO_VOLUME:
589 case V4L2_CID_AUDIO_BASS:
590 case V4L2_CID_AUDIO_TREBLE:
591 case V4L2_CID_AUDIO_BALANCE:
592 case V4L2_CID_AUDIO_MUTE:
593 return cx18_av_audio(cx, VIDIOC_G_CTRL, ctrl);
594 default:
595 return -EINVAL;
596 }
597
598 return 0;
599}
600
601/* ----------------------------------------------------------------------- */
602
603static int get_v4lfmt(struct cx18 *cx, struct v4l2_format *fmt)
604{
605 switch (fmt->type) {
606 case V4L2_BUF_TYPE_SLICED_VBI_CAPTURE:
607 return cx18_av_vbi(cx, VIDIOC_G_FMT, fmt);
608 default:
609 return -EINVAL;
610 }
611
612 return 0;
613}
614
615static int set_v4lfmt(struct cx18 *cx, struct v4l2_format *fmt)
616{
617 struct cx18_av_state *state = &cx->av_state;
618 struct v4l2_pix_format *pix;
619 int HSC, VSC, Vsrc, Hsrc, filter, Vlines;
620 int is_50Hz = !(state->std & V4L2_STD_525_60);
621
622 switch (fmt->type) {
623 case V4L2_BUF_TYPE_VIDEO_CAPTURE:
624 pix = &(fmt->fmt.pix);
625
626 Vsrc = (cx18_av_read(cx, 0x476) & 0x3f) << 4;
627 Vsrc |= (cx18_av_read(cx, 0x475) & 0xf0) >> 4;
628
629 Hsrc = (cx18_av_read(cx, 0x472) & 0x3f) << 4;
630 Hsrc |= (cx18_av_read(cx, 0x471) & 0xf0) >> 4;
631
632 Vlines = pix->height + (is_50Hz ? 4 : 7);
633
634 if ((pix->width * 16 < Hsrc) || (Hsrc < pix->width) ||
635 (Vlines * 8 < Vsrc) || (Vsrc < Vlines)) {
636 CX18_ERR("%dx%d is not a valid size!\n",
637 pix->width, pix->height);
638 return -ERANGE;
639 }
640
641 HSC = (Hsrc * (1 << 20)) / pix->width - (1 << 20);
642 VSC = (1 << 16) - (Vsrc * (1 << 9) / Vlines - (1 << 9));
643 VSC &= 0x1fff;
644
645 if (pix->width >= 385)
646 filter = 0;
647 else if (pix->width > 192)
648 filter = 1;
649 else if (pix->width > 96)
650 filter = 2;
651 else
652 filter = 3;
653
654 CX18_DEBUG_INFO("decoder set size %dx%d -> scale %ux%u\n",
655 pix->width, pix->height, HSC, VSC);
656
657 /* HSCALE=HSC */
658 cx18_av_write(cx, 0x418, HSC & 0xff);
659 cx18_av_write(cx, 0x419, (HSC >> 8) & 0xff);
660 cx18_av_write(cx, 0x41a, HSC >> 16);
661 /* VSCALE=VSC */
662 cx18_av_write(cx, 0x41c, VSC & 0xff);
663 cx18_av_write(cx, 0x41d, VSC >> 8);
664 /* VS_INTRLACE=1 VFILT=filter */
665 cx18_av_write(cx, 0x41e, 0x8 | filter);
666 break;
667
668 case V4L2_BUF_TYPE_SLICED_VBI_CAPTURE:
669 return cx18_av_vbi(cx, VIDIOC_S_FMT, fmt);
670
671 case V4L2_BUF_TYPE_VBI_CAPTURE:
672 return cx18_av_vbi(cx, VIDIOC_S_FMT, fmt);
673
674 default:
675 return -EINVAL;
676 }
677
678 return 0;
679}
680
681/* ----------------------------------------------------------------------- */
682
e474200d
AW		 683static int valid_av_cmd(unsigned int cmd)
684{
685 switch (cmd) {
0b089742
AW		 686 /* All commands supported by cx18_av_cmd() */
687 case VIDIOC_INT_DECODE_VBI_LINE:
688 case VIDIOC_INT_AUDIO_CLOCK_FREQ:
689 case VIDIOC_STREAMON:
690 case VIDIOC_STREAMOFF:
691 case VIDIOC_LOG_STATUS:
692 case VIDIOC_G_CTRL:
693 case VIDIOC_S_CTRL:
694 case VIDIOC_QUERYCTRL:
695 case VIDIOC_G_STD:
696 case VIDIOC_S_STD:
697 case AUDC_SET_RADIO:
698 case VIDIOC_INT_G_VIDEO_ROUTING:
699 case VIDIOC_INT_S_VIDEO_ROUTING:
700 case VIDIOC_INT_G_AUDIO_ROUTING:
701 case VIDIOC_INT_S_AUDIO_ROUTING:
702 case VIDIOC_S_FREQUENCY:
703 case VIDIOC_G_TUNER:
704 case VIDIOC_S_TUNER:
705 case VIDIOC_G_FMT:
706 case VIDIOC_S_FMT:
707 case VIDIOC_INT_RESET:
708 return 1;
709 default:
710 return 0;
e474200d
AW		 711 }
712 return 0;
713}
714
1c1e45d1
HV		 715int cx18_av_cmd(struct cx18 *cx, unsigned int cmd, void *arg)
716{
717 struct cx18_av_state *state = &cx->av_state;
718 struct v4l2_tuner *vt = arg;
719 struct v4l2_routing *route = arg;
720
e474200d 721 if (!state->is_initialized && valid_av_cmd(cmd)) {
1c1e45d1
HV		 722 CX18_DEBUG_INFO("cmd %08x triggered fw load\n", cmd);
723 /* initialize on first use */
724 state->is_initialized = 1;
725 cx18_av_initialize(cx);
726 }
727
728 switch (cmd) {
729 case VIDIOC_INT_DECODE_VBI_LINE:
730 return cx18_av_vbi(cx, cmd, arg);
731
732 case VIDIOC_INT_AUDIO_CLOCK_FREQ:
733 return cx18_av_audio(cx, cmd, arg);
734
735 case VIDIOC_STREAMON:
736 CX18_DEBUG_INFO("enable output\n");
737 cx18_av_write(cx, 0x115, 0x8c);
738 cx18_av_write(cx, 0x116, 0x07);
739 break;
740
741 case VIDIOC_STREAMOFF:
742 CX18_DEBUG_INFO("disable output\n");
743 cx18_av_write(cx, 0x115, 0x00);
744 cx18_av_write(cx, 0x116, 0x00);
745 break;
746
747 case VIDIOC_LOG_STATUS:
748 log_video_status(cx);
749 log_audio_status(cx);
750 break;
751
752 case VIDIOC_G_CTRL:
753 return get_v4lctrl(cx, (struct v4l2_control *)arg);
754
755 case VIDIOC_S_CTRL:
756 return set_v4lctrl(cx, (struct v4l2_control *)arg);
757
758 case VIDIOC_QUERYCTRL:
759 {
760 struct v4l2_queryctrl *qc = arg;
761
762 switch (qc->id) {
763 case V4L2_CID_BRIGHTNESS:
764 case V4L2_CID_CONTRAST:
765 case V4L2_CID_SATURATION:
766 case V4L2_CID_HUE:
767 return v4l2_ctrl_query_fill_std(qc);
768 default:
769 break;
770 }
771
772 switch (qc->id) {
773 case V4L2_CID_AUDIO_VOLUME:
ca130eef
HV		 774 return v4l2_ctrl_query_fill(qc, 0, 65535,
775 65535 / 100, state->default_volume);
1c1e45d1
HV		 776 case V4L2_CID_AUDIO_MUTE:
777 case V4L2_CID_AUDIO_BALANCE:
778 case V4L2_CID_AUDIO_BASS:
779 case V4L2_CID_AUDIO_TREBLE:
780 return v4l2_ctrl_query_fill_std(qc);
781 default:
782 return -EINVAL;
783 }
784 return -EINVAL;
785 }
786
787 case VIDIOC_G_STD:
788 *(v4l2_std_id *)arg = state->std;
789 break;
790
791 case VIDIOC_S_STD:
792 if (state->radio == 0 && state->std == *(v4l2_std_id *)arg)
793 return 0;
794 state->radio = 0;
795 state->std = *(v4l2_std_id *)arg;
796 return set_v4lstd(cx);
797
798 case AUDC_SET_RADIO:
799 state->radio = 1;
800 break;
801
802 case VIDIOC_INT_G_VIDEO_ROUTING:
803 route->input = state->vid_input;
804 route->output = 0;
805 break;
806
807 case VIDIOC_INT_S_VIDEO_ROUTING:
808 return set_input(cx, route->input, state->aud_input);
809
810 case VIDIOC_INT_G_AUDIO_ROUTING:
811 route->input = state->aud_input;
812 route->output = 0;
813 break;
814
815 case VIDIOC_INT_S_AUDIO_ROUTING:
816 return set_input(cx, state->vid_input, route->input);
817
818 case VIDIOC_S_FREQUENCY:
819 input_change(cx);
820 break;
821
822 case VIDIOC_G_TUNER:
823 {
824 u8 vpres = cx18_av_read(cx, 0x40e) & 0x20;
825 u8 mode;
826 int val = 0;
827
828 if (state->radio)
829 break;
830
831 vt->signal = vpres ? 0xffff : 0x0;
832
833 vt->capability |=
834 V4L2_TUNER_CAP_STEREO | V4L2_TUNER_CAP_LANG1 |
835 V4L2_TUNER_CAP_LANG2 | V4L2_TUNER_CAP_SAP;
836
837 mode = cx18_av_read(cx, 0x804);
838
839 /* get rxsubchans and audmode */
840 if ((mode & 0xf) == 1)
841 val |= V4L2_TUNER_SUB_STEREO;
842 else
843 val |= V4L2_TUNER_SUB_MONO;
844
845 if (mode == 2 || mode == 4)
846 val = V4L2_TUNER_SUB_LANG1 | V4L2_TUNER_SUB_LANG2;
847
848 if (mode & 0x10)
849 val |= V4L2_TUNER_SUB_SAP;
850
851 vt->rxsubchans = val;
852 vt->audmode = state->audmode;
853 break;
854 }
855
856 case VIDIOC_S_TUNER:
ced07371
AW		 857 {
858 u8 v;
859
1c1e45d1
HV		 860 if (state->radio)
861 break;
862
ced07371
AW		 863 v = cx18_av_read(cx, 0x809);
864 v &= ~0xf;
865
1c1e45d1
HV		 866 switch (vt->audmode) {
867 case V4L2_TUNER_MODE_MONO:
868 /* mono -> mono
869 stereo -> mono
870 bilingual -> lang1 */
1c1e45d1
HV		 871 break;
872 case V4L2_TUNER_MODE_STEREO:
873 case V4L2_TUNER_MODE_LANG1:
874 /* mono -> mono
875 stereo -> stereo
876 bilingual -> lang1 */
ced07371 877 v |= 0x4;
1c1e45d1
HV		 878 break;
879 case V4L2_TUNER_MODE_LANG1_LANG2:
880 /* mono -> mono
881 stereo -> stereo
882 bilingual -> lang1/lang2 */
ced07371 883 v |= 0x7;
1c1e45d1
HV		 884 break;
885 case V4L2_TUNER_MODE_LANG2:
886 /* mono -> mono
887 stereo -> stereo
888 bilingual -> lang2 */
ced07371 889 v |= 0x1;
1c1e45d1
HV		 890 break;
891 default:
892 return -EINVAL;
893 }
ced07371 894 cx18_av_write_expect(cx, 0x809, v, v, 0xff);
1c1e45d1
HV		 895 state->audmode = vt->audmode;
896 break;
ced07371 897 }
1c1e45d1
HV		 898
899 case VIDIOC_G_FMT:
900 return get_v4lfmt(cx, (struct v4l2_format *)arg);
901
902 case VIDIOC_S_FMT:
903 return set_v4lfmt(cx, (struct v4l2_format *)arg);
904
905 case VIDIOC_INT_RESET:
906 cx18_av_initialize(cx);
907 break;
908
909 default:
910 return -EINVAL;
911 }
912
913 return 0;
914}
915
916/* ----------------------------------------------------------------------- */
917
918/* ----------------------------------------------------------------------- */
919
920static void log_video_status(struct cx18 *cx)
921{
922 static const char *const fmt_strs[] = {
923 "0x0",
924 "NTSC-M", "NTSC-J", "NTSC-4.43",
925 "PAL-BDGHI", "PAL-M", "PAL-N", "PAL-Nc", "PAL-60",
926 "0x9", "0xA", "0xB",
927 "SECAM",
928 "0xD", "0xE", "0xF"
929 };
930
931 struct cx18_av_state *state = &cx->av_state;
932 u8 vidfmt_sel = cx18_av_read(cx, 0x400) & 0xf;
933 u8 gen_stat1 = cx18_av_read(cx, 0x40d);
934 u8 gen_stat2 = cx18_av_read(cx, 0x40e);
935 int vid_input = state->vid_input;
936
937 CX18_INFO("Video signal: %spresent\n",
938 (gen_stat2 & 0x20) ? "" : "not ");
939 CX18_INFO("Detected format: %s\n",
940 fmt_strs[gen_stat1 & 0xf]);
941
942 CX18_INFO("Specified standard: %s\n",
943 vidfmt_sel ? fmt_strs[vidfmt_sel] : "automatic detection");
944
945 if (vid_input >= CX18_AV_COMPOSITE1 &&
946 vid_input <= CX18_AV_COMPOSITE8) {
947 CX18_INFO("Specified video input: Composite %d\n",
948 vid_input - CX18_AV_COMPOSITE1 + 1);
949 } else {
950 CX18_INFO("Specified video input: S-Video (Luma In%d, Chroma In%d)\n",
951 (vid_input & 0xf0) >> 4, (vid_input & 0xf00) >> 8);
952 }
953
954 CX18_INFO("Specified audioclock freq: %d Hz\n", state->audclk_freq);
955}
956
957/* ----------------------------------------------------------------------- */
958
959static void log_audio_status(struct cx18 *cx)
960{
961 struct cx18_av_state *state = &cx->av_state;
962 u8 download_ctl = cx18_av_read(cx, 0x803);
63b8c709
HV		 963 u8 mod_det_stat0 = cx18_av_read(cx, 0x804);
964 u8 mod_det_stat1 = cx18_av_read(cx, 0x805);
1c1e45d1
HV		 965 u8 audio_config = cx18_av_read(cx, 0x808);
966 u8 pref_mode = cx18_av_read(cx, 0x809);
967 u8 afc0 = cx18_av_read(cx, 0x80b);
968 u8 mute_ctl = cx18_av_read(cx, 0x8d3);
969 int aud_input = state->aud_input;
970 char *p;
971
972 switch (mod_det_stat0) {
973 case 0x00: p = "mono"; break;
974 case 0x01: p = "stereo"; break;
975 case 0x02: p = "dual"; break;
976 case 0x04: p = "tri"; break;
977 case 0x10: p = "mono with SAP"; break;
978 case 0x11: p = "stereo with SAP"; break;
979 case 0x12: p = "dual with SAP"; break;
980 case 0x14: p = "tri with SAP"; break;
981 case 0xfe: p = "forced mode"; break;
63b8c709 982 default: p = "not defined"; break;
1c1e45d1
HV		 983 }
984 CX18_INFO("Detected audio mode: %s\n", p);
985
986 switch (mod_det_stat1) {
63b8c709 987 case 0x00: p = "not defined"; break;
1c1e45d1
HV		 988 case 0x01: p = "EIAJ"; break;
989 case 0x02: p = "A2-M"; break;
990 case 0x03: p = "A2-BG"; break;
991 case 0x04: p = "A2-DK1"; break;
992 case 0x05: p = "A2-DK2"; break;
993 case 0x06: p = "A2-DK3"; break;
994 case 0x07: p = "A1 (6.0 MHz FM Mono)"; break;
995 case 0x08: p = "AM-L"; break;
996 case 0x09: p = "NICAM-BG"; break;
997 case 0x0a: p = "NICAM-DK"; break;
998 case 0x0b: p = "NICAM-I"; break;
999 case 0x0c: p = "NICAM-L"; break;
1000 case 0x0d: p = "BTSC/EIAJ/A2-M Mono (4.5 MHz FMMono)"; break;
63b8c709
HV		 1001 case 0x0e: p = "IF FM Radio"; break;
1002 case 0x0f: p = "BTSC"; break;
1003 case 0x10: p = "detected chrominance"; break;
1004 case 0xfd: p = "unknown audio standard"; break;
1005 case 0xfe: p = "forced audio standard"; break;
1c1e45d1 1006 case 0xff: p = "no detected audio standard"; break;
63b8c709 1007 default: p = "not defined"; break;
1c1e45d1
HV		 1008 }
1009 CX18_INFO("Detected audio standard: %s\n", p);
1010 CX18_INFO("Audio muted: %s\n",
1011 (mute_ctl & 0x2) ? "yes" : "no");
1012 CX18_INFO("Audio microcontroller: %s\n",
1013 (download_ctl & 0x10) ? "running" : "stopped");
1014
1015 switch (audio_config >> 4) {
63b8c709
HV		 1016 case 0x00: p = "undefined"; break;
1017 case 0x01: p = "BTSC"; break;
1018 case 0x02: p = "EIAJ"; break;
1019 case 0x03: p = "A2-M"; break;
1020 case 0x04: p = "A2-BG"; break;
1021 case 0x05: p = "A2-DK1"; break;
1022 case 0x06: p = "A2-DK2"; break;
1023 case 0x07: p = "A2-DK3"; break;
1024 case 0x08: p = "A1 (6.0 MHz FM Mono)"; break;
1025 case 0x09: p = "AM-L"; break;
1026 case 0x0a: p = "NICAM-BG"; break;
1027 case 0x0b: p = "NICAM-DK"; break;
1028 case 0x0c: p = "NICAM-I"; break;
1029 case 0x0d: p = "NICAM-L"; break;
1030 case 0x0e: p = "FM radio"; break;
1c1e45d1 1031 case 0x0f: p = "automatic detection"; break;
63b8c709 1032 default: p = "undefined"; break;
1c1e45d1
HV		 1033 }
1034 CX18_INFO("Configured audio standard: %s\n", p);
1035
1036 if ((audio_config >> 4) < 0xF) {
1037 switch (audio_config & 0xF) {
1038 case 0x00: p = "MONO1 (LANGUAGE A/Mono L+R channel for BTSC, EIAJ, A2)"; break;
1039 case 0x01: p = "MONO2 (LANGUAGE B)"; break;
1040 case 0x02: p = "MONO3 (STEREO forced MONO)"; break;
1041 case 0x03: p = "MONO4 (NICAM ANALOG-Language C/Analog Fallback)"; break;
1042 case 0x04: p = "STEREO"; break;
63b8c709
HV		 1043 case 0x05: p = "DUAL1 (AC)"; break;
1044 case 0x06: p = "DUAL2 (BC)"; break;
1045 case 0x07: p = "DUAL3 (AB)"; break;
1c1e45d1
HV		 1046 default: p = "undefined";
1047 }
1048 CX18_INFO("Configured audio mode: %s\n", p);
1049 } else {
1050 switch (audio_config & 0xF) {
1051 case 0x00: p = "BG"; break;
1052 case 0x01: p = "DK1"; break;
1053 case 0x02: p = "DK2"; break;
1054 case 0x03: p = "DK3"; break;
1055 case 0x04: p = "I"; break;
1056 case 0x05: p = "L"; break;
1057 case 0x06: p = "BTSC"; break;
1058 case 0x07: p = "EIAJ"; break;
1059 case 0x08: p = "A2-M"; break;
63b8c709
HV		 1060 case 0x09: p = "FM Radio (4.5 MHz)"; break;
1061 case 0x0a: p = "FM Radio (5.5 MHz)"; break;
1062 case 0x0b: p = "S-Video"; break;
1c1e45d1 1063 case 0x0f: p = "automatic standard and mode detection"; break;
63b8c709 1064 default: p = "undefined"; break;
1c1e45d1
HV		 1065 }
1066 CX18_INFO("Configured audio system: %s\n", p);
1067 }
1068
1069 if (aud_input)
1070 CX18_INFO("Specified audio input: Tuner (In%d)\n",
1071 aud_input);
1072 else
1073 CX18_INFO("Specified audio input: External\n");
1074
1075 switch (pref_mode & 0xf) {
1076 case 0: p = "mono/language A"; break;
1077 case 1: p = "language B"; break;
1078 case 2: p = "language C"; break;
1079 case 3: p = "analog fallback"; break;
1080 case 4: p = "stereo"; break;
1081 case 5: p = "language AC"; break;
1082 case 6: p = "language BC"; break;
1083 case 7: p = "language AB"; break;
63b8c709 1084 default: p = "undefined"; break;
1c1e45d1
HV		 1085 }
1086 CX18_INFO("Preferred audio mode: %s\n", p);
1087
1088 if ((audio_config & 0xf) == 0xf) {
63b8c709 1089 switch ((afc0 >> 3) & 0x1) {
1c1e45d1
HV		 1090 case 0: p = "system DK"; break;
1091 case 1: p = "system L"; break;
1092 }
1093 CX18_INFO("Selected 65 MHz format: %s\n", p);
1094
63b8c709
HV		 1095 switch (afc0 & 0x7) {
1096 case 0: p = "Chroma"; break;
1097 case 1: p = "BTSC"; break;
1098 case 2: p = "EIAJ"; break;
1099 case 3: p = "A2-M"; break;
1100 case 4: p = "autodetect"; break;
1101 default: p = "undefined"; break;
1c1e45d1
HV		 1102 }
1103 CX18_INFO("Selected 45 MHz format: %s\n", p);
1104 }
1105}
Linux kernel - Deliverables
This page took 0.181729 seconds and 5 git commands to generate.