[deliverable/linux.git] / drivers / memory / tegra20-mc.c

/*
 * Tegra20 Memory Controller
 *
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/ratelimit.h>
#include <linux/platform_device.h>
#include <linux/interrupt.h>
#include <linux/io.h>

#define DRV_NAME "tegra20-mc"

#define MC_INTSTATUS			0x0
#define MC_INTMASK			0x4

#define MC_INT_ERR_SHIFT		6
#define MC_INT_ERR_MASK			(0x1f << MC_INT_ERR_SHIFT)
#define MC_INT_DECERR_EMEM		BIT(MC_INT_ERR_SHIFT)
#define MC_INT_INVALID_GART_PAGE	BIT(MC_INT_ERR_SHIFT + 1)
#define MC_INT_SECURITY_VIOLATION	BIT(MC_INT_ERR_SHIFT + 2)
#define MC_INT_ARBITRATION_EMEM		BIT(MC_INT_ERR_SHIFT + 3)

#define MC_GART_ERROR_REQ		0x30
#define MC_DECERR_EMEM_OTHERS_STATUS	0x58
#define MC_SECURITY_VIOLATION_STATUS	0x74

#define SECURITY_VIOLATION_TYPE		BIT(30)	/* 0=TRUSTZONE, 1=CARVEOUT */

#define MC_CLIENT_ID_MASK		0x3f

#define NUM_MC_REG_BANKS		2

struct tegra20_mc {
	void __iomem *regs[NUM_MC_REG_BANKS];
	struct device *dev;
};

static inline u32 mc_readl(struct tegra20_mc *mc, u32 offs)
{
	if (offs < 0x24)
		return readl(mc->regs[0] + offs);
	BUG_ON(offs < 0x3c);
	if (offs < 0x400)
		return readl(mc->regs[1] + offs - 0x3c);
	BUG();
}

static inline void mc_writel(struct tegra20_mc *mc, u32 val, u32 offs)
{
	if (offs < 0x24) {
		writel(val, mc->regs[0] + offs);
		return;
	}
	BUG_ON(offs < 0x3c);
	if (offs < 0x400) {
		writel(val, mc->regs[1] + offs - 0x3c);
		return;
	}
	BUG();
}

static const char * const tegra20_mc_client[] = {
	"cbr_display0a",
	"cbr_display0ab",
	"cbr_display0b",
	"cbr_display0bb",
	"cbr_display0c",
	"cbr_display0cb",
	"cbr_display1b",
	"cbr_display1bb",
	"cbr_eppup",
	"cbr_g2pr",
	"cbr_g2sr",
	"cbr_mpeunifbr",
	"cbr_viruv",
	"csr_avpcarm7r",
	"csr_displayhc",
	"csr_displayhcb",
	"csr_fdcdrd",
	"csr_g2dr",
	"csr_host1xdmar",
	"csr_host1xr",
	"csr_idxsrd",
	"csr_mpcorer",
	"csr_mpe_ipred",
	"csr_mpeamemrd",
	"csr_mpecsrd",
	"csr_ppcsahbdmar",
	"csr_ppcsahbslvr",
	"csr_texsrd",
	"csr_vdebsevr",
	"csr_vdember",
	"csr_vdemcer",
	"csr_vdetper",
	"cbw_eppu",
	"cbw_eppv",
	"cbw_eppy",
	"cbw_mpeunifbw",
	"cbw_viwsb",
	"cbw_viwu",
	"cbw_viwv",
	"cbw_viwy",
	"ccw_g2dw",
	"csw_avpcarm7w",
	"csw_fdcdwr",
	"csw_host1xw",
	"csw_ispw",
	"csw_mpcorew",
	"csw_mpecswr",
	"csw_ppcsahbdmaw",
	"csw_ppcsahbslvw",
	"csw_vdebsevw",
	"csw_vdembew",
	"csw_vdetpmw",
};

static void tegra20_mc_decode(struct tegra20_mc *mc, int n)
{
	u32 addr, req;
	const char *client = "Unknown";
	int idx, cid;
	const struct reg_info {
		u32 offset;
		u32 write_bit;	/* 0=READ, 1=WRITE */
		int cid_shift;
		char *message;
	} reg[] = {
		{
			.offset = MC_DECERR_EMEM_OTHERS_STATUS,
			.write_bit = 31,
			.message = "MC_DECERR",
		},
		{
			.offset	= MC_GART_ERROR_REQ,
			.cid_shift = 1,
			.message = "MC_GART_ERR",

		},
		{
			.offset = MC_SECURITY_VIOLATION_STATUS,
			.write_bit = 31,
			.message = "MC_SECURITY_ERR",
		},
	};

	idx = n - MC_INT_ERR_SHIFT;
	if ((idx < 0) || (idx >= ARRAY_SIZE(reg))) {
		pr_err_ratelimited("Unknown interrupt status %08lx\n", BIT(n));
		return;
	}

	req = mc_readl(mc, reg[idx].offset);
	cid = (req >> reg[idx].cid_shift) & MC_CLIENT_ID_MASK;
	if (cid < ARRAY_SIZE(tegra20_mc_client))
		client = tegra20_mc_client[cid];

	addr = mc_readl(mc, reg[idx].offset + sizeof(u32));

	pr_err_ratelimited("%s (0x%08x): 0x%08x %s (%s %s)\n",
			   reg[idx].message, req, addr, client,
			   (req & BIT(reg[idx].write_bit)) ? "write" : "read",
			   (reg[idx].offset == MC_SECURITY_VIOLATION_STATUS) ?
			   ((req & SECURITY_VIOLATION_TYPE) ?
			    "carveout" : "trustzone") : "");
}

static const struct of_device_id tegra20_mc_of_match[] __devinitconst = {
	{ .compatible = "nvidia,tegra20-mc", },
	{},
};

static irqreturn_t tegra20_mc_isr(int irq, void *data)
{
	u32 stat, mask, bit;
	struct tegra20_mc *mc = data;

	stat = mc_readl(mc, MC_INTSTATUS);
	mask = mc_readl(mc, MC_INTMASK);
	mask &= stat;
	if (!mask)
		return IRQ_NONE;
	while ((bit = ffs(mask)) != 0)
		tegra20_mc_decode(mc, bit - 1);
	mc_writel(mc, stat, MC_INTSTATUS);
	return IRQ_HANDLED;
}

static int __devinit tegra20_mc_probe(struct platform_device *pdev)
{
	struct resource *irq;
	struct tegra20_mc *mc;
	int i, err;
	u32 intmask;

	mc = devm_kzalloc(&pdev->dev, sizeof(*mc), GFP_KERNEL);
	if (!mc)
		return -ENOMEM;
	mc->dev = &pdev->dev;

	for (i = 0; i < ARRAY_SIZE(mc->regs); i++) {
		struct resource *res;

		res = platform_get_resource(pdev, IORESOURCE_MEM, i);
		if (!res)
			return -ENODEV;
		mc->regs[i] = devm_request_and_ioremap(&pdev->dev, res);
		if (!mc->regs[i])
			return -EBUSY;
	}

	irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
	if (!irq)
		return -ENODEV;
	err = devm_request_irq(&pdev->dev, irq->start, tegra20_mc_isr,
			       IRQF_SHARED, dev_name(&pdev->dev), mc);
	if (err)
		return -ENODEV;

	platform_set_drvdata(pdev, mc);

	intmask = MC_INT_INVALID_GART_PAGE |
		MC_INT_DECERR_EMEM | MC_INT_SECURITY_VIOLATION;
	mc_writel(mc, intmask, MC_INTMASK);
	return 0;
}

static int __devexit tegra20_mc_remove(struct platform_device *pdev)
{
	return 0;
}

static struct platform_driver tegra20_mc_driver = {
	.probe = tegra20_mc_probe,
	.remove = __devexit_p(tegra20_mc_remove),
	.driver = {
		.name = DRV_NAME,
		.owner = THIS_MODULE,
		.of_match_table = tegra20_mc_of_match,
	},
};
module_platform_driver(tegra20_mc_driver);

MODULE_AUTHOR("Hiroshi DOYU <hdoyu@nvidia.com>");
MODULE_DESCRIPTION("Tegra20 MC driver");
MODULE_LICENSE("GPL v2");
MODULE_ALIAS("platform:" DRV_NAME);
Commit	Line	Data
c542fb79 HD	1	/*
	2	* Tegra20 Memory Controller
	3	*
	4	* Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
	5	*
	6	* This program is free software; you can redistribute it and/or modify it
	7	* under the terms and conditions of the GNU General Public License,
	8	* version 2, as published by the Free Software Foundation.
	9	*
	10	* This program is distributed in the hope it will be useful, but WITHOUT
	11	* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
	12	* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
	13	* more details.
	14	*
	15	* You should have received a copy of the GNU General Public License along with
	16	* this program; if not, write to the Free Software Foundation, Inc.,
	17	* 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
	18	*/
	19
	20	#include <linux/kernel.h>
	21	#include <linux/module.h>
	22	#include <linux/ratelimit.h>
	23	#include <linux/platform_device.h>
	24	#include <linux/interrupt.h>
	25	#include <linux/io.h>
	26
	27	#define DRV_NAME "tegra20-mc"
	28
	29	#define MC_INTSTATUS 0x0
	30	#define MC_INTMASK 0x4
	31
	32	#define MC_INT_ERR_SHIFT 6
	33	#define MC_INT_ERR_MASK (0x1f << MC_INT_ERR_SHIFT)
	34	#define MC_INT_DECERR_EMEM BIT(MC_INT_ERR_SHIFT)
	35	#define MC_INT_INVALID_GART_PAGE BIT(MC_INT_ERR_SHIFT + 1)
	36	#define MC_INT_SECURITY_VIOLATION BIT(MC_INT_ERR_SHIFT + 2)
	37	#define MC_INT_ARBITRATION_EMEM BIT(MC_INT_ERR_SHIFT + 3)
	38
	39	#define MC_GART_ERROR_REQ 0x30
	40	#define MC_DECERR_EMEM_OTHERS_STATUS 0x58
	41	#define MC_SECURITY_VIOLATION_STATUS 0x74
	42
	43	#define SECURITY_VIOLATION_TYPE BIT(30) /* 0=TRUSTZONE, 1=CARVEOUT */
	44
	45	#define MC_CLIENT_ID_MASK 0x3f
	46
	47	#define NUM_MC_REG_BANKS 2
	48
	49	struct tegra20_mc {
	50	void __iomem *regs[NUM_MC_REG_BANKS];
	51	struct device *dev;
	52	};
	53
	54	static inline u32 mc_readl(struct tegra20_mc *mc, u32 offs)
	55	{
	56	if (offs < 0x24)
	57	return readl(mc->regs[0] + offs);
	58	BUG_ON(offs < 0x3c);
	59	if (offs < 0x400)
	60	return readl(mc->regs[1] + offs - 0x3c);
	61	BUG();
	62	}
	63
	64	static inline void mc_writel(struct tegra20_mc *mc, u32 val, u32 offs)
65	{
66	if (offs < 0x24) {
67	writel(val, mc->regs[0] + offs);
68	return;
69	}
70	BUG_ON(offs < 0x3c);
71	if (offs < 0x400) {
72	writel(val, mc->regs[1] + offs - 0x3c);
73	return;
74	}
75	BUG();
76	}
77
78	static const char * const tegra20_mc_client[] = {
79	"cbr_display0a",
80	"cbr_display0ab",
81	"cbr_display0b",
82	"cbr_display0bb",
83	"cbr_display0c",
84	"cbr_display0cb",
85	"cbr_display1b",
86	"cbr_display1bb",
87	"cbr_eppup",
88	"cbr_g2pr",
89	"cbr_g2sr",
90	"cbr_mpeunifbr",
91	"cbr_viruv",
92	"csr_avpcarm7r",
93	"csr_displayhc",
94	"csr_displayhcb",
95	"csr_fdcdrd",
96	"csr_g2dr",
97	"csr_host1xdmar",
98	"csr_host1xr",
99	"csr_idxsrd",
100	"csr_mpcorer",
101	"csr_mpe_ipred",
102	"csr_mpeamemrd",
103	"csr_mpecsrd",
104	"csr_ppcsahbdmar",
105	"csr_ppcsahbslvr",
106	"csr_texsrd",
107	"csr_vdebsevr",
108	"csr_vdember",
109	"csr_vdemcer",
110	"csr_vdetper",
111	"cbw_eppu",
112	"cbw_eppv",
113	"cbw_eppy",
114	"cbw_mpeunifbw",
115	"cbw_viwsb",
116	"cbw_viwu",
117	"cbw_viwv",
118	"cbw_viwy",
119	"ccw_g2dw",
120	"csw_avpcarm7w",
121	"csw_fdcdwr",
122	"csw_host1xw",
123	"csw_ispw",
124	"csw_mpcorew",
125	"csw_mpecswr",
126	"csw_ppcsahbdmaw",
127	"csw_ppcsahbslvw",
128	"csw_vdebsevw",
129	"csw_vdembew",
130	"csw_vdetpmw",
131	};
132
133	static void tegra20_mc_decode(struct tegra20_mc *mc, int n)
134	{
135	u32 addr, req;
136	const char *client = "Unknown";
137	int idx, cid;
138	const struct reg_info {
139	u32 offset;
140	u32 write_bit; /* 0=READ, 1=WRITE */
141	int cid_shift;
142	char *message;
143	} reg[] = {
144	{
145	.offset = MC_DECERR_EMEM_OTHERS_STATUS,
146	.write_bit = 31,
147	.message = "MC_DECERR",
148	},
149	{
150	.offset = MC_GART_ERROR_REQ,
151	.cid_shift = 1,
152	.message = "MC_GART_ERR",
153
154	},
155	{
156	.offset = MC_SECURITY_VIOLATION_STATUS,
157	.write_bit = 31,
158	.message = "MC_SECURITY_ERR",
159	},
160	};
161
162	idx = n - MC_INT_ERR_SHIFT;
163	if ((idx < 0) \|\| (idx >= ARRAY_SIZE(reg))) {
164	pr_err_ratelimited("Unknown interrupt status %08lx\n", BIT(n));
165	return;
166	}
167
168	req = mc_readl(mc, reg[idx].offset);
169	cid = (req >> reg[idx].cid_shift) & MC_CLIENT_ID_MASK;
170	if (cid < ARRAY_SIZE(tegra20_mc_client))
171	client = tegra20_mc_client[cid];
172
173	addr = mc_readl(mc, reg[idx].offset + sizeof(u32));
174
175	pr_err_ratelimited("%s (0x%08x): 0x%08x %s (%s %s)\n",
176	reg[idx].message, req, addr, client,
177	(req & BIT(reg[idx].write_bit)) ? "write" : "read",
178	(reg[idx].offset == MC_SECURITY_VIOLATION_STATUS) ?
179	((req & SECURITY_VIOLATION_TYPE) ?
180	"carveout" : "trustzone") : "");
181	}
182
183	static const struct of_device_id tegra20_mc_of_match[] __devinitconst = {
184	{ .compatible = "nvidia,tegra20-mc", },
185	{},
186	};
187
188	static irqreturn_t tegra20_mc_isr(int irq, void *data)
189	{
190	u32 stat, mask, bit;
191	struct tegra20_mc *mc = data;
192
193	stat = mc_readl(mc, MC_INTSTATUS);
194	mask = mc_readl(mc, MC_INTMASK);
195	mask &= stat;
196	if (!mask)
197	return IRQ_NONE;
198	while ((bit = ffs(mask)) != 0)
199	tegra20_mc_decode(mc, bit - 1);
200	mc_writel(mc, stat, MC_INTSTATUS);
201	return IRQ_HANDLED;
202	}
203
204	static int __devinit tegra20_mc_probe(struct platform_device *pdev)
205	{
206	struct resource *irq;
207	struct tegra20_mc *mc;
208	int i, err;
209	u32 intmask;
210
211	mc = devm_kzalloc(&pdev->dev, sizeof(*mc), GFP_KERNEL);
212	if (!mc)
213	return -ENOMEM;
214	mc->dev = &pdev->dev;
215
216	for (i = 0; i < ARRAY_SIZE(mc->regs); i++) {
217	struct resource *res;
218
219	res = platform_get_resource(pdev, IORESOURCE_MEM, i);
220	if (!res)
221	return -ENODEV;
222	mc->regs[i] = devm_request_and_ioremap(&pdev->dev, res);
223	if (!mc->regs[i])
224	return -EBUSY;
225	}
226
227	irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
228	if (!irq)
229	return -ENODEV;
230	err = devm_request_irq(&pdev->dev, irq->start, tegra20_mc_isr,
231	IRQF_SHARED, dev_name(&pdev->dev), mc);
232	if (err)
233	return -ENODEV;
234
235	platform_set_drvdata(pdev, mc);
236
237	intmask = MC_INT_INVALID_GART_PAGE \|
238	MC_INT_DECERR_EMEM \| MC_INT_SECURITY_VIOLATION;
239	mc_writel(mc, intmask, MC_INTMASK);
240	return 0;
241	}
242
243	static int __devexit tegra20_mc_remove(struct platform_device *pdev)
244	{
245	return 0;
246	}
247
248	static struct platform_driver tegra20_mc_driver = {
249	.probe = tegra20_mc_probe,
250	.remove = __devexit_p(tegra20_mc_remove),
251	.driver = {
252	.name = DRV_NAME,
253	.owner = THIS_MODULE,
254	.of_match_table = tegra20_mc_of_match,
255	},
256	};
257	module_platform_driver(tegra20_mc_driver);
258
259	MODULE_AUTHOR("Hiroshi DOYU <hdoyu@nvidia.com>");
260	MODULE_DESCRIPTION("Tegra20 MC driver");
261	MODULE_LICENSE("GPL v2");
262	MODULE_ALIAS("platform:" DRV_NAME);