mfd: davinci: Voicecodec needs regmap_mmio
[deliverable/linux.git] / drivers / mfd / ab8500-core.c
CommitLineData
62579266
RV
1/*
2 * Copyright (C) ST-Ericsson SA 2010
3 *
4 * License Terms: GNU General Public License v2
5 * Author: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com>
6 * Author: Rabin Vincent <rabin.vincent@stericsson.com>
adceed62 7 * Author: Mattias Wallin <mattias.wallin@stericsson.com>
62579266
RV
8 */
9
10#include <linux/kernel.h>
11#include <linux/slab.h>
12#include <linux/init.h>
13#include <linux/irq.h>
06e589ef 14#include <linux/irqdomain.h>
62579266
RV
15#include <linux/delay.h>
16#include <linux/interrupt.h>
17#include <linux/module.h>
18#include <linux/platform_device.h>
19#include <linux/mfd/core.h>
47c16975 20#include <linux/mfd/abx500.h>
ee66e653 21#include <linux/mfd/abx500/ab8500.h>
00441b5e 22#include <linux/mfd/abx500/ab8500-bm.h>
d28f1db8 23#include <linux/mfd/dbx500-prcmu.h>
549931f9 24#include <linux/regulator/ab8500.h>
6bc4a568
LJ
25#include <linux/of.h>
26#include <linux/of_device.h>
62579266
RV
27
28/*
29 * Interrupt register offsets
30 * Bank : 0x0E
31 */
47c16975
MW
32#define AB8500_IT_SOURCE1_REG 0x00
33#define AB8500_IT_SOURCE2_REG 0x01
34#define AB8500_IT_SOURCE3_REG 0x02
35#define AB8500_IT_SOURCE4_REG 0x03
36#define AB8500_IT_SOURCE5_REG 0x04
37#define AB8500_IT_SOURCE6_REG 0x05
38#define AB8500_IT_SOURCE7_REG 0x06
39#define AB8500_IT_SOURCE8_REG 0x07
d6255529 40#define AB9540_IT_SOURCE13_REG 0x0C
47c16975
MW
41#define AB8500_IT_SOURCE19_REG 0x12
42#define AB8500_IT_SOURCE20_REG 0x13
43#define AB8500_IT_SOURCE21_REG 0x14
44#define AB8500_IT_SOURCE22_REG 0x15
45#define AB8500_IT_SOURCE23_REG 0x16
46#define AB8500_IT_SOURCE24_REG 0x17
62579266
RV
47
48/*
49 * latch registers
50 */
47c16975
MW
51#define AB8500_IT_LATCH1_REG 0x20
52#define AB8500_IT_LATCH2_REG 0x21
53#define AB8500_IT_LATCH3_REG 0x22
54#define AB8500_IT_LATCH4_REG 0x23
55#define AB8500_IT_LATCH5_REG 0x24
56#define AB8500_IT_LATCH6_REG 0x25
57#define AB8500_IT_LATCH7_REG 0x26
58#define AB8500_IT_LATCH8_REG 0x27
59#define AB8500_IT_LATCH9_REG 0x28
60#define AB8500_IT_LATCH10_REG 0x29
92d50a41 61#define AB8500_IT_LATCH12_REG 0x2B
d6255529 62#define AB9540_IT_LATCH13_REG 0x2C
47c16975
MW
63#define AB8500_IT_LATCH19_REG 0x32
64#define AB8500_IT_LATCH20_REG 0x33
65#define AB8500_IT_LATCH21_REG 0x34
66#define AB8500_IT_LATCH22_REG 0x35
67#define AB8500_IT_LATCH23_REG 0x36
68#define AB8500_IT_LATCH24_REG 0x37
62579266
RV
69
70/*
71 * mask registers
72 */
73
47c16975
MW
74#define AB8500_IT_MASK1_REG 0x40
75#define AB8500_IT_MASK2_REG 0x41
76#define AB8500_IT_MASK3_REG 0x42
77#define AB8500_IT_MASK4_REG 0x43
78#define AB8500_IT_MASK5_REG 0x44
79#define AB8500_IT_MASK6_REG 0x45
80#define AB8500_IT_MASK7_REG 0x46
81#define AB8500_IT_MASK8_REG 0x47
82#define AB8500_IT_MASK9_REG 0x48
83#define AB8500_IT_MASK10_REG 0x49
84#define AB8500_IT_MASK11_REG 0x4A
85#define AB8500_IT_MASK12_REG 0x4B
86#define AB8500_IT_MASK13_REG 0x4C
87#define AB8500_IT_MASK14_REG 0x4D
88#define AB8500_IT_MASK15_REG 0x4E
89#define AB8500_IT_MASK16_REG 0x4F
90#define AB8500_IT_MASK17_REG 0x50
91#define AB8500_IT_MASK18_REG 0x51
92#define AB8500_IT_MASK19_REG 0x52
93#define AB8500_IT_MASK20_REG 0x53
94#define AB8500_IT_MASK21_REG 0x54
95#define AB8500_IT_MASK22_REG 0x55
96#define AB8500_IT_MASK23_REG 0x56
97#define AB8500_IT_MASK24_REG 0x57
a29264b6 98#define AB8500_IT_MASK25_REG 0x58
47c16975 99
7ccfe9b1
MJ
100/*
101 * latch hierarchy registers
102 */
103#define AB8500_IT_LATCHHIER1_REG 0x60
104#define AB8500_IT_LATCHHIER2_REG 0x61
105#define AB8500_IT_LATCHHIER3_REG 0x62
3e1a498f 106#define AB8540_IT_LATCHHIER4_REG 0x63
7ccfe9b1
MJ
107
108#define AB8500_IT_LATCHHIER_NUM 3
3e1a498f 109#define AB8540_IT_LATCHHIER_NUM 4
7ccfe9b1 110
47c16975 111#define AB8500_REV_REG 0x80
0f620837 112#define AB8500_IC_NAME_REG 0x82
e5c238c3 113#define AB8500_SWITCH_OFF_STATUS 0x00
62579266 114
b4a31037 115#define AB8500_TURN_ON_STATUS 0x00
93ff722e 116#define AB8505_TURN_ON_STATUS_2 0x04
b4a31037 117
f04a9d8a
RK
118#define AB8500_CH_USBCH_STAT1_REG 0x02
119#define VBUS_DET_DBNC100 0x02
120#define VBUS_DET_DBNC1 0x01
121
122static DEFINE_SPINLOCK(on_stat_lock);
123static u8 turn_on_stat_mask = 0xFF;
124static u8 turn_on_stat_set;
6ef9418c
RA
125static bool no_bm; /* No battery management */
126module_param(no_bm, bool, S_IRUGO);
127
d6255529
LW
128#define AB9540_MODEM_CTRL2_REG 0x23
129#define AB9540_MODEM_CTRL2_SWDBBRSTN_BIT BIT(2)
130
62579266
RV
131/*
132 * Map interrupt numbers to the LATCH and MASK register offsets, Interrupt
2ced445e
LW
133 * numbers are indexed into this array with (num / 8). The interupts are
134 * defined in linux/mfd/ab8500.h
62579266
RV
135 *
136 * This is one off from the register names, i.e. AB8500_IT_MASK1_REG is at
137 * offset 0.
138 */
2ced445e 139/* AB8500 support */
62579266 140static const int ab8500_irq_regoffset[AB8500_NUM_IRQ_REGS] = {
92d50a41 141 0, 1, 2, 3, 4, 6, 7, 8, 9, 11, 18, 19, 20, 21,
62579266
RV
142};
143
a29264b6 144/* AB9540 / AB8505 support */
d6255529 145static const int ab9540_irq_regoffset[AB9540_NUM_IRQ_REGS] = {
a29264b6 146 0, 1, 2, 3, 4, 6, 7, 8, 9, 11, 18, 19, 20, 21, 12, 13, 24, 5, 22, 23
d6255529
LW
147};
148
3e1a498f
LJ
149/* AB8540 support */
150static const int ab8540_irq_regoffset[AB8540_NUM_IRQ_REGS] = {
151 0, 1, 2, 3, 4, -1, -1, -1, -1, 11, 18, 19, 20, 21, 12, 13, 24, 5, 22, 23,
152 25, 26, 27, 28, 29, 30, 31,
153};
154
0f620837
LW
155static const char ab8500_version_str[][7] = {
156 [AB8500_VERSION_AB8500] = "AB8500",
157 [AB8500_VERSION_AB8505] = "AB8505",
158 [AB8500_VERSION_AB9540] = "AB9540",
159 [AB8500_VERSION_AB8540] = "AB8540",
160};
161
822672a7 162static int ab8500_prcmu_write(struct ab8500 *ab8500, u16 addr, u8 data)
d28f1db8
LJ
163{
164 int ret;
165
166 ret = prcmu_abb_write((u8)(addr >> 8), (u8)(addr & 0xFF), &data, 1);
167 if (ret < 0)
168 dev_err(ab8500->dev, "prcmu i2c error %d\n", ret);
169 return ret;
170}
171
822672a7 172static int ab8500_prcmu_write_masked(struct ab8500 *ab8500, u16 addr, u8 mask,
d28f1db8
LJ
173 u8 data)
174{
175 int ret;
176
177 ret = prcmu_abb_write_masked((u8)(addr >> 8), (u8)(addr & 0xFF), &data,
178 &mask, 1);
179 if (ret < 0)
180 dev_err(ab8500->dev, "prcmu i2c error %d\n", ret);
181 return ret;
182}
183
822672a7 184static int ab8500_prcmu_read(struct ab8500 *ab8500, u16 addr)
d28f1db8
LJ
185{
186 int ret;
187 u8 data;
188
189 ret = prcmu_abb_read((u8)(addr >> 8), (u8)(addr & 0xFF), &data, 1);
190 if (ret < 0) {
191 dev_err(ab8500->dev, "prcmu i2c error %d\n", ret);
192 return ret;
193 }
194 return (int)data;
195}
196
47c16975
MW
197static int ab8500_get_chip_id(struct device *dev)
198{
6bce7bf1
MW
199 struct ab8500 *ab8500;
200
201 if (!dev)
202 return -EINVAL;
203 ab8500 = dev_get_drvdata(dev->parent);
204 return ab8500 ? (int)ab8500->chip_id : -EINVAL;
47c16975
MW
205}
206
207static int set_register_interruptible(struct ab8500 *ab8500, u8 bank,
208 u8 reg, u8 data)
62579266
RV
209{
210 int ret;
47c16975
MW
211 /*
212 * Put the u8 bank and u8 register together into a an u16.
213 * The bank on higher 8 bits and register in lower 8 bits.
214 * */
215 u16 addr = ((u16)bank) << 8 | reg;
62579266
RV
216
217 dev_vdbg(ab8500->dev, "wr: addr %#x <= %#x\n", addr, data);
218
392cbd1e 219 mutex_lock(&ab8500->lock);
47c16975 220
62579266
RV
221 ret = ab8500->write(ab8500, addr, data);
222 if (ret < 0)
223 dev_err(ab8500->dev, "failed to write reg %#x: %d\n",
224 addr, ret);
47c16975 225 mutex_unlock(&ab8500->lock);
62579266
RV
226
227 return ret;
228}
229
47c16975
MW
230static int ab8500_set_register(struct device *dev, u8 bank,
231 u8 reg, u8 value)
62579266 232{
112a80d2 233 int ret;
47c16975 234 struct ab8500 *ab8500 = dev_get_drvdata(dev->parent);
62579266 235
112a80d2
JA
236 atomic_inc(&ab8500->transfer_ongoing);
237 ret = set_register_interruptible(ab8500, bank, reg, value);
238 atomic_dec(&ab8500->transfer_ongoing);
239 return ret;
62579266 240}
62579266 241
47c16975
MW
242static int get_register_interruptible(struct ab8500 *ab8500, u8 bank,
243 u8 reg, u8 *value)
62579266
RV
244{
245 int ret;
47c16975
MW
246 /* put the u8 bank and u8 reg together into a an u16.
247 * bank on higher 8 bits and reg in lower */
248 u16 addr = ((u16)bank) << 8 | reg;
249
392cbd1e 250 mutex_lock(&ab8500->lock);
62579266
RV
251
252 ret = ab8500->read(ab8500, addr);
253 if (ret < 0)
254 dev_err(ab8500->dev, "failed to read reg %#x: %d\n",
255 addr, ret);
47c16975
MW
256 else
257 *value = ret;
62579266 258
47c16975 259 mutex_unlock(&ab8500->lock);
62579266
RV
260 dev_vdbg(ab8500->dev, "rd: addr %#x => data %#x\n", addr, ret);
261
262 return ret;
263}
264
47c16975
MW
265static int ab8500_get_register(struct device *dev, u8 bank,
266 u8 reg, u8 *value)
62579266 267{
112a80d2 268 int ret;
47c16975 269 struct ab8500 *ab8500 = dev_get_drvdata(dev->parent);
62579266 270
112a80d2
JA
271 atomic_inc(&ab8500->transfer_ongoing);
272 ret = get_register_interruptible(ab8500, bank, reg, value);
273 atomic_dec(&ab8500->transfer_ongoing);
274 return ret;
62579266 275}
47c16975
MW
276
277static int mask_and_set_register_interruptible(struct ab8500 *ab8500, u8 bank,
278 u8 reg, u8 bitmask, u8 bitvalues)
62579266
RV
279{
280 int ret;
47c16975
MW
281 /* put the u8 bank and u8 reg together into a an u16.
282 * bank on higher 8 bits and reg in lower */
283 u16 addr = ((u16)bank) << 8 | reg;
62579266 284
392cbd1e 285 mutex_lock(&ab8500->lock);
62579266 286
bc628fd1
MN
287 if (ab8500->write_masked == NULL) {
288 u8 data;
62579266 289
bc628fd1
MN
290 ret = ab8500->read(ab8500, addr);
291 if (ret < 0) {
292 dev_err(ab8500->dev, "failed to read reg %#x: %d\n",
293 addr, ret);
294 goto out;
295 }
62579266 296
bc628fd1
MN
297 data = (u8)ret;
298 data = (~bitmask & data) | (bitmask & bitvalues);
299
300 ret = ab8500->write(ab8500, addr, data);
301 if (ret < 0)
302 dev_err(ab8500->dev, "failed to write reg %#x: %d\n",
303 addr, ret);
62579266 304
bc628fd1
MN
305 dev_vdbg(ab8500->dev, "mask: addr %#x => data %#x\n", addr,
306 data);
307 goto out;
308 }
309 ret = ab8500->write_masked(ab8500, addr, bitmask, bitvalues);
310 if (ret < 0)
311 dev_err(ab8500->dev, "failed to modify reg %#x: %d\n", addr,
312 ret);
62579266
RV
313out:
314 mutex_unlock(&ab8500->lock);
315 return ret;
316}
47c16975
MW
317
318static int ab8500_mask_and_set_register(struct device *dev,
319 u8 bank, u8 reg, u8 bitmask, u8 bitvalues)
320{
112a80d2 321 int ret;
47c16975
MW
322 struct ab8500 *ab8500 = dev_get_drvdata(dev->parent);
323
112a80d2
JA
324 atomic_inc(&ab8500->transfer_ongoing);
325 ret= mask_and_set_register_interruptible(ab8500, bank, reg,
326 bitmask, bitvalues);
327 atomic_dec(&ab8500->transfer_ongoing);
328 return ret;
47c16975
MW
329}
330
331static struct abx500_ops ab8500_ops = {
332 .get_chip_id = ab8500_get_chip_id,
333 .get_register = ab8500_get_register,
334 .set_register = ab8500_set_register,
335 .get_register_page = NULL,
336 .set_register_page = NULL,
337 .mask_and_set_register = ab8500_mask_and_set_register,
338 .event_registers_startup_state_get = NULL,
339 .startup_irq_enabled = NULL,
1d843a6c 340 .dump_all_banks = ab8500_dump_all_banks,
47c16975 341};
62579266 342
9505a0a0 343static void ab8500_irq_lock(struct irq_data *data)
62579266 344{
9505a0a0 345 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
62579266
RV
346
347 mutex_lock(&ab8500->irq_lock);
112a80d2 348 atomic_inc(&ab8500->transfer_ongoing);
62579266
RV
349}
350
9505a0a0 351static void ab8500_irq_sync_unlock(struct irq_data *data)
62579266 352{
9505a0a0 353 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
62579266
RV
354 int i;
355
2ced445e 356 for (i = 0; i < ab8500->mask_size; i++) {
62579266
RV
357 u8 old = ab8500->oldmask[i];
358 u8 new = ab8500->mask[i];
359 int reg;
360
361 if (new == old)
362 continue;
363
0f620837
LW
364 /*
365 * Interrupt register 12 doesn't exist prior to AB8500 version
366 * 2.0
367 */
368 if (ab8500->irq_reg_offset[i] == 11 &&
369 is_ab8500_1p1_or_earlier(ab8500))
92d50a41
MW
370 continue;
371
3e1a498f
LJ
372 if (ab8500->irq_reg_offset[i] < 0)
373 continue;
374
62579266
RV
375 ab8500->oldmask[i] = new;
376
2ced445e 377 reg = AB8500_IT_MASK1_REG + ab8500->irq_reg_offset[i];
47c16975 378 set_register_interruptible(ab8500, AB8500_INTERRUPT, reg, new);
62579266 379 }
112a80d2 380 atomic_dec(&ab8500->transfer_ongoing);
62579266
RV
381 mutex_unlock(&ab8500->irq_lock);
382}
383
9505a0a0 384static void ab8500_irq_mask(struct irq_data *data)
62579266 385{
9505a0a0 386 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
06e589ef 387 int offset = data->hwirq;
62579266
RV
388 int index = offset / 8;
389 int mask = 1 << (offset % 8);
390
391 ab8500->mask[index] |= mask;
9c677b9b
LJ
392
393 /* The AB8500 GPIOs have two interrupts each (rising & falling). */
394 if (offset >= AB8500_INT_GPIO6R && offset <= AB8500_INT_GPIO41R)
395 ab8500->mask[index + 2] |= mask;
396 if (offset >= AB9540_INT_GPIO50R && offset <= AB9540_INT_GPIO54R)
397 ab8500->mask[index + 1] |= mask;
398 if (offset == AB8540_INT_GPIO43R || offset == AB8540_INT_GPIO44R)
e2ddf46a
LW
399 /* Here the falling IRQ is one bit lower */
400 ab8500->mask[index] |= (mask << 1);
62579266
RV
401}
402
9505a0a0 403static void ab8500_irq_unmask(struct irq_data *data)
62579266 404{
9505a0a0 405 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
9c677b9b 406 unsigned int type = irqd_get_trigger_type(data);
06e589ef 407 int offset = data->hwirq;
62579266
RV
408 int index = offset / 8;
409 int mask = 1 << (offset % 8);
410
9c677b9b
LJ
411 if (type & IRQ_TYPE_EDGE_RISING)
412 ab8500->mask[index] &= ~mask;
413
414 /* The AB8500 GPIOs have two interrupts each (rising & falling). */
415 if (type & IRQ_TYPE_EDGE_FALLING) {
416 if (offset >= AB8500_INT_GPIO6R && offset <= AB8500_INT_GPIO41R)
417 ab8500->mask[index + 2] &= ~mask;
418 else if (offset >= AB9540_INT_GPIO50R && offset <= AB9540_INT_GPIO54R)
419 ab8500->mask[index + 1] &= ~mask;
420 else if (offset == AB8540_INT_GPIO43R || offset == AB8540_INT_GPIO44R)
e2ddf46a
LW
421 /* Here the falling IRQ is one bit lower */
422 ab8500->mask[index] &= ~(mask << 1);
9c677b9b
LJ
423 else
424 ab8500->mask[index] &= ~mask;
e2ddf46a 425 } else {
9c677b9b
LJ
426 /* Satisfies the case where type is not set. */
427 ab8500->mask[index] &= ~mask;
e2ddf46a 428 }
62579266
RV
429}
430
40f6e5a2
LJ
431static int ab8500_irq_set_type(struct irq_data *data, unsigned int type)
432{
433 return 0;
62579266
RV
434}
435
436static struct irq_chip ab8500_irq_chip = {
437 .name = "ab8500",
9505a0a0
MB
438 .irq_bus_lock = ab8500_irq_lock,
439 .irq_bus_sync_unlock = ab8500_irq_sync_unlock,
440 .irq_mask = ab8500_irq_mask,
e6f9306e 441 .irq_disable = ab8500_irq_mask,
9505a0a0 442 .irq_unmask = ab8500_irq_unmask,
40f6e5a2 443 .irq_set_type = ab8500_irq_set_type,
62579266
RV
444};
445
3e1a498f
LJ
446static void update_latch_offset(u8 *offset, int i)
447{
448 /* Fix inconsistent ITFromLatch25 bit mapping... */
449 if (unlikely(*offset == 17))
450 *offset = 24;
451 /* Fix inconsistent ab8540 bit mapping... */
452 if (unlikely(*offset == 16))
453 *offset = 25;
454 if ((i==3) && (*offset >= 24))
455 *offset += 2;
456}
457
7ccfe9b1
MJ
458static int ab8500_handle_hierarchical_line(struct ab8500 *ab8500,
459 int latch_offset, u8 latch_val)
460{
7a93fb37 461 int int_bit, line, i;
7ccfe9b1 462
7a93fb37
FB
463 for (i = 0; i < ab8500->mask_size; i++)
464 if (ab8500->irq_reg_offset[i] == latch_offset)
465 break;
7ccfe9b1 466
7a93fb37
FB
467 if (i >= ab8500->mask_size) {
468 dev_err(ab8500->dev, "Register offset 0x%2x not declared\n",
469 latch_offset);
470 return -ENXIO;
471 }
7ccfe9b1 472
7a93fb37
FB
473 /* ignore masked out interrupts */
474 latch_val &= ~ab8500->mask[i];
7ccfe9b1 475
7a93fb37
FB
476 while (latch_val) {
477 int_bit = __ffs(latch_val);
7ccfe9b1
MJ
478 line = (i << 3) + int_bit;
479 latch_val &= ~(1 << int_bit);
480
e2ddf46a
LW
481 /*
482 * This handles the falling edge hwirqs from the GPIO
483 * lines. Route them back to the line registered for the
484 * rising IRQ, as this is merely a flag for the same IRQ
485 * in linux terms.
486 */
487 if (line >= AB8500_INT_GPIO6F && line <= AB8500_INT_GPIO41F)
488 line -= 16;
489 if (line >= AB9540_INT_GPIO50F && line <= AB9540_INT_GPIO54F)
490 line -= 8;
491 if (line == AB8540_INT_GPIO43F || line == AB8540_INT_GPIO44F)
492 line += 1;
493
ed83d301 494 handle_nested_irq(irq_create_mapping(ab8500->domain, line));
7a93fb37 495 }
7ccfe9b1
MJ
496
497 return 0;
498}
499
500static int ab8500_handle_hierarchical_latch(struct ab8500 *ab8500,
501 int hier_offset, u8 hier_val)
502{
503 int latch_bit, status;
504 u8 latch_offset, latch_val;
505
506 do {
507 latch_bit = __ffs(hier_val);
508 latch_offset = (hier_offset << 3) + latch_bit;
509
3e1a498f 510 update_latch_offset(&latch_offset, hier_offset);
7ccfe9b1
MJ
511
512 status = get_register_interruptible(ab8500,
513 AB8500_INTERRUPT,
514 AB8500_IT_LATCH1_REG + latch_offset,
515 &latch_val);
516 if (status < 0 || latch_val == 0)
517 goto discard;
518
519 status = ab8500_handle_hierarchical_line(ab8500,
520 latch_offset, latch_val);
521 if (status < 0)
522 return status;
523discard:
524 hier_val &= ~(1 << latch_bit);
525 } while (hier_val);
526
527 return 0;
528}
529
530static irqreturn_t ab8500_hierarchical_irq(int irq, void *dev)
531{
532 struct ab8500 *ab8500 = dev;
533 u8 i;
534
535 dev_vdbg(ab8500->dev, "interrupt\n");
536
537 /* Hierarchical interrupt version */
3e1a498f 538 for (i = 0; i < (ab8500->it_latchhier_num); i++) {
7ccfe9b1
MJ
539 int status;
540 u8 hier_val;
541
542 status = get_register_interruptible(ab8500, AB8500_INTERRUPT,
543 AB8500_IT_LATCHHIER1_REG + i, &hier_val);
544 if (status < 0 || hier_val == 0)
545 continue;
546
547 status = ab8500_handle_hierarchical_latch(ab8500, i, hier_val);
548 if (status < 0)
549 break;
550 }
551 return IRQ_HANDLED;
552}
553
06e589ef
LJ
554static int ab8500_irq_map(struct irq_domain *d, unsigned int virq,
555 irq_hw_number_t hwirq)
556{
557 struct ab8500 *ab8500 = d->host_data;
558
559 if (!ab8500)
560 return -EINVAL;
561
562 irq_set_chip_data(virq, ab8500);
563 irq_set_chip_and_handler(virq, &ab8500_irq_chip,
564 handle_simple_irq);
565 irq_set_nested_thread(virq, 1);
62579266 566#ifdef CONFIG_ARM
06e589ef 567 set_irq_flags(virq, IRQF_VALID);
62579266 568#else
06e589ef 569 irq_set_noprobe(virq);
62579266 570#endif
62579266
RV
571
572 return 0;
573}
574
06e589ef
LJ
575static struct irq_domain_ops ab8500_irq_ops = {
576 .map = ab8500_irq_map,
577 .xlate = irq_domain_xlate_twocell,
578};
579
580static int ab8500_irq_init(struct ab8500 *ab8500, struct device_node *np)
62579266 581{
2ced445e
LW
582 int num_irqs;
583
3e1a498f
LJ
584 if (is_ab8540(ab8500))
585 num_irqs = AB8540_NR_IRQS;
586 else if (is_ab9540(ab8500))
d6255529 587 num_irqs = AB9540_NR_IRQS;
a982362c
BJ
588 else if (is_ab8505(ab8500))
589 num_irqs = AB8505_NR_IRQS;
d6255529
LW
590 else
591 num_irqs = AB8500_NR_IRQS;
62579266 592
f1d11f39
LW
593 /* If ->irq_base is zero this will give a linear mapping */
594 ab8500->domain = irq_domain_add_simple(NULL,
f864c46a 595 num_irqs, 0,
f1d11f39 596 &ab8500_irq_ops, ab8500);
06e589ef
LJ
597
598 if (!ab8500->domain) {
599 dev_err(ab8500->dev, "Failed to create irqdomain\n");
600 return -ENOSYS;
601 }
602
603 return 0;
62579266
RV
604}
605
112a80d2
JA
606int ab8500_suspend(struct ab8500 *ab8500)
607{
608 if (atomic_read(&ab8500->transfer_ongoing))
609 return -EINVAL;
610 else
611 return 0;
612}
613
a9e9ce4c 614static struct resource ab8500_gpadc_resources[] = {
62579266
RV
615 {
616 .name = "HW_CONV_END",
617 .start = AB8500_INT_GP_HW_ADC_CONV_END,
618 .end = AB8500_INT_GP_HW_ADC_CONV_END,
619 .flags = IORESOURCE_IRQ,
620 },
621 {
622 .name = "SW_CONV_END",
623 .start = AB8500_INT_GP_SW_ADC_CONV_END,
624 .end = AB8500_INT_GP_SW_ADC_CONV_END,
625 .flags = IORESOURCE_IRQ,
626 },
627};
628
4b106fb9 629static struct resource ab8505_gpadc_resources[] = {
c0eda9ae
LJ
630 {
631 .name = "SW_CONV_END",
632 .start = AB8500_INT_GP_SW_ADC_CONV_END,
633 .end = AB8500_INT_GP_SW_ADC_CONV_END,
634 .flags = IORESOURCE_IRQ,
635 },
636};
637
a9e9ce4c 638static struct resource ab8500_rtc_resources[] = {
62579266
RV
639 {
640 .name = "60S",
641 .start = AB8500_INT_RTC_60S,
642 .end = AB8500_INT_RTC_60S,
643 .flags = IORESOURCE_IRQ,
644 },
645 {
646 .name = "ALARM",
647 .start = AB8500_INT_RTC_ALARM,
648 .end = AB8500_INT_RTC_ALARM,
649 .flags = IORESOURCE_IRQ,
650 },
651};
652
9c717cf3
AT
653static struct resource ab8540_rtc_resources[] = {
654 {
655 .name = "1S",
656 .start = AB8540_INT_RTC_1S,
657 .end = AB8540_INT_RTC_1S,
658 .flags = IORESOURCE_IRQ,
659 },
660 {
661 .name = "ALARM",
662 .start = AB8500_INT_RTC_ALARM,
663 .end = AB8500_INT_RTC_ALARM,
664 .flags = IORESOURCE_IRQ,
665 },
666};
667
a9e9ce4c 668static struct resource ab8500_poweronkey_db_resources[] = {
77686517
SI
669 {
670 .name = "ONKEY_DBF",
671 .start = AB8500_INT_PON_KEY1DB_F,
672 .end = AB8500_INT_PON_KEY1DB_F,
673 .flags = IORESOURCE_IRQ,
674 },
675 {
676 .name = "ONKEY_DBR",
677 .start = AB8500_INT_PON_KEY1DB_R,
678 .end = AB8500_INT_PON_KEY1DB_R,
679 .flags = IORESOURCE_IRQ,
680 },
681};
682
a9e9ce4c 683static struct resource ab8500_av_acc_detect_resources[] = {
e098aded 684 {
6af75ecd
LW
685 .name = "ACC_DETECT_1DB_F",
686 .start = AB8500_INT_ACC_DETECT_1DB_F,
687 .end = AB8500_INT_ACC_DETECT_1DB_F,
688 .flags = IORESOURCE_IRQ,
e098aded
MW
689 },
690 {
6af75ecd
LW
691 .name = "ACC_DETECT_1DB_R",
692 .start = AB8500_INT_ACC_DETECT_1DB_R,
693 .end = AB8500_INT_ACC_DETECT_1DB_R,
694 .flags = IORESOURCE_IRQ,
695 },
696 {
697 .name = "ACC_DETECT_21DB_F",
698 .start = AB8500_INT_ACC_DETECT_21DB_F,
699 .end = AB8500_INT_ACC_DETECT_21DB_F,
700 .flags = IORESOURCE_IRQ,
701 },
702 {
703 .name = "ACC_DETECT_21DB_R",
704 .start = AB8500_INT_ACC_DETECT_21DB_R,
705 .end = AB8500_INT_ACC_DETECT_21DB_R,
706 .flags = IORESOURCE_IRQ,
707 },
708 {
709 .name = "ACC_DETECT_22DB_F",
710 .start = AB8500_INT_ACC_DETECT_22DB_F,
711 .end = AB8500_INT_ACC_DETECT_22DB_F,
712 .flags = IORESOURCE_IRQ,
e098aded 713 },
6af75ecd
LW
714 {
715 .name = "ACC_DETECT_22DB_R",
716 .start = AB8500_INT_ACC_DETECT_22DB_R,
717 .end = AB8500_INT_ACC_DETECT_22DB_R,
718 .flags = IORESOURCE_IRQ,
719 },
720};
721
a9e9ce4c 722static struct resource ab8500_charger_resources[] = {
e098aded
MW
723 {
724 .name = "MAIN_CH_UNPLUG_DET",
725 .start = AB8500_INT_MAIN_CH_UNPLUG_DET,
726 .end = AB8500_INT_MAIN_CH_UNPLUG_DET,
727 .flags = IORESOURCE_IRQ,
728 },
729 {
730 .name = "MAIN_CHARGE_PLUG_DET",
731 .start = AB8500_INT_MAIN_CH_PLUG_DET,
732 .end = AB8500_INT_MAIN_CH_PLUG_DET,
733 .flags = IORESOURCE_IRQ,
734 },
e098aded
MW
735 {
736 .name = "VBUS_DET_R",
737 .start = AB8500_INT_VBUS_DET_R,
738 .end = AB8500_INT_VBUS_DET_R,
739 .flags = IORESOURCE_IRQ,
740 },
741 {
6af75ecd
LW
742 .name = "VBUS_DET_F",
743 .start = AB8500_INT_VBUS_DET_F,
744 .end = AB8500_INT_VBUS_DET_F,
e098aded
MW
745 .flags = IORESOURCE_IRQ,
746 },
747 {
6af75ecd
LW
748 .name = "USB_LINK_STATUS",
749 .start = AB8500_INT_USB_LINK_STATUS,
750 .end = AB8500_INT_USB_LINK_STATUS,
751 .flags = IORESOURCE_IRQ,
752 },
e098aded
MW
753 {
754 .name = "VBUS_OVV",
755 .start = AB8500_INT_VBUS_OVV,
756 .end = AB8500_INT_VBUS_OVV,
757 .flags = IORESOURCE_IRQ,
758 },
759 {
6af75ecd
LW
760 .name = "USB_CH_TH_PROT_R",
761 .start = AB8500_INT_USB_CH_TH_PROT_R,
762 .end = AB8500_INT_USB_CH_TH_PROT_R,
e098aded
MW
763 .flags = IORESOURCE_IRQ,
764 },
765 {
6af75ecd
LW
766 .name = "USB_CH_TH_PROT_F",
767 .start = AB8500_INT_USB_CH_TH_PROT_F,
768 .end = AB8500_INT_USB_CH_TH_PROT_F,
e098aded
MW
769 .flags = IORESOURCE_IRQ,
770 },
771 {
6af75ecd
LW
772 .name = "MAIN_EXT_CH_NOT_OK",
773 .start = AB8500_INT_MAIN_EXT_CH_NOT_OK,
774 .end = AB8500_INT_MAIN_EXT_CH_NOT_OK,
775 .flags = IORESOURCE_IRQ,
776 },
777 {
778 .name = "MAIN_CH_TH_PROT_R",
779 .start = AB8500_INT_MAIN_CH_TH_PROT_R,
780 .end = AB8500_INT_MAIN_CH_TH_PROT_R,
781 .flags = IORESOURCE_IRQ,
782 },
783 {
784 .name = "MAIN_CH_TH_PROT_F",
785 .start = AB8500_INT_MAIN_CH_TH_PROT_F,
786 .end = AB8500_INT_MAIN_CH_TH_PROT_F,
787 .flags = IORESOURCE_IRQ,
788 },
789 {
790 .name = "USB_CHARGER_NOT_OKR",
a982362c
BJ
791 .start = AB8500_INT_USB_CHARGER_NOT_OKR,
792 .end = AB8500_INT_USB_CHARGER_NOT_OKR,
6af75ecd
LW
793 .flags = IORESOURCE_IRQ,
794 },
795 {
796 .name = "CH_WD_EXP",
797 .start = AB8500_INT_CH_WD_EXP,
798 .end = AB8500_INT_CH_WD_EXP,
799 .flags = IORESOURCE_IRQ,
800 },
34c11a70
POH
801 {
802 .name = "VBUS_CH_DROP_END",
803 .start = AB8500_INT_VBUS_CH_DROP_END,
804 .end = AB8500_INT_VBUS_CH_DROP_END,
805 .flags = IORESOURCE_IRQ,
806 },
6af75ecd
LW
807};
808
a9e9ce4c 809static struct resource ab8500_btemp_resources[] = {
6af75ecd
LW
810 {
811 .name = "BAT_CTRL_INDB",
812 .start = AB8500_INT_BAT_CTRL_INDB,
813 .end = AB8500_INT_BAT_CTRL_INDB,
e098aded
MW
814 .flags = IORESOURCE_IRQ,
815 },
816 {
817 .name = "BTEMP_LOW",
818 .start = AB8500_INT_BTEMP_LOW,
819 .end = AB8500_INT_BTEMP_LOW,
820 .flags = IORESOURCE_IRQ,
821 },
822 {
823 .name = "BTEMP_HIGH",
824 .start = AB8500_INT_BTEMP_HIGH,
825 .end = AB8500_INT_BTEMP_HIGH,
826 .flags = IORESOURCE_IRQ,
827 },
828 {
6af75ecd
LW
829 .name = "BTEMP_LOW_MEDIUM",
830 .start = AB8500_INT_BTEMP_LOW_MEDIUM,
831 .end = AB8500_INT_BTEMP_LOW_MEDIUM,
e098aded
MW
832 .flags = IORESOURCE_IRQ,
833 },
834 {
6af75ecd
LW
835 .name = "BTEMP_MEDIUM_HIGH",
836 .start = AB8500_INT_BTEMP_MEDIUM_HIGH,
837 .end = AB8500_INT_BTEMP_MEDIUM_HIGH,
e098aded
MW
838 .flags = IORESOURCE_IRQ,
839 },
6af75ecd
LW
840};
841
a9e9ce4c 842static struct resource ab8500_fg_resources[] = {
e098aded 843 {
6af75ecd
LW
844 .name = "NCONV_ACCU",
845 .start = AB8500_INT_CCN_CONV_ACC,
846 .end = AB8500_INT_CCN_CONV_ACC,
e098aded
MW
847 .flags = IORESOURCE_IRQ,
848 },
849 {
6af75ecd
LW
850 .name = "BATT_OVV",
851 .start = AB8500_INT_BATT_OVV,
852 .end = AB8500_INT_BATT_OVV,
e098aded
MW
853 .flags = IORESOURCE_IRQ,
854 },
855 {
6af75ecd
LW
856 .name = "LOW_BAT_F",
857 .start = AB8500_INT_LOW_BAT_F,
858 .end = AB8500_INT_LOW_BAT_F,
859 .flags = IORESOURCE_IRQ,
860 },
861 {
862 .name = "LOW_BAT_R",
863 .start = AB8500_INT_LOW_BAT_R,
864 .end = AB8500_INT_LOW_BAT_R,
865 .flags = IORESOURCE_IRQ,
866 },
867 {
868 .name = "CC_INT_CALIB",
869 .start = AB8500_INT_CC_INT_CALIB,
870 .end = AB8500_INT_CC_INT_CALIB,
e098aded
MW
871 .flags = IORESOURCE_IRQ,
872 },
a982362c
BJ
873 {
874 .name = "CCEOC",
875 .start = AB8500_INT_CCEOC,
876 .end = AB8500_INT_CCEOC,
877 .flags = IORESOURCE_IRQ,
878 },
e098aded
MW
879};
880
a9e9ce4c 881static struct resource ab8500_chargalg_resources[] = {};
6af75ecd 882
df720647 883#ifdef CONFIG_DEBUG_FS
a9e9ce4c 884static struct resource ab8500_debug_resources[] = {
6999181e
LW
885 {
886 .name = "IRQ_AB8500",
887 /*
888 * Number will be filled in. NOTE: this is deliberately
889 * not flagged as an IRQ in ordet to avoid remapping using
890 * the irqdomain in the MFD core, so that this IRQ passes
891 * unremapped to the debug code.
892 */
893 },
e098aded
MW
894 {
895 .name = "IRQ_FIRST",
896 .start = AB8500_INT_MAIN_EXT_CH_NOT_OK,
897 .end = AB8500_INT_MAIN_EXT_CH_NOT_OK,
898 .flags = IORESOURCE_IRQ,
899 },
900 {
901 .name = "IRQ_LAST",
a982362c
BJ
902 .start = AB8500_INT_XTAL32K_KO,
903 .end = AB8500_INT_XTAL32K_KO,
e098aded
MW
904 .flags = IORESOURCE_IRQ,
905 },
906};
df720647 907#endif
e098aded 908
a9e9ce4c 909static struct resource ab8500_usb_resources[] = {
e098aded
MW
910 {
911 .name = "ID_WAKEUP_R",
912 .start = AB8500_INT_ID_WAKEUP_R,
913 .end = AB8500_INT_ID_WAKEUP_R,
914 .flags = IORESOURCE_IRQ,
915 },
916 {
917 .name = "ID_WAKEUP_F",
918 .start = AB8500_INT_ID_WAKEUP_F,
919 .end = AB8500_INT_ID_WAKEUP_F,
920 .flags = IORESOURCE_IRQ,
921 },
922 {
923 .name = "VBUS_DET_F",
924 .start = AB8500_INT_VBUS_DET_F,
925 .end = AB8500_INT_VBUS_DET_F,
926 .flags = IORESOURCE_IRQ,
927 },
928 {
929 .name = "VBUS_DET_R",
930 .start = AB8500_INT_VBUS_DET_R,
931 .end = AB8500_INT_VBUS_DET_R,
932 .flags = IORESOURCE_IRQ,
933 },
92d50a41
MW
934 {
935 .name = "USB_LINK_STATUS",
936 .start = AB8500_INT_USB_LINK_STATUS,
937 .end = AB8500_INT_USB_LINK_STATUS,
938 .flags = IORESOURCE_IRQ,
939 },
6af75ecd
LW
940 {
941 .name = "USB_ADP_PROBE_PLUG",
942 .start = AB8500_INT_ADP_PROBE_PLUG,
943 .end = AB8500_INT_ADP_PROBE_PLUG,
944 .flags = IORESOURCE_IRQ,
945 },
946 {
947 .name = "USB_ADP_PROBE_UNPLUG",
948 .start = AB8500_INT_ADP_PROBE_UNPLUG,
949 .end = AB8500_INT_ADP_PROBE_UNPLUG,
950 .flags = IORESOURCE_IRQ,
951 },
e098aded
MW
952};
953
a9e9ce4c 954static struct resource ab8505_iddet_resources[] = {
44f72e53
VS
955 {
956 .name = "KeyDeglitch",
957 .start = AB8505_INT_KEYDEGLITCH,
958 .end = AB8505_INT_KEYDEGLITCH,
959 .flags = IORESOURCE_IRQ,
960 },
961 {
962 .name = "KP",
963 .start = AB8505_INT_KP,
964 .end = AB8505_INT_KP,
965 .flags = IORESOURCE_IRQ,
966 },
967 {
968 .name = "IKP",
969 .start = AB8505_INT_IKP,
970 .end = AB8505_INT_IKP,
971 .flags = IORESOURCE_IRQ,
972 },
973 {
974 .name = "IKR",
975 .start = AB8505_INT_IKR,
976 .end = AB8505_INT_IKR,
977 .flags = IORESOURCE_IRQ,
978 },
979 {
980 .name = "KeyStuck",
981 .start = AB8505_INT_KEYSTUCK,
982 .end = AB8505_INT_KEYSTUCK,
983 .flags = IORESOURCE_IRQ,
984 },
492390c8
LJ
985 {
986 .name = "VBUS_DET_R",
987 .start = AB8500_INT_VBUS_DET_R,
988 .end = AB8500_INT_VBUS_DET_R,
989 .flags = IORESOURCE_IRQ,
990 },
991 {
992 .name = "VBUS_DET_F",
993 .start = AB8500_INT_VBUS_DET_F,
994 .end = AB8500_INT_VBUS_DET_F,
995 .flags = IORESOURCE_IRQ,
996 },
997 {
998 .name = "ID_DET_PLUGR",
999 .start = AB8500_INT_ID_DET_PLUGR,
1000 .end = AB8500_INT_ID_DET_PLUGR,
1001 .flags = IORESOURCE_IRQ,
1002 },
1003 {
1004 .name = "ID_DET_PLUGF",
1005 .start = AB8500_INT_ID_DET_PLUGF,
1006 .end = AB8500_INT_ID_DET_PLUGF,
1007 .flags = IORESOURCE_IRQ,
1008 },
44f72e53
VS
1009};
1010
a9e9ce4c 1011static struct resource ab8500_temp_resources[] = {
e098aded 1012 {
151621a7 1013 .name = "ABX500_TEMP_WARM",
e098aded
MW
1014 .start = AB8500_INT_TEMP_WARM,
1015 .end = AB8500_INT_TEMP_WARM,
1016 .flags = IORESOURCE_IRQ,
1017 },
1018};
1019
5ac98553 1020static const struct mfd_cell ab8500_bm_devs[] = {
4b106fb9
LJ
1021 {
1022 .name = "ab8500-charger",
1023 .of_compatible = "stericsson,ab8500-charger",
1024 .num_resources = ARRAY_SIZE(ab8500_charger_resources),
1025 .resources = ab8500_charger_resources,
1026 .platform_data = &ab8500_bm_data,
1027 .pdata_size = sizeof(ab8500_bm_data),
1028 },
1029 {
1030 .name = "ab8500-btemp",
1031 .of_compatible = "stericsson,ab8500-btemp",
1032 .num_resources = ARRAY_SIZE(ab8500_btemp_resources),
1033 .resources = ab8500_btemp_resources,
1034 .platform_data = &ab8500_bm_data,
1035 .pdata_size = sizeof(ab8500_bm_data),
1036 },
1037 {
1038 .name = "ab8500-fg",
1039 .of_compatible = "stericsson,ab8500-fg",
1040 .num_resources = ARRAY_SIZE(ab8500_fg_resources),
1041 .resources = ab8500_fg_resources,
1042 .platform_data = &ab8500_bm_data,
1043 .pdata_size = sizeof(ab8500_bm_data),
1044 },
1045 {
1046 .name = "ab8500-chargalg",
1047 .of_compatible = "stericsson,ab8500-chargalg",
1048 .num_resources = ARRAY_SIZE(ab8500_chargalg_resources),
1049 .resources = ab8500_chargalg_resources,
1050 .platform_data = &ab8500_bm_data,
1051 .pdata_size = sizeof(ab8500_bm_data),
1052 },
1053};
1054
5ac98553 1055static const struct mfd_cell ab8500_devs[] = {
5814fc35
MW
1056#ifdef CONFIG_DEBUG_FS
1057 {
1058 .name = "ab8500-debug",
bad76991 1059 .of_compatible = "stericsson,ab8500-debug",
e098aded
MW
1060 .num_resources = ARRAY_SIZE(ab8500_debug_resources),
1061 .resources = ab8500_debug_resources,
5814fc35
MW
1062 },
1063#endif
e098aded
MW
1064 {
1065 .name = "ab8500-sysctrl",
bad76991 1066 .of_compatible = "stericsson,ab8500-sysctrl",
e098aded 1067 },
53f325be
LJ
1068 {
1069 .name = "ab8500-ext-regulator",
1070 .of_compatible = "stericsson,ab8500-ext-regulator",
1071 },
e098aded
MW
1072 {
1073 .name = "ab8500-regulator",
bad76991 1074 .of_compatible = "stericsson,ab8500-regulator",
e098aded 1075 },
916a871c
UH
1076 {
1077 .name = "abx500-clk",
1078 .of_compatible = "stericsson,abx500-clk",
1079 },
4b106fb9
LJ
1080 {
1081 .name = "ab8500-gpadc",
955de2ea 1082 .of_compatible = "stericsson,ab8500-gpadc",
4b106fb9
LJ
1083 .num_resources = ARRAY_SIZE(ab8500_gpadc_resources),
1084 .resources = ab8500_gpadc_resources,
1085 },
62579266
RV
1086 {
1087 .name = "ab8500-rtc",
bad76991 1088 .of_compatible = "stericsson,ab8500-rtc",
62579266
RV
1089 .num_resources = ARRAY_SIZE(ab8500_rtc_resources),
1090 .resources = ab8500_rtc_resources,
1091 },
6af75ecd
LW
1092 {
1093 .name = "ab8500-acc-det",
bad76991 1094 .of_compatible = "stericsson,ab8500-acc-det",
6af75ecd
LW
1095 .num_resources = ARRAY_SIZE(ab8500_av_acc_detect_resources),
1096 .resources = ab8500_av_acc_detect_resources,
1097 },
e098aded 1098 {
4b106fb9 1099
e098aded 1100 .name = "ab8500-poweron-key",
bad76991 1101 .of_compatible = "stericsson,ab8500-poweron-key",
e098aded
MW
1102 .num_resources = ARRAY_SIZE(ab8500_poweronkey_db_resources),
1103 .resources = ab8500_poweronkey_db_resources,
1104 },
f0f05b1c
AM
1105 {
1106 .name = "ab8500-pwm",
bad76991 1107 .of_compatible = "stericsson,ab8500-pwm",
f0f05b1c
AM
1108 .id = 1,
1109 },
1110 {
1111 .name = "ab8500-pwm",
bad76991 1112 .of_compatible = "stericsson,ab8500-pwm",
f0f05b1c
AM
1113 .id = 2,
1114 },
1115 {
1116 .name = "ab8500-pwm",
bad76991 1117 .of_compatible = "stericsson,ab8500-pwm",
f0f05b1c
AM
1118 .id = 3,
1119 },
77686517 1120 {
e098aded 1121 .name = "ab8500-denc",
bad76991 1122 .of_compatible = "stericsson,ab8500-denc",
e098aded 1123 },
4b106fb9 1124 {
eb696c31 1125 .name = "pinctrl-ab8500",
4b106fb9
LJ
1126 .of_compatible = "stericsson,ab8500-gpio",
1127 },
e098aded 1128 {
151621a7
HZ
1129 .name = "abx500-temp",
1130 .of_compatible = "stericsson,abx500-temp",
e098aded
MW
1131 .num_resources = ARRAY_SIZE(ab8500_temp_resources),
1132 .resources = ab8500_temp_resources,
77686517 1133 },
6ef9418c 1134 {
4b106fb9 1135 .name = "ab8500-usb",
f201f730 1136 .of_compatible = "stericsson,ab8500-usb",
4b106fb9
LJ
1137 .num_resources = ARRAY_SIZE(ab8500_usb_resources),
1138 .resources = ab8500_usb_resources,
6ef9418c
RA
1139 },
1140 {
4b106fb9 1141 .name = "ab8500-codec",
fccf14ad 1142 .of_compatible = "stericsson,ab8500-codec",
6ef9418c
RA
1143 },
1144};
1145
5ac98553 1146static const struct mfd_cell ab9540_devs[] = {
4b106fb9 1147#ifdef CONFIG_DEBUG_FS
d6255529 1148 {
4b106fb9
LJ
1149 .name = "ab8500-debug",
1150 .num_resources = ARRAY_SIZE(ab8500_debug_resources),
1151 .resources = ab8500_debug_resources,
d6255529 1152 },
4b106fb9 1153#endif
d6255529 1154 {
4b106fb9 1155 .name = "ab8500-sysctrl",
d6255529 1156 },
53f325be
LJ
1157 {
1158 .name = "ab8500-ext-regulator",
1159 },
44f72e53 1160 {
4b106fb9 1161 .name = "ab8500-regulator",
44f72e53 1162 },
9ee17676
UH
1163 {
1164 .name = "abx500-clk",
1165 .of_compatible = "stericsson,abx500-clk",
1166 },
c0eda9ae
LJ
1167 {
1168 .name = "ab8500-gpadc",
1169 .of_compatible = "stericsson,ab8500-gpadc",
1170 .num_resources = ARRAY_SIZE(ab8500_gpadc_resources),
1171 .resources = ab8500_gpadc_resources,
1172 },
4b106fb9
LJ
1173 {
1174 .name = "ab8500-rtc",
1175 .num_resources = ARRAY_SIZE(ab8500_rtc_resources),
1176 .resources = ab8500_rtc_resources,
1177 },
1178 {
1179 .name = "ab8500-acc-det",
1180 .num_resources = ARRAY_SIZE(ab8500_av_acc_detect_resources),
1181 .resources = ab8500_av_acc_detect_resources,
1182 },
1183 {
1184 .name = "ab8500-poweron-key",
1185 .num_resources = ARRAY_SIZE(ab8500_poweronkey_db_resources),
1186 .resources = ab8500_poweronkey_db_resources,
1187 },
1188 {
1189 .name = "ab8500-pwm",
1190 .id = 1,
1191 },
4b106fb9
LJ
1192 {
1193 .name = "abx500-temp",
1194 .num_resources = ARRAY_SIZE(ab8500_temp_resources),
1195 .resources = ab8500_temp_resources,
1196 },
d6255529 1197 {
e64d905e
LJ
1198 .name = "pinctrl-ab9540",
1199 .of_compatible = "stericsson,ab9540-gpio",
d6255529
LW
1200 },
1201 {
1202 .name = "ab9540-usb",
1203 .num_resources = ARRAY_SIZE(ab8500_usb_resources),
1204 .resources = ab8500_usb_resources,
1205 },
44f72e53
VS
1206 {
1207 .name = "ab9540-codec",
1208 },
c0eda9ae
LJ
1209 {
1210 .name = "ab-iddet",
1211 .num_resources = ARRAY_SIZE(ab8505_iddet_resources),
1212 .resources = ab8505_iddet_resources,
1213 },
44f72e53
VS
1214};
1215
c0eda9ae 1216/* Device list for ab8505 */
5ac98553 1217static const struct mfd_cell ab8505_devs[] = {
4b106fb9
LJ
1218#ifdef CONFIG_DEBUG_FS
1219 {
1220 .name = "ab8500-debug",
1221 .num_resources = ARRAY_SIZE(ab8500_debug_resources),
1222 .resources = ab8500_debug_resources,
1223 },
1224#endif
1225 {
1226 .name = "ab8500-sysctrl",
1227 },
1228 {
1229 .name = "ab8500-regulator",
1230 },
9ee17676
UH
1231 {
1232 .name = "abx500-clk",
1233 .of_compatible = "stericsson,abx500-clk",
1234 },
4b106fb9
LJ
1235 {
1236 .name = "ab8500-gpadc",
955de2ea 1237 .of_compatible = "stericsson,ab8500-gpadc",
4b106fb9
LJ
1238 .num_resources = ARRAY_SIZE(ab8505_gpadc_resources),
1239 .resources = ab8505_gpadc_resources,
1240 },
1241 {
1242 .name = "ab8500-rtc",
1243 .num_resources = ARRAY_SIZE(ab8500_rtc_resources),
1244 .resources = ab8500_rtc_resources,
1245 },
1246 {
1247 .name = "ab8500-acc-det",
1248 .num_resources = ARRAY_SIZE(ab8500_av_acc_detect_resources),
1249 .resources = ab8500_av_acc_detect_resources,
1250 },
1251 {
1252 .name = "ab8500-poweron-key",
1253 .num_resources = ARRAY_SIZE(ab8500_poweronkey_db_resources),
1254 .resources = ab8500_poweronkey_db_resources,
1255 },
1256 {
1257 .name = "ab8500-pwm",
1258 .id = 1,
1259 },
4b106fb9 1260 {
eb696c31 1261 .name = "pinctrl-ab8505",
4b106fb9
LJ
1262 },
1263 {
1264 .name = "ab8500-usb",
1265 .num_resources = ARRAY_SIZE(ab8500_usb_resources),
1266 .resources = ab8500_usb_resources,
1267 },
1268 {
1269 .name = "ab8500-codec",
1270 },
c0eda9ae
LJ
1271 {
1272 .name = "ab-iddet",
1273 .num_resources = ARRAY_SIZE(ab8505_iddet_resources),
1274 .resources = ab8505_iddet_resources,
1275 },
1276};
1277
5ac98553 1278static const struct mfd_cell ab8540_devs[] = {
4b106fb9
LJ
1279#ifdef CONFIG_DEBUG_FS
1280 {
1281 .name = "ab8500-debug",
1282 .num_resources = ARRAY_SIZE(ab8500_debug_resources),
1283 .resources = ab8500_debug_resources,
1284 },
1285#endif
1286 {
1287 .name = "ab8500-sysctrl",
1288 },
53f325be
LJ
1289 {
1290 .name = "ab8500-ext-regulator",
1291 },
4b106fb9
LJ
1292 {
1293 .name = "ab8500-regulator",
1294 },
9ee17676
UH
1295 {
1296 .name = "abx500-clk",
1297 .of_compatible = "stericsson,abx500-clk",
1298 },
4b106fb9
LJ
1299 {
1300 .name = "ab8500-gpadc",
955de2ea 1301 .of_compatible = "stericsson,ab8500-gpadc",
4b106fb9
LJ
1302 .num_resources = ARRAY_SIZE(ab8505_gpadc_resources),
1303 .resources = ab8505_gpadc_resources,
1304 },
4b106fb9
LJ
1305 {
1306 .name = "ab8500-acc-det",
1307 .num_resources = ARRAY_SIZE(ab8500_av_acc_detect_resources),
1308 .resources = ab8500_av_acc_detect_resources,
1309 },
1310 {
1311 .name = "ab8500-poweron-key",
1312 .num_resources = ARRAY_SIZE(ab8500_poweronkey_db_resources),
1313 .resources = ab8500_poweronkey_db_resources,
1314 },
1315 {
1316 .name = "ab8500-pwm",
1317 .id = 1,
1318 },
4b106fb9
LJ
1319 {
1320 .name = "abx500-temp",
1321 .num_resources = ARRAY_SIZE(ab8500_temp_resources),
1322 .resources = ab8500_temp_resources,
1323 },
c0eda9ae 1324 {
eb696c31 1325 .name = "pinctrl-ab8540",
c0eda9ae
LJ
1326 },
1327 {
1328 .name = "ab8540-usb",
1329 .num_resources = ARRAY_SIZE(ab8500_usb_resources),
1330 .resources = ab8500_usb_resources,
1331 },
1332 {
1333 .name = "ab8540-codec",
1334 },
44f72e53
VS
1335 {
1336 .name = "ab-iddet",
1337 .num_resources = ARRAY_SIZE(ab8505_iddet_resources),
1338 .resources = ab8505_iddet_resources,
1339 },
d6255529
LW
1340};
1341
5ac98553 1342static const struct mfd_cell ab8540_cut1_devs[] = {
9c717cf3
AT
1343 {
1344 .name = "ab8500-rtc",
1345 .of_compatible = "stericsson,ab8500-rtc",
1346 .num_resources = ARRAY_SIZE(ab8500_rtc_resources),
1347 .resources = ab8500_rtc_resources,
1348 },
1349};
1350
5ac98553 1351static const struct mfd_cell ab8540_cut2_devs[] = {
9c717cf3
AT
1352 {
1353 .name = "ab8540-rtc",
1354 .of_compatible = "stericsson,ab8540-rtc",
1355 .num_resources = ARRAY_SIZE(ab8540_rtc_resources),
1356 .resources = ab8540_rtc_resources,
1357 },
1358};
1359
cca69b67
MW
1360static ssize_t show_chip_id(struct device *dev,
1361 struct device_attribute *attr, char *buf)
1362{
1363 struct ab8500 *ab8500;
1364
1365 ab8500 = dev_get_drvdata(dev);
e436ddff 1366
cca69b67
MW
1367 return sprintf(buf, "%#x\n", ab8500 ? ab8500->chip_id : -EINVAL);
1368}
1369
e5c238c3
MW
1370/*
1371 * ab8500 has switched off due to (SWITCH_OFF_STATUS):
1372 * 0x01 Swoff bit programming
1373 * 0x02 Thermal protection activation
1374 * 0x04 Vbat lower then BattOk falling threshold
1375 * 0x08 Watchdog expired
1376 * 0x10 Non presence of 32kHz clock
1377 * 0x20 Battery level lower than power on reset threshold
1378 * 0x40 Power on key 1 pressed longer than 10 seconds
1379 * 0x80 DB8500 thermal shutdown
1380 */
1381static ssize_t show_switch_off_status(struct device *dev,
1382 struct device_attribute *attr, char *buf)
1383{
1384 int ret;
1385 u8 value;
1386 struct ab8500 *ab8500;
1387
1388 ab8500 = dev_get_drvdata(dev);
1389 ret = get_register_interruptible(ab8500, AB8500_RTC,
1390 AB8500_SWITCH_OFF_STATUS, &value);
1391 if (ret < 0)
1392 return ret;
1393 return sprintf(buf, "%#x\n", value);
1394}
1395
f04a9d8a
RK
1396/* use mask and set to override the register turn_on_stat value */
1397void ab8500_override_turn_on_stat(u8 mask, u8 set)
1398{
1399 spin_lock(&on_stat_lock);
1400 turn_on_stat_mask = mask;
1401 turn_on_stat_set = set;
1402 spin_unlock(&on_stat_lock);
1403}
1404
b4a31037
AL
1405/*
1406 * ab8500 has turned on due to (TURN_ON_STATUS):
1407 * 0x01 PORnVbat
1408 * 0x02 PonKey1dbF
1409 * 0x04 PonKey2dbF
1410 * 0x08 RTCAlarm
1411 * 0x10 MainChDet
1412 * 0x20 VbusDet
1413 * 0x40 UsbIDDetect
1414 * 0x80 Reserved
1415 */
1416static ssize_t show_turn_on_status(struct device *dev,
1417 struct device_attribute *attr, char *buf)
1418{
1419 int ret;
1420 u8 value;
1421 struct ab8500 *ab8500;
1422
1423 ab8500 = dev_get_drvdata(dev);
1424 ret = get_register_interruptible(ab8500, AB8500_SYS_CTRL1_BLOCK,
1425 AB8500_TURN_ON_STATUS, &value);
1426 if (ret < 0)
1427 return ret;
f04a9d8a
RK
1428
1429 /*
1430 * In L9540, turn_on_status register is not updated correctly if
1431 * the device is rebooted with AC/USB charger connected. Due to
1432 * this, the device boots android instead of entering into charge
1433 * only mode. Read the AC/USB status register to detect the charger
1434 * presence and update the turn on status manually.
1435 */
1436 if (is_ab9540(ab8500)) {
1437 spin_lock(&on_stat_lock);
1438 value = (value & turn_on_stat_mask) | turn_on_stat_set;
1439 spin_unlock(&on_stat_lock);
1440 }
1441
b4a31037
AL
1442 return sprintf(buf, "%#x\n", value);
1443}
1444
93ff722e
LJ
1445static ssize_t show_turn_on_status_2(struct device *dev,
1446 struct device_attribute *attr, char *buf)
1447{
1448 int ret;
1449 u8 value;
1450 struct ab8500 *ab8500;
1451
1452 ab8500 = dev_get_drvdata(dev);
1453 ret = get_register_interruptible(ab8500, AB8500_SYS_CTRL1_BLOCK,
1454 AB8505_TURN_ON_STATUS_2, &value);
1455 if (ret < 0)
1456 return ret;
1457 return sprintf(buf, "%#x\n", (value & 0x1));
1458}
1459
d6255529
LW
1460static ssize_t show_ab9540_dbbrstn(struct device *dev,
1461 struct device_attribute *attr, char *buf)
1462{
1463 struct ab8500 *ab8500;
1464 int ret;
1465 u8 value;
1466
1467 ab8500 = dev_get_drvdata(dev);
1468
1469 ret = get_register_interruptible(ab8500, AB8500_REGU_CTRL2,
1470 AB9540_MODEM_CTRL2_REG, &value);
1471 if (ret < 0)
1472 return ret;
1473
1474 return sprintf(buf, "%d\n",
1475 (value & AB9540_MODEM_CTRL2_SWDBBRSTN_BIT) ? 1 : 0);
1476}
1477
1478static ssize_t store_ab9540_dbbrstn(struct device *dev,
1479 struct device_attribute *attr, const char *buf, size_t count)
1480{
1481 struct ab8500 *ab8500;
1482 int ret = count;
1483 int err;
1484 u8 bitvalues;
1485
1486 ab8500 = dev_get_drvdata(dev);
1487
1488 if (count > 0) {
1489 switch (buf[0]) {
1490 case '0':
1491 bitvalues = 0;
1492 break;
1493 case '1':
1494 bitvalues = AB9540_MODEM_CTRL2_SWDBBRSTN_BIT;
1495 break;
1496 default:
1497 goto exit;
1498 }
1499
1500 err = mask_and_set_register_interruptible(ab8500,
1501 AB8500_REGU_CTRL2, AB9540_MODEM_CTRL2_REG,
1502 AB9540_MODEM_CTRL2_SWDBBRSTN_BIT, bitvalues);
1503 if (err)
1504 dev_info(ab8500->dev,
1505 "Failed to set DBBRSTN %c, err %#x\n",
1506 buf[0], err);
1507 }
1508
1509exit:
1510 return ret;
1511}
1512
cca69b67 1513static DEVICE_ATTR(chip_id, S_IRUGO, show_chip_id, NULL);
e5c238c3 1514static DEVICE_ATTR(switch_off_status, S_IRUGO, show_switch_off_status, NULL);
b4a31037 1515static DEVICE_ATTR(turn_on_status, S_IRUGO, show_turn_on_status, NULL);
93ff722e 1516static DEVICE_ATTR(turn_on_status_2, S_IRUGO, show_turn_on_status_2, NULL);
d6255529
LW
1517static DEVICE_ATTR(dbbrstn, S_IRUGO | S_IWUSR,
1518 show_ab9540_dbbrstn, store_ab9540_dbbrstn);
cca69b67
MW
1519
1520static struct attribute *ab8500_sysfs_entries[] = {
1521 &dev_attr_chip_id.attr,
e5c238c3 1522 &dev_attr_switch_off_status.attr,
b4a31037 1523 &dev_attr_turn_on_status.attr,
cca69b67
MW
1524 NULL,
1525};
1526
93ff722e
LJ
1527static struct attribute *ab8505_sysfs_entries[] = {
1528 &dev_attr_turn_on_status_2.attr,
1529 NULL,
1530};
1531
d6255529
LW
1532static struct attribute *ab9540_sysfs_entries[] = {
1533 &dev_attr_chip_id.attr,
1534 &dev_attr_switch_off_status.attr,
1535 &dev_attr_turn_on_status.attr,
1536 &dev_attr_dbbrstn.attr,
1537 NULL,
1538};
1539
cca69b67
MW
1540static struct attribute_group ab8500_attr_group = {
1541 .attrs = ab8500_sysfs_entries,
1542};
1543
93ff722e
LJ
1544static struct attribute_group ab8505_attr_group = {
1545 .attrs = ab8505_sysfs_entries,
1546};
1547
d6255529
LW
1548static struct attribute_group ab9540_attr_group = {
1549 .attrs = ab9540_sysfs_entries,
1550};
1551
f791be49 1552static int ab8500_probe(struct platform_device *pdev)
62579266 1553{
b04c530c
JA
1554 static char *switch_off_status[] = {
1555 "Swoff bit programming",
1556 "Thermal protection activation",
1557 "Vbat lower then BattOk falling threshold",
1558 "Watchdog expired",
1559 "Non presence of 32kHz clock",
1560 "Battery level lower than power on reset threshold",
1561 "Power on key 1 pressed longer than 10 seconds",
1562 "DB8500 thermal shutdown"};
abee26cd
MW
1563 static char *turn_on_status[] = {
1564 "Battery rising (Vbat)",
1565 "Power On Key 1 dbF",
1566 "Power On Key 2 dbF",
1567 "RTC Alarm",
1568 "Main Charger Detect",
1569 "Vbus Detect (USB)",
1570 "USB ID Detect",
1571 "UART Factory Mode Detect"};
d28f1db8
LJ
1572 struct ab8500_platform_data *plat = dev_get_platdata(&pdev->dev);
1573 const struct platform_device_id *platid = platform_get_device_id(pdev);
6bc4a568
LJ
1574 enum ab8500_version version = AB8500_VERSION_UNDEFINED;
1575 struct device_node *np = pdev->dev.of_node;
d28f1db8
LJ
1576 struct ab8500 *ab8500;
1577 struct resource *resource;
62579266
RV
1578 int ret;
1579 int i;
47c16975 1580 u8 value;
62579266 1581
8c4203cb 1582 ab8500 = devm_kzalloc(&pdev->dev, sizeof *ab8500, GFP_KERNEL);
d28f1db8
LJ
1583 if (!ab8500)
1584 return -ENOMEM;
1585
d28f1db8
LJ
1586 ab8500->dev = &pdev->dev;
1587
1588 resource = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
f864c46a
LW
1589 if (!resource) {
1590 dev_err(&pdev->dev, "no IRQ resource\n");
8c4203cb 1591 return -ENODEV;
f864c46a 1592 }
d28f1db8
LJ
1593
1594 ab8500->irq = resource->start;
1595
822672a7
LJ
1596 ab8500->read = ab8500_prcmu_read;
1597 ab8500->write = ab8500_prcmu_write;
1598 ab8500->write_masked = ab8500_prcmu_write_masked;
d28f1db8 1599
62579266
RV
1600 mutex_init(&ab8500->lock);
1601 mutex_init(&ab8500->irq_lock);
112a80d2 1602 atomic_set(&ab8500->transfer_ongoing, 0);
62579266 1603
d28f1db8
LJ
1604 platform_set_drvdata(pdev, ab8500);
1605
6bc4a568
LJ
1606 if (platid)
1607 version = platid->driver_data;
6bc4a568 1608
0f620837
LW
1609 if (version != AB8500_VERSION_UNDEFINED)
1610 ab8500->version = version;
1611 else {
1612 ret = get_register_interruptible(ab8500, AB8500_MISC,
1613 AB8500_IC_NAME_REG, &value);
f864c46a
LW
1614 if (ret < 0) {
1615 dev_err(&pdev->dev, "could not probe HW\n");
8c4203cb 1616 return ret;
f864c46a 1617 }
0f620837
LW
1618
1619 ab8500->version = value;
1620 }
1621
47c16975
MW
1622 ret = get_register_interruptible(ab8500, AB8500_MISC,
1623 AB8500_REV_REG, &value);
62579266 1624 if (ret < 0)
8c4203cb 1625 return ret;
62579266 1626
47c16975 1627 ab8500->chip_id = value;
62579266 1628
0f620837
LW
1629 dev_info(ab8500->dev, "detected chip, %s rev. %1x.%1x\n",
1630 ab8500_version_str[ab8500->version],
1631 ab8500->chip_id >> 4,
1632 ab8500->chip_id & 0x0F);
1633
3e1a498f
LJ
1634 /* Configure AB8540 */
1635 if (is_ab8540(ab8500)) {
1636 ab8500->mask_size = AB8540_NUM_IRQ_REGS;
1637 ab8500->irq_reg_offset = ab8540_irq_regoffset;
1638 ab8500->it_latchhier_num = AB8540_IT_LATCHHIER_NUM;
1639 }/* Configure AB8500 or AB9540 IRQ */
1640 else if (is_ab9540(ab8500) || is_ab8505(ab8500)) {
d6255529
LW
1641 ab8500->mask_size = AB9540_NUM_IRQ_REGS;
1642 ab8500->irq_reg_offset = ab9540_irq_regoffset;
3e1a498f 1643 ab8500->it_latchhier_num = AB8500_IT_LATCHHIER_NUM;
d6255529
LW
1644 } else {
1645 ab8500->mask_size = AB8500_NUM_IRQ_REGS;
1646 ab8500->irq_reg_offset = ab8500_irq_regoffset;
3e1a498f 1647 ab8500->it_latchhier_num = AB8500_IT_LATCHHIER_NUM;
d6255529 1648 }
8c4203cb 1649 ab8500->mask = devm_kzalloc(&pdev->dev, ab8500->mask_size, GFP_KERNEL);
2ced445e
LW
1650 if (!ab8500->mask)
1651 return -ENOMEM;
8c4203cb
LJ
1652 ab8500->oldmask = devm_kzalloc(&pdev->dev, ab8500->mask_size, GFP_KERNEL);
1653 if (!ab8500->oldmask)
1654 return -ENOMEM;
1655
e5c238c3
MW
1656 /*
1657 * ab8500 has switched off due to (SWITCH_OFF_STATUS):
1658 * 0x01 Swoff bit programming
1659 * 0x02 Thermal protection activation
1660 * 0x04 Vbat lower then BattOk falling threshold
1661 * 0x08 Watchdog expired
1662 * 0x10 Non presence of 32kHz clock
1663 * 0x20 Battery level lower than power on reset threshold
1664 * 0x40 Power on key 1 pressed longer than 10 seconds
1665 * 0x80 DB8500 thermal shutdown
1666 */
1667
1668 ret = get_register_interruptible(ab8500, AB8500_RTC,
1669 AB8500_SWITCH_OFF_STATUS, &value);
1670 if (ret < 0)
1671 return ret;
b04c530c
JA
1672 dev_info(ab8500->dev, "switch off cause(s) (%#x): ", value);
1673
1674 if (value) {
1675 for (i = 0; i < ARRAY_SIZE(switch_off_status); i++) {
1676 if (value & 1)
1677 printk(KERN_CONT " \"%s\"",
1678 switch_off_status[i]);
1679 value = value >> 1;
1680
1681 }
1682 printk(KERN_CONT "\n");
1683 } else {
1684 printk(KERN_CONT " None\n");
1685 }
abee26cd
MW
1686 ret = get_register_interruptible(ab8500, AB8500_SYS_CTRL1_BLOCK,
1687 AB8500_TURN_ON_STATUS, &value);
1688 if (ret < 0)
1689 return ret;
1690 dev_info(ab8500->dev, "turn on reason(s) (%#x): ", value);
1691
1692 if (value) {
1693 for (i = 0; i < ARRAY_SIZE(turn_on_status); i++) {
1694 if (value & 1)
1695 printk("\"%s\" ", turn_on_status[i]);
1696 value = value >> 1;
1697 }
1698 printk("\n");
1699 } else {
1700 printk("None\n");
1701 }
e5c238c3 1702
62579266
RV
1703 if (plat && plat->init)
1704 plat->init(ab8500);
abee26cd 1705
f04a9d8a
RK
1706 if (is_ab9540(ab8500)) {
1707 ret = get_register_interruptible(ab8500, AB8500_CHARGER,
1708 AB8500_CH_USBCH_STAT1_REG, &value);
1709 if (ret < 0)
1710 return ret;
1711 if ((value & VBUS_DET_DBNC1) && (value & VBUS_DET_DBNC100))
1712 ab8500_override_turn_on_stat(~AB8500_POW_KEY_1_ON,
1713 AB8500_VBUS_DET);
1714 }
62579266
RV
1715
1716 /* Clear and mask all interrupts */
2ced445e 1717 for (i = 0; i < ab8500->mask_size; i++) {
0f620837
LW
1718 /*
1719 * Interrupt register 12 doesn't exist prior to AB8500 version
1720 * 2.0
1721 */
1722 if (ab8500->irq_reg_offset[i] == 11 &&
1723 is_ab8500_1p1_or_earlier(ab8500))
92d50a41 1724 continue;
62579266 1725
3e1a498f
LJ
1726 if (ab8500->irq_reg_offset[i] < 0)
1727 continue;
1728
47c16975 1729 get_register_interruptible(ab8500, AB8500_INTERRUPT,
2ced445e 1730 AB8500_IT_LATCH1_REG + ab8500->irq_reg_offset[i],
92d50a41 1731 &value);
47c16975 1732 set_register_interruptible(ab8500, AB8500_INTERRUPT,
2ced445e 1733 AB8500_IT_MASK1_REG + ab8500->irq_reg_offset[i], 0xff);
62579266
RV
1734 }
1735
47c16975
MW
1736 ret = abx500_register_ops(ab8500->dev, &ab8500_ops);
1737 if (ret)
8c4203cb 1738 return ret;
47c16975 1739
2ced445e 1740 for (i = 0; i < ab8500->mask_size; i++)
62579266
RV
1741 ab8500->mask[i] = ab8500->oldmask[i] = 0xff;
1742
06e589ef
LJ
1743 ret = ab8500_irq_init(ab8500, np);
1744 if (ret)
8c4203cb 1745 return ret;
62579266 1746
f348fefd
DS
1747 ret = devm_request_threaded_irq(&pdev->dev, ab8500->irq, NULL,
1748 ab8500_hierarchical_irq,
1749 IRQF_ONESHOT | IRQF_NO_SUSPEND,
1750 "ab8500", ab8500);
1751 if (ret)
1752 return ret;
62579266 1753
6999181e
LW
1754#if CONFIG_DEBUG_FS
1755 /* Pass to debugfs */
1756 ab8500_debug_resources[0].start = ab8500->irq;
1757 ab8500_debug_resources[0].end = ab8500->irq;
1758#endif
1759
bad76991
LJ
1760 if (is_ab9540(ab8500))
1761 ret = mfd_add_devices(ab8500->dev, 0, ab9540_devs,
1762 ARRAY_SIZE(ab9540_devs), NULL,
f864c46a 1763 0, ab8500->domain);
9c717cf3 1764 else if (is_ab8540(ab8500)) {
c0eda9ae
LJ
1765 ret = mfd_add_devices(ab8500->dev, 0, ab8540_devs,
1766 ARRAY_SIZE(ab8540_devs), NULL,
f864c46a 1767 0, ab8500->domain);
9c717cf3
AT
1768 if (ret)
1769 return ret;
1770
1771 if (is_ab8540_1p2_or_earlier(ab8500))
1772 ret = mfd_add_devices(ab8500->dev, 0, ab8540_cut1_devs,
1773 ARRAY_SIZE(ab8540_cut1_devs), NULL,
f864c46a 1774 0, ab8500->domain);
9c717cf3
AT
1775 else /* ab8540 >= cut2 */
1776 ret = mfd_add_devices(ab8500->dev, 0, ab8540_cut2_devs,
1777 ARRAY_SIZE(ab8540_cut2_devs), NULL,
f864c46a 1778 0, ab8500->domain);
9c717cf3 1779 } else if (is_ab8505(ab8500))
c0eda9ae
LJ
1780 ret = mfd_add_devices(ab8500->dev, 0, ab8505_devs,
1781 ARRAY_SIZE(ab8505_devs), NULL,
f864c46a 1782 0, ab8500->domain);
bad76991
LJ
1783 else
1784 ret = mfd_add_devices(ab8500->dev, 0, ab8500_devs,
1785 ARRAY_SIZE(ab8500_devs), NULL,
f864c46a 1786 0, ab8500->domain);
bad76991 1787 if (ret)
8c4203cb 1788 return ret;
44f72e53 1789
6ef9418c
RA
1790 if (!no_bm) {
1791 /* Add battery management devices */
1792 ret = mfd_add_devices(ab8500->dev, 0, ab8500_bm_devs,
1793 ARRAY_SIZE(ab8500_bm_devs), NULL,
f864c46a 1794 0, ab8500->domain);
6ef9418c
RA
1795 if (ret)
1796 dev_err(ab8500->dev, "error adding bm devices\n");
1797 }
1798
e436ddff
LJ
1799 if (((is_ab8505(ab8500) || is_ab9540(ab8500)) &&
1800 ab8500->chip_id >= AB8500_CUT2P0) || is_ab8540(ab8500))
d6255529
LW
1801 ret = sysfs_create_group(&ab8500->dev->kobj,
1802 &ab9540_attr_group);
1803 else
1804 ret = sysfs_create_group(&ab8500->dev->kobj,
1805 &ab8500_attr_group);
93ff722e
LJ
1806
1807 if ((is_ab8505(ab8500) || is_ab9540(ab8500)) &&
1808 ab8500->chip_id >= AB8500_CUT2P0)
1809 ret = sysfs_create_group(&ab8500->dev->kobj,
1810 &ab8505_attr_group);
1811
cca69b67
MW
1812 if (ret)
1813 dev_err(ab8500->dev, "error creating sysfs entries\n");
06e589ef
LJ
1814
1815 return ret;
62579266
RV
1816}
1817
4740f73f 1818static int ab8500_remove(struct platform_device *pdev)
62579266 1819{
d28f1db8
LJ
1820 struct ab8500 *ab8500 = platform_get_drvdata(pdev);
1821
e436ddff
LJ
1822 if (((is_ab8505(ab8500) || is_ab9540(ab8500)) &&
1823 ab8500->chip_id >= AB8500_CUT2P0) || is_ab8540(ab8500))
d6255529
LW
1824 sysfs_remove_group(&ab8500->dev->kobj, &ab9540_attr_group);
1825 else
1826 sysfs_remove_group(&ab8500->dev->kobj, &ab8500_attr_group);
06e589ef 1827
93ff722e
LJ
1828 if ((is_ab8505(ab8500) || is_ab9540(ab8500)) &&
1829 ab8500->chip_id >= AB8500_CUT2P0)
1830 sysfs_remove_group(&ab8500->dev->kobj, &ab8505_attr_group);
1831
62579266 1832 mfd_remove_devices(ab8500->dev);
62579266
RV
1833
1834 return 0;
1835}
1836
d28f1db8
LJ
1837static const struct platform_device_id ab8500_id[] = {
1838 { "ab8500-core", AB8500_VERSION_AB8500 },
1839 { "ab8505-i2c", AB8500_VERSION_AB8505 },
1840 { "ab9540-i2c", AB8500_VERSION_AB9540 },
1841 { "ab8540-i2c", AB8500_VERSION_AB8540 },
1842 { }
1843};
1844
1845static struct platform_driver ab8500_core_driver = {
1846 .driver = {
1847 .name = "ab8500-core",
1848 .owner = THIS_MODULE,
1849 },
1850 .probe = ab8500_probe,
84449216 1851 .remove = ab8500_remove,
d28f1db8
LJ
1852 .id_table = ab8500_id,
1853};
1854
1855static int __init ab8500_core_init(void)
1856{
1857 return platform_driver_register(&ab8500_core_driver);
1858}
1859
1860static void __exit ab8500_core_exit(void)
1861{
1862 platform_driver_unregister(&ab8500_core_driver);
1863}
ba7cbc3e 1864core_initcall(ab8500_core_init);
d28f1db8
LJ
1865module_exit(ab8500_core_exit);
1866
adceed62 1867MODULE_AUTHOR("Mattias Wallin, Srinidhi Kasagar, Rabin Vincent");
62579266
RV
1868MODULE_DESCRIPTION("AB8500 MFD core");
1869MODULE_LICENSE("GPL v2");
This page took 0.31834 seconds and 5 git commands to generate.