projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
cxl: Refactor adaptor init/teardown
[deliverable/linux.git] / drivers / misc / cxl / pci.c
CommitLineData
f204e0b8
IM		 1/*
2 * Copyright 2014 IBM Corp.
3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License
6 * as published by the Free Software Foundation; either version
7 * 2 of the License, or (at your option) any later version.
8 */
9
10#include <linux/pci_regs.h>
11#include <linux/pci_ids.h>
12#include <linux/device.h>
13#include <linux/module.h>
14#include <linux/kernel.h>
15#include <linux/slab.h>
16#include <linux/sort.h>
17#include <linux/pci.h>
18#include <linux/of.h>
19#include <linux/delay.h>
20#include <asm/opal.h>
21#include <asm/msi_bitmap.h>
22#include <asm/pci-bridge.h> /* for struct pci_controller */
23#include <asm/pnv-pci.h>
62fa19d4 24#include <asm/io.h>
f204e0b8
IM		 25
26#include "cxl.h"
27
28
29#define CXL_PCI_VSEC_ID 0x1280
30#define CXL_VSEC_MIN_SIZE 0x80
31
32#define CXL_READ_VSEC_LENGTH(dev, vsec, dest) \
33 { \
34 pci_read_config_word(dev, vsec + 0x6, dest); \
35 *dest >>= 4; \
36 }
37#define CXL_READ_VSEC_NAFUS(dev, vsec, dest) \
38 pci_read_config_byte(dev, vsec + 0x8, dest)
39
40#define CXL_READ_VSEC_STATUS(dev, vsec, dest) \
41 pci_read_config_byte(dev, vsec + 0x9, dest)
42#define CXL_STATUS_SECOND_PORT 0x80
43#define CXL_STATUS_MSI_X_FULL 0x40
44#define CXL_STATUS_MSI_X_SINGLE 0x20
45#define CXL_STATUS_FLASH_RW 0x08
46#define CXL_STATUS_FLASH_RO 0x04
47#define CXL_STATUS_LOADABLE_AFU 0x02
48#define CXL_STATUS_LOADABLE_PSL 0x01
49/* If we see these features we won't try to use the card */
50#define CXL_UNSUPPORTED_FEATURES \
51 (CXL_STATUS_MSI_X_FULL | CXL_STATUS_MSI_X_SINGLE)
52
53#define CXL_READ_VSEC_MODE_CONTROL(dev, vsec, dest) \
54 pci_read_config_byte(dev, vsec + 0xa, dest)
55#define CXL_WRITE_VSEC_MODE_CONTROL(dev, vsec, val) \
56 pci_write_config_byte(dev, vsec + 0xa, val)
57#define CXL_VSEC_PROTOCOL_MASK 0xe0
58#define CXL_VSEC_PROTOCOL_1024TB 0x80
59#define CXL_VSEC_PROTOCOL_512TB 0x40
60#define CXL_VSEC_PROTOCOL_256TB 0x20 /* Power 8 uses this */
61#define CXL_VSEC_PROTOCOL_ENABLE 0x01
62
63#define CXL_READ_VSEC_PSL_REVISION(dev, vsec, dest) \
64 pci_read_config_word(dev, vsec + 0xc, dest)
65#define CXL_READ_VSEC_CAIA_MINOR(dev, vsec, dest) \
66 pci_read_config_byte(dev, vsec + 0xe, dest)
67#define CXL_READ_VSEC_CAIA_MAJOR(dev, vsec, dest) \
68 pci_read_config_byte(dev, vsec + 0xf, dest)
69#define CXL_READ_VSEC_BASE_IMAGE(dev, vsec, dest) \
70 pci_read_config_word(dev, vsec + 0x10, dest)
71
72#define CXL_READ_VSEC_IMAGE_STATE(dev, vsec, dest) \
73 pci_read_config_byte(dev, vsec + 0x13, dest)
74#define CXL_WRITE_VSEC_IMAGE_STATE(dev, vsec, val) \
75 pci_write_config_byte(dev, vsec + 0x13, val)
76#define CXL_VSEC_USER_IMAGE_LOADED 0x80 /* RO */
77#define CXL_VSEC_PERST_LOADS_IMAGE 0x20 /* RW */
78#define CXL_VSEC_PERST_SELECT_USER 0x10 /* RW */
79
80#define CXL_READ_VSEC_AFU_DESC_OFF(dev, vsec, dest) \
81 pci_read_config_dword(dev, vsec + 0x20, dest)
82#define CXL_READ_VSEC_AFU_DESC_SIZE(dev, vsec, dest) \
83 pci_read_config_dword(dev, vsec + 0x24, dest)
84#define CXL_READ_VSEC_PS_OFF(dev, vsec, dest) \
85 pci_read_config_dword(dev, vsec + 0x28, dest)
86#define CXL_READ_VSEC_PS_SIZE(dev, vsec, dest) \
87 pci_read_config_dword(dev, vsec + 0x2c, dest)
88
89
90/* This works a little different than the p1/p2 register accesses to make it
91 * easier to pull out individual fields */
92#define AFUD_READ(afu, off) in_be64(afu->afu_desc_mmio + off)
bfcdc8ff 93#define AFUD_READ_LE(afu, off) in_le64(afu->afu_desc_mmio + off)
f204e0b8
IM		 94#define EXTRACT_PPC_BIT(val, bit) (!!(val & PPC_BIT(bit)))
95#define EXTRACT_PPC_BITS(val, bs, be) ((val & PPC_BITMASK(bs, be)) >> PPC_BITLSHIFT(be))
96
97#define AFUD_READ_INFO(afu) AFUD_READ(afu, 0x0)
98#define AFUD_NUM_INTS_PER_PROC(val) EXTRACT_PPC_BITS(val, 0, 15)
99#define AFUD_NUM_PROCS(val) EXTRACT_PPC_BITS(val, 16, 31)
100#define AFUD_NUM_CRS(val) EXTRACT_PPC_BITS(val, 32, 47)
101#define AFUD_MULTIMODE(val) EXTRACT_PPC_BIT(val, 48)
102#define AFUD_PUSH_BLOCK_TRANSFER(val) EXTRACT_PPC_BIT(val, 55)
103#define AFUD_DEDICATED_PROCESS(val) EXTRACT_PPC_BIT(val, 59)
104#define AFUD_AFU_DIRECTED(val) EXTRACT_PPC_BIT(val, 61)
105#define AFUD_TIME_SLICED(val) EXTRACT_PPC_BIT(val, 63)
106#define AFUD_READ_CR(afu) AFUD_READ(afu, 0x20)
107#define AFUD_CR_LEN(val) EXTRACT_PPC_BITS(val, 8, 63)
108#define AFUD_READ_CR_OFF(afu) AFUD_READ(afu, 0x28)
109#define AFUD_READ_PPPSA(afu) AFUD_READ(afu, 0x30)
110#define AFUD_PPPSA_PP(val) EXTRACT_PPC_BIT(val, 6)
111#define AFUD_PPPSA_PSA(val) EXTRACT_PPC_BIT(val, 7)
112#define AFUD_PPPSA_LEN(val) EXTRACT_PPC_BITS(val, 8, 63)
113#define AFUD_READ_PPPSA_OFF(afu) AFUD_READ(afu, 0x38)
114#define AFUD_READ_EB(afu) AFUD_READ(afu, 0x40)
115#define AFUD_EB_LEN(val) EXTRACT_PPC_BITS(val, 8, 63)
116#define AFUD_READ_EB_OFF(afu) AFUD_READ(afu, 0x48)
117
b087e619
IM		 118u16 cxl_afu_cr_read16(struct cxl_afu *afu, int cr, u64 off)
119{
120 u64 aligned_off = off & ~0x3L;
121 u32 val;
122
123 val = cxl_afu_cr_read32(afu, cr, aligned_off);
124 return (val >> ((off & 0x2) * 8)) & 0xffff;
125}
126
127u8 cxl_afu_cr_read8(struct cxl_afu *afu, int cr, u64 off)
128{
129 u64 aligned_off = off & ~0x3L;
130 u32 val;
131
132 val = cxl_afu_cr_read32(afu, cr, aligned_off);
133 return (val >> ((off & 0x3) * 8)) & 0xff;
134}
135
f204e0b8
IM		 136static DEFINE_PCI_DEVICE_TABLE(cxl_pci_tbl) = {
137 { PCI_DEVICE(PCI_VENDOR_ID_IBM, 0x0477), },
138 { PCI_DEVICE(PCI_VENDOR_ID_IBM, 0x044b), },
139 { PCI_DEVICE(PCI_VENDOR_ID_IBM, 0x04cf), },
140 { PCI_DEVICE_CLASS(0x120000, ~0), },
141
142 { }
143};
144MODULE_DEVICE_TABLE(pci, cxl_pci_tbl);
145
146
147/*
148 * Mostly using these wrappers to avoid confusion:
149 * priv 1 is BAR2, while priv 2 is BAR0
150 */
151static inline resource_size_t p1_base(struct pci_dev *dev)
152{
153 return pci_resource_start(dev, 2);
154}
155
156static inline resource_size_t p1_size(struct pci_dev *dev)
157{
158 return pci_resource_len(dev, 2);
159}
160
161static inline resource_size_t p2_base(struct pci_dev *dev)
162{
163 return pci_resource_start(dev, 0);
164}
165
166static inline resource_size_t p2_size(struct pci_dev *dev)
167{
168 return pci_resource_len(dev, 0);
169}
170
171static int find_cxl_vsec(struct pci_dev *dev)
172{
173 int vsec = 0;
174 u16 val;
175
176 while ((vsec = pci_find_next_ext_capability(dev, vsec, PCI_EXT_CAP_ID_VNDR))) {
177 pci_read_config_word(dev, vsec + 0x4, &val);
178 if (val == CXL_PCI_VSEC_ID)
179 return vsec;
180 }
181 return 0;
182
183}
184
185static void dump_cxl_config_space(struct pci_dev *dev)
186{
187 int vsec;
188 u32 val;
189
190 dev_info(&dev->dev, "dump_cxl_config_space\n");
191
192 pci_read_config_dword(dev, PCI_BASE_ADDRESS_0, &val);
193 dev_info(&dev->dev, "BAR0: %#.8x\n", val);
194 pci_read_config_dword(dev, PCI_BASE_ADDRESS_1, &val);
195 dev_info(&dev->dev, "BAR1: %#.8x\n", val);
196 pci_read_config_dword(dev, PCI_BASE_ADDRESS_2, &val);
197 dev_info(&dev->dev, "BAR2: %#.8x\n", val);
198 pci_read_config_dword(dev, PCI_BASE_ADDRESS_3, &val);
199 dev_info(&dev->dev, "BAR3: %#.8x\n", val);
200 pci_read_config_dword(dev, PCI_BASE_ADDRESS_4, &val);
201 dev_info(&dev->dev, "BAR4: %#.8x\n", val);
202 pci_read_config_dword(dev, PCI_BASE_ADDRESS_5, &val);
203 dev_info(&dev->dev, "BAR5: %#.8x\n", val);
204
205 dev_info(&dev->dev, "p1 regs: %#llx, len: %#llx\n",
206 p1_base(dev), p1_size(dev));
207 dev_info(&dev->dev, "p2 regs: %#llx, len: %#llx\n",
f2931069 208 p2_base(dev), p2_size(dev));
f204e0b8
IM		 209 dev_info(&dev->dev, "BAR 4/5: %#llx, len: %#llx\n",
210 pci_resource_start(dev, 4), pci_resource_len(dev, 4));
211
212 if (!(vsec = find_cxl_vsec(dev)))
213 return;
214
215#define show_reg(name, what) \
216 dev_info(&dev->dev, "cxl vsec: %30s: %#x\n", name, what)
217
218 pci_read_config_dword(dev, vsec + 0x0, &val);
219 show_reg("Cap ID", (val >> 0) & 0xffff);
220 show_reg("Cap Ver", (val >> 16) & 0xf);
221 show_reg("Next Cap Ptr", (val >> 20) & 0xfff);
222 pci_read_config_dword(dev, vsec + 0x4, &val);
223 show_reg("VSEC ID", (val >> 0) & 0xffff);
224 show_reg("VSEC Rev", (val >> 16) & 0xf);
225 show_reg("VSEC Length", (val >> 20) & 0xfff);
226 pci_read_config_dword(dev, vsec + 0x8, &val);
227 show_reg("Num AFUs", (val >> 0) & 0xff);
228 show_reg("Status", (val >> 8) & 0xff);
229 show_reg("Mode Control", (val >> 16) & 0xff);
230 show_reg("Reserved", (val >> 24) & 0xff);
231 pci_read_config_dword(dev, vsec + 0xc, &val);
232 show_reg("PSL Rev", (val >> 0) & 0xffff);
233 show_reg("CAIA Ver", (val >> 16) & 0xffff);
234 pci_read_config_dword(dev, vsec + 0x10, &val);
235 show_reg("Base Image Rev", (val >> 0) & 0xffff);
236 show_reg("Reserved", (val >> 16) & 0x0fff);
237 show_reg("Image Control", (val >> 28) & 0x3);
238 show_reg("Reserved", (val >> 30) & 0x1);
239 show_reg("Image Loaded", (val >> 31) & 0x1);
240
241 pci_read_config_dword(dev, vsec + 0x14, &val);
242 show_reg("Reserved", val);
243 pci_read_config_dword(dev, vsec + 0x18, &val);
244 show_reg("Reserved", val);
245 pci_read_config_dword(dev, vsec + 0x1c, &val);
246 show_reg("Reserved", val);
247
248 pci_read_config_dword(dev, vsec + 0x20, &val);
249 show_reg("AFU Descriptor Offset", val);
250 pci_read_config_dword(dev, vsec + 0x24, &val);
251 show_reg("AFU Descriptor Size", val);
252 pci_read_config_dword(dev, vsec + 0x28, &val);
253 show_reg("Problem State Offset", val);
254 pci_read_config_dword(dev, vsec + 0x2c, &val);
255 show_reg("Problem State Size", val);
256
257 pci_read_config_dword(dev, vsec + 0x30, &val);
258 show_reg("Reserved", val);
259 pci_read_config_dword(dev, vsec + 0x34, &val);
260 show_reg("Reserved", val);
261 pci_read_config_dword(dev, vsec + 0x38, &val);
262 show_reg("Reserved", val);
263 pci_read_config_dword(dev, vsec + 0x3c, &val);
264 show_reg("Reserved", val);
265
266 pci_read_config_dword(dev, vsec + 0x40, &val);
267 show_reg("PSL Programming Port", val);
268 pci_read_config_dword(dev, vsec + 0x44, &val);
269 show_reg("PSL Programming Control", val);
270
271 pci_read_config_dword(dev, vsec + 0x48, &val);
272 show_reg("Reserved", val);
273 pci_read_config_dword(dev, vsec + 0x4c, &val);
274 show_reg("Reserved", val);
275
276 pci_read_config_dword(dev, vsec + 0x50, &val);
277 show_reg("Flash Address Register", val);
278 pci_read_config_dword(dev, vsec + 0x54, &val);
279 show_reg("Flash Size Register", val);
280 pci_read_config_dword(dev, vsec + 0x58, &val);
281 show_reg("Flash Status/Control Register", val);
282 pci_read_config_dword(dev, vsec + 0x58, &val);
283 show_reg("Flash Data Port", val);
284
285#undef show_reg
286}
287
288static void dump_afu_descriptor(struct cxl_afu *afu)
289{
bfcdc8ff
MN		 290 u64 val, afu_cr_num, afu_cr_off, afu_cr_len;
291 int i;
f204e0b8
IM		 292
293#define show_reg(name, what) \
294 dev_info(&afu->dev, "afu desc: %30s: %#llx\n", name, what)
295
296 val = AFUD_READ_INFO(afu);
297 show_reg("num_ints_per_process", AFUD_NUM_INTS_PER_PROC(val));
298 show_reg("num_of_processes", AFUD_NUM_PROCS(val));
299 show_reg("num_of_afu_CRs", AFUD_NUM_CRS(val));
300 show_reg("req_prog_mode", val & 0xffffULL);
bfcdc8ff 301 afu_cr_num = AFUD_NUM_CRS(val);
f204e0b8
IM		 302
303 val = AFUD_READ(afu, 0x8);
304 show_reg("Reserved", val);
305 val = AFUD_READ(afu, 0x10);
306 show_reg("Reserved", val);
307 val = AFUD_READ(afu, 0x18);
308 show_reg("Reserved", val);
309
310 val = AFUD_READ_CR(afu);
311 show_reg("Reserved", (val >> (63-7)) & 0xff);
312 show_reg("AFU_CR_len", AFUD_CR_LEN(val));
bfcdc8ff 313 afu_cr_len = AFUD_CR_LEN(val) * 256;
f204e0b8
IM		 314
315 val = AFUD_READ_CR_OFF(afu);
bfcdc8ff 316 afu_cr_off = val;
f204e0b8
IM		 317 show_reg("AFU_CR_offset", val);
318
319 val = AFUD_READ_PPPSA(afu);
320 show_reg("PerProcessPSA_control", (val >> (63-7)) & 0xff);
321 show_reg("PerProcessPSA Length", AFUD_PPPSA_LEN(val));
322
323 val = AFUD_READ_PPPSA_OFF(afu);
324 show_reg("PerProcessPSA_offset", val);
325
326 val = AFUD_READ_EB(afu);
327 show_reg("Reserved", (val >> (63-7)) & 0xff);
328 show_reg("AFU_EB_len", AFUD_EB_LEN(val));
329
330 val = AFUD_READ_EB_OFF(afu);
331 show_reg("AFU_EB_offset", val);
332
bfcdc8ff
MN		 333 for (i = 0; i < afu_cr_num; i++) {
334 val = AFUD_READ_LE(afu, afu_cr_off + i * afu_cr_len);
335 show_reg("CR Vendor", val & 0xffff);
336 show_reg("CR Device", (val >> 16) & 0xffff);
337 }
f204e0b8
IM		 338#undef show_reg
339}
340
341static int init_implementation_adapter_regs(struct cxl *adapter, struct pci_dev *dev)
342{
343 struct device_node *np;
344 const __be32 *prop;
345 u64 psl_dsnctl;
346 u64 chipid;
347
6f963ec2 348 if (!(np = pnv_pci_get_phb_node(dev)))
f204e0b8
IM		 349 return -ENODEV;
350
351 while (np && !(prop = of_get_property(np, "ibm,chip-id", NULL)))
352 np = of_get_next_parent(np);
353 if (!np)
354 return -ENODEV;
355 chipid = be32_to_cpup(prop);
356 of_node_put(np);
357
358 /* Tell PSL where to route data to */
359 psl_dsnctl = 0x02E8900002000000ULL | (chipid << (63-5));
360 cxl_p1_write(adapter, CXL_PSL_DSNDCTL, psl_dsnctl);
361 cxl_p1_write(adapter, CXL_PSL_RESLCKTO, 0x20000000200ULL);
362 /* snoop write mask */
363 cxl_p1_write(adapter, CXL_PSL_SNWRALLOC, 0x00000000FFFFFFFFULL);
364 /* set fir_accum */
365 cxl_p1_write(adapter, CXL_PSL_FIR_CNTL, 0x0800000000000000ULL);
366 /* for debugging with trace arrays */
367 cxl_p1_write(adapter, CXL_PSL_TRACE, 0x0000FF7C00000000ULL);
368
369 return 0;
370}
371
372static int init_implementation_afu_regs(struct cxl_afu *afu)
373{
374 /* read/write masks for this slice */
375 cxl_p1n_write(afu, CXL_PSL_APCALLOC_A, 0xFFFFFFFEFEFEFEFEULL);
376 /* APC read/write masks for this slice */
377 cxl_p1n_write(afu, CXL_PSL_COALLOC_A, 0xFF000000FEFEFEFEULL);
378 /* for debugging with trace arrays */
379 cxl_p1n_write(afu, CXL_PSL_SLICE_TRACE, 0x0000FFFF00000000ULL);
d6a6af2c 380 cxl_p1n_write(afu, CXL_PSL_RXCTL_A, CXL_PSL_RXCTL_AFUHP_4S);
f204e0b8
IM		 381
382 return 0;
383}
384
385int cxl_setup_irq(struct cxl *adapter, unsigned int hwirq,
386 unsigned int virq)
387{
388 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
389
390 return pnv_cxl_ioda_msi_setup(dev, hwirq, virq);
391}
392
4beb5421
RG		 393int cxl_update_image_control(struct cxl *adapter)
394{
395 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
396 int rc;
397 int vsec;
398 u8 image_state;
399
400 if (!(vsec = find_cxl_vsec(dev))) {
401 dev_err(&dev->dev, "ABORTING: CXL VSEC not found!\n");
402 return -ENODEV;
403 }
404
405 if ((rc = CXL_READ_VSEC_IMAGE_STATE(dev, vsec, &image_state))) {
406 dev_err(&dev->dev, "failed to read image state: %i\n", rc);
407 return rc;
408 }
409
410 if (adapter->perst_loads_image)
411 image_state |= CXL_VSEC_PERST_LOADS_IMAGE;
412 else
413 image_state &= ~CXL_VSEC_PERST_LOADS_IMAGE;
414
415 if (adapter->perst_select_user)
416 image_state |= CXL_VSEC_PERST_SELECT_USER;
417 else
418 image_state &= ~CXL_VSEC_PERST_SELECT_USER;
419
420 if ((rc = CXL_WRITE_VSEC_IMAGE_STATE(dev, vsec, image_state))) {
421 dev_err(&dev->dev, "failed to update image control: %i\n", rc);
422 return rc;
423 }
424
425 return 0;
426}
427
f204e0b8
IM		 428int cxl_alloc_one_irq(struct cxl *adapter)
429{
430 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
431
432 return pnv_cxl_alloc_hwirqs(dev, 1);
433}
434
435void cxl_release_one_irq(struct cxl *adapter, int hwirq)
436{
437 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
438
439 return pnv_cxl_release_hwirqs(dev, hwirq, 1);
440}
441
442int cxl_alloc_irq_ranges(struct cxl_irq_ranges *irqs, struct cxl *adapter, unsigned int num)
443{
444 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
445
446 return pnv_cxl_alloc_hwirq_ranges(irqs, dev, num);
447}
448
449void cxl_release_irq_ranges(struct cxl_irq_ranges *irqs, struct cxl *adapter)
450{
451 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
452
453 pnv_cxl_release_hwirq_ranges(irqs, dev);
454}
455
456static int setup_cxl_bars(struct pci_dev *dev)
457{
458 /* Safety check in case we get backported to < 3.17 without M64 */
459 if ((p1_base(dev) < 0x100000000ULL) ||
460 (p2_base(dev) < 0x100000000ULL)) {
461 dev_err(&dev->dev, "ABORTING: M32 BAR assignment incompatible with CXL\n");
462 return -ENODEV;
463 }
464
465 /*
466 * BAR 4/5 has a special meaning for CXL and must be programmed with a
467 * special value corresponding to the CXL protocol address range.
468 * For POWER 8 that means bits 48:49 must be set to 10
469 */
470 pci_write_config_dword(dev, PCI_BASE_ADDRESS_4, 0x00000000);
471 pci_write_config_dword(dev, PCI_BASE_ADDRESS_5, 0x00020000);
472
473 return 0;
474}
475
476/* pciex node: ibm,opal-m64-window = <0x3d058 0x0 0x3d058 0x0 0x8 0x0>; */
477static int switch_card_to_cxl(struct pci_dev *dev)
478{
479 int vsec;
480 u8 val;
481 int rc;
482
483 dev_info(&dev->dev, "switch card to CXL\n");
484
485 if (!(vsec = find_cxl_vsec(dev))) {
486 dev_err(&dev->dev, "ABORTING: CXL VSEC not found!\n");
487 return -ENODEV;
488 }
489
490 if ((rc = CXL_READ_VSEC_MODE_CONTROL(dev, vsec, &val))) {
491 dev_err(&dev->dev, "failed to read current mode control: %i", rc);
492 return rc;
493 }
494 val &= ~CXL_VSEC_PROTOCOL_MASK;
495 val |= CXL_VSEC_PROTOCOL_256TB | CXL_VSEC_PROTOCOL_ENABLE;
496 if ((rc = CXL_WRITE_VSEC_MODE_CONTROL(dev, vsec, val))) {
497 dev_err(&dev->dev, "failed to enable CXL protocol: %i", rc);
498 return rc;
499 }
500 /*
501 * The CAIA spec (v0.12 11.6 Bi-modal Device Support) states
502 * we must wait 100ms after this mode switch before touching
503 * PCIe config space.
504 */
505 msleep(100);
506
507 return 0;
508}
509
510static int cxl_map_slice_regs(struct cxl_afu *afu, struct cxl *adapter, struct pci_dev *dev)
511{
512 u64 p1n_base, p2n_base, afu_desc;
513 const u64 p1n_size = 0x100;
514 const u64 p2n_size = 0x1000;
515
516 p1n_base = p1_base(dev) + 0x10000 + (afu->slice * p1n_size);
517 p2n_base = p2_base(dev) + (afu->slice * p2n_size);
518 afu->psn_phys = p2_base(dev) + (adapter->ps_off + (afu->slice * adapter->ps_size));
519 afu_desc = p2_base(dev) + adapter->afu_desc_off + (afu->slice * adapter->afu_desc_size);
520
521 if (!(afu->p1n_mmio = ioremap(p1n_base, p1n_size)))
522 goto err;
523 if (!(afu->p2n_mmio = ioremap(p2n_base, p2n_size)))
524 goto err1;
525 if (afu_desc) {
526 if (!(afu->afu_desc_mmio = ioremap(afu_desc, adapter->afu_desc_size)))
527 goto err2;
528 }
529
530 return 0;
531err2:
532 iounmap(afu->p2n_mmio);
533err1:
534 iounmap(afu->p1n_mmio);
535err:
536 dev_err(&afu->dev, "Error mapping AFU MMIO regions\n");
537 return -ENOMEM;
538}
539
540static void cxl_unmap_slice_regs(struct cxl_afu *afu)
541{
575e6986 542 if (afu->p2n_mmio) {
f204e0b8 543 iounmap(afu->p2n_mmio);
575e6986
DA		 544 afu->p2n_mmio = NULL;
545 }
546 if (afu->p1n_mmio) {
f204e0b8 547 iounmap(afu->p1n_mmio);
575e6986
DA		 548 afu->p1n_mmio = NULL;
549 }
550 if (afu->afu_desc_mmio) {
551 iounmap(afu->afu_desc_mmio);
552 afu->afu_desc_mmio = NULL;
553 }
f204e0b8
IM		 554}
555
556static void cxl_release_afu(struct device *dev)
557{
558 struct cxl_afu *afu = to_cxl_afu(dev);
559
560 pr_devel("cxl_release_afu\n");
561
bd664f89 562 idr_destroy(&afu->contexts_idr);
05155772
DA		 563 cxl_release_spa(afu);
564
f204e0b8
IM		 565 kfree(afu);
566}
567
568static struct cxl_afu *cxl_alloc_afu(struct cxl *adapter, int slice)
569{
570 struct cxl_afu *afu;
571
572 if (!(afu = kzalloc(sizeof(struct cxl_afu), GFP_KERNEL)))
573 return NULL;
574
575 afu->adapter = adapter;
576 afu->dev.parent = &adapter->dev;
577 afu->dev.release = cxl_release_afu;
578 afu->slice = slice;
579 idr_init(&afu->contexts_idr);
ee41d11d 580 mutex_init(&afu->contexts_lock);
f204e0b8
IM		 581 spin_lock_init(&afu->afu_cntl_lock);
582 mutex_init(&afu->spa_mutex);
583
584 afu->prefault_mode = CXL_PREFAULT_NONE;
585 afu->irqs_max = afu->adapter->user_irqs;
586
587 return afu;
588}
589
590/* Expects AFU struct to have recently been zeroed out */
591static int cxl_read_afu_descriptor(struct cxl_afu *afu)
592{
593 u64 val;
594
595 val = AFUD_READ_INFO(afu);
596 afu->pp_irqs = AFUD_NUM_INTS_PER_PROC(val);
597 afu->max_procs_virtualised = AFUD_NUM_PROCS(val);
b087e619 598 afu->crs_num = AFUD_NUM_CRS(val);
f204e0b8
IM		 599
600 if (AFUD_AFU_DIRECTED(val))
601 afu->modes_supported |= CXL_MODE_DIRECTED;
602 if (AFUD_DEDICATED_PROCESS(val))
603 afu->modes_supported |= CXL_MODE_DEDICATED;
604 if (AFUD_TIME_SLICED(val))
605 afu->modes_supported |= CXL_MODE_TIME_SLICED;
606
607 val = AFUD_READ_PPPSA(afu);
608 afu->pp_size = AFUD_PPPSA_LEN(val) * 4096;
609 afu->psa = AFUD_PPPSA_PSA(val);
610 if ((afu->pp_psa = AFUD_PPPSA_PP(val)))
611 afu->pp_offset = AFUD_READ_PPPSA_OFF(afu);
612
b087e619
IM		 613 val = AFUD_READ_CR(afu);
614 afu->crs_len = AFUD_CR_LEN(val) * 256;
615 afu->crs_offset = AFUD_READ_CR_OFF(afu);
616
e36f6fe1
VJ		 617
618 /* eb_len is in multiple of 4K */
619 afu->eb_len = AFUD_EB_LEN(AFUD_READ_EB(afu)) * 4096;
620 afu->eb_offset = AFUD_READ_EB_OFF(afu);
621
622 /* eb_off is 4K aligned so lower 12 bits are always zero */
623 if (EXTRACT_PPC_BITS(afu->eb_offset, 0, 11) != 0) {
624 dev_warn(&afu->dev,
625 "Invalid AFU error buffer offset %Lx\n",
626 afu->eb_offset);
627 dev_info(&afu->dev,
628 "Ignoring AFU error buffer in the descriptor\n");
629 /* indicate that no afu buffer exists */
630 afu->eb_len = 0;
631 }
632
f204e0b8
IM		 633 return 0;
634}
635
636static int cxl_afu_descriptor_looks_ok(struct cxl_afu *afu)
637{
3d5be039
IM		 638 int i;
639
f204e0b8
IM		 640 if (afu->psa && afu->adapter->ps_size <
641 (afu->pp_offset + afu->pp_size*afu->max_procs_virtualised)) {
642 dev_err(&afu->dev, "per-process PSA can't fit inside the PSA!\n");
643 return -ENODEV;
644 }
645
646 if (afu->pp_psa && (afu->pp_size < PAGE_SIZE))
647 dev_warn(&afu->dev, "AFU uses < PAGE_SIZE per-process PSA!");
648
3d5be039
IM		 649 for (i = 0; i < afu->crs_num; i++) {
650 if ((cxl_afu_cr_read32(afu, i, 0) == 0)) {
651 dev_err(&afu->dev, "ABORTING: AFU configuration record %i is invalid\n", i);
652 return -EINVAL;
653 }
654 }
655
f204e0b8
IM		 656 return 0;
657}
658
659static int sanitise_afu_regs(struct cxl_afu *afu)
660{
661 u64 reg;
662
663 /*
664 * Clear out any regs that contain either an IVTE or address or may be
665 * waiting on an acknowledgement to try to be a bit safer as we bring
666 * it online
667 */
668 reg = cxl_p2n_read(afu, CXL_AFU_Cntl_An);
669 if ((reg & CXL_AFU_Cntl_An_ES_MASK) != CXL_AFU_Cntl_An_ES_Disabled) {
de369538 670 dev_warn(&afu->dev, "WARNING: AFU was not disabled: %#016llx\n", reg);
b12994fb 671 if (__cxl_afu_reset(afu))
f204e0b8
IM		 672 return -EIO;
673 if (cxl_afu_disable(afu))
674 return -EIO;
675 if (cxl_psl_purge(afu))
676 return -EIO;
677 }
678 cxl_p1n_write(afu, CXL_PSL_SPAP_An, 0x0000000000000000);
679 cxl_p1n_write(afu, CXL_PSL_IVTE_Limit_An, 0x0000000000000000);
680 cxl_p1n_write(afu, CXL_PSL_IVTE_Offset_An, 0x0000000000000000);
681 cxl_p1n_write(afu, CXL_PSL_AMBAR_An, 0x0000000000000000);
682 cxl_p1n_write(afu, CXL_PSL_SPOffset_An, 0x0000000000000000);
683 cxl_p1n_write(afu, CXL_HAURP_An, 0x0000000000000000);
684 cxl_p2n_write(afu, CXL_CSRP_An, 0x0000000000000000);
685 cxl_p2n_write(afu, CXL_AURP1_An, 0x0000000000000000);
686 cxl_p2n_write(afu, CXL_AURP0_An, 0x0000000000000000);
687 cxl_p2n_write(afu, CXL_SSTP1_An, 0x0000000000000000);
688 cxl_p2n_write(afu, CXL_SSTP0_An, 0x0000000000000000);
689 reg = cxl_p2n_read(afu, CXL_PSL_DSISR_An);
690 if (reg) {
de369538 691 dev_warn(&afu->dev, "AFU had pending DSISR: %#016llx\n", reg);
f204e0b8
IM		 692 if (reg & CXL_PSL_DSISR_TRANS)
693 cxl_p2n_write(afu, CXL_PSL_TFC_An, CXL_PSL_TFC_An_AE);
694 else
695 cxl_p2n_write(afu, CXL_PSL_TFC_An, CXL_PSL_TFC_An_A);
696 }
697 reg = cxl_p1n_read(afu, CXL_PSL_SERR_An);
698 if (reg) {
699 if (reg & ~0xffff)
de369538 700 dev_warn(&afu->dev, "AFU had pending SERR: %#016llx\n", reg);
f204e0b8
IM		 701 cxl_p1n_write(afu, CXL_PSL_SERR_An, reg & ~0xffff);
702 }
703 reg = cxl_p2n_read(afu, CXL_PSL_ErrStat_An);
704 if (reg) {
de369538 705 dev_warn(&afu->dev, "AFU had pending error status: %#016llx\n", reg);
f204e0b8
IM		 706 cxl_p2n_write(afu, CXL_PSL_ErrStat_An, reg);
707 }
708
709 return 0;
710}
711
e36f6fe1
VJ		 712#define ERR_BUFF_MAX_COPY_SIZE PAGE_SIZE
713/*
714 * afu_eb_read:
715 * Called from sysfs and reads the afu error info buffer. The h/w only supports
716 * 4/8 bytes aligned access. So in case the requested offset/count arent 8 byte
717 * aligned the function uses a bounce buffer which can be max PAGE_SIZE.
718 */
719ssize_t cxl_afu_read_err_buffer(struct cxl_afu *afu, char *buf,
720 loff_t off, size_t count)
721{
722 loff_t aligned_start, aligned_end;
723 size_t aligned_length;
724 void *tbuf;
725 const void __iomem *ebuf = afu->afu_desc_mmio + afu->eb_offset;
726
727 if (count == 0 || off < 0 || (size_t)off >= afu->eb_len)
728 return 0;
729
730 /* calculate aligned read window */
731 count = min((size_t)(afu->eb_len - off), count);
732 aligned_start = round_down(off, 8);
733 aligned_end = round_up(off + count, 8);
734 aligned_length = aligned_end - aligned_start;
735
736 /* max we can copy in one read is PAGE_SIZE */
737 if (aligned_length > ERR_BUFF_MAX_COPY_SIZE) {
738 aligned_length = ERR_BUFF_MAX_COPY_SIZE;
739 count = ERR_BUFF_MAX_COPY_SIZE - (off & 0x7);
740 }
741
742 /* use bounce buffer for copy */
743 tbuf = (void *)__get_free_page(GFP_TEMPORARY);
744 if (!tbuf)
745 return -ENOMEM;
746
747 /* perform aligned read from the mmio region */
748 memcpy_fromio(tbuf, ebuf + aligned_start, aligned_length);
749 memcpy(buf, tbuf + (off & 0x7), count);
750
751 free_page((unsigned long)tbuf);
752
753 return count;
754}
755
f204e0b8
IM		 756static int cxl_init_afu(struct cxl *adapter, int slice, struct pci_dev *dev)
757{
758 struct cxl_afu *afu;
759 bool free = true;
760 int rc;
761
762 if (!(afu = cxl_alloc_afu(adapter, slice)))
763 return -ENOMEM;
764
765 if ((rc = dev_set_name(&afu->dev, "afu%i.%i", adapter->adapter_num, slice)))
766 goto err1;
767
768 if ((rc = cxl_map_slice_regs(afu, adapter, dev)))
769 goto err1;
770
771 if ((rc = sanitise_afu_regs(afu)))
772 goto err2;
773
774 /* We need to reset the AFU before we can read the AFU descriptor */
b12994fb 775 if ((rc = __cxl_afu_reset(afu)))
f204e0b8
IM		 776 goto err2;
777
778 if (cxl_verbose)
779 dump_afu_descriptor(afu);
780
781 if ((rc = cxl_read_afu_descriptor(afu)))
782 goto err2;
783
784 if ((rc = cxl_afu_descriptor_looks_ok(afu)))
785 goto err2;
786
787 if ((rc = init_implementation_afu_regs(afu)))
788 goto err2;
789
790 if ((rc = cxl_register_serr_irq(afu)))
791 goto err2;
792
793 if ((rc = cxl_register_psl_irq(afu)))
794 goto err3;
795
796 /* Don't care if this fails */
797 cxl_debugfs_afu_add(afu);
798
799 /*
800 * After we call this function we must not free the afu directly, even
801 * if it returns an error!
802 */
803 if ((rc = cxl_register_afu(afu)))
804 goto err_put1;
805
806 if ((rc = cxl_sysfs_afu_add(afu)))
807 goto err_put1;
808
809
810 if ((rc = cxl_afu_select_best_mode(afu)))
811 goto err_put2;
812
813 adapter->afu[afu->slice] = afu;
814
6f7f0b3d
MN		 815 if ((rc = cxl_pci_vphb_add(afu)))
816 dev_info(&afu->dev, "Can't register vPHB\n");
817
f204e0b8
IM		 818 return 0;
819
820err_put2:
821 cxl_sysfs_afu_remove(afu);
822err_put1:
823 device_unregister(&afu->dev);
824 free = false;
825 cxl_debugfs_afu_remove(afu);
826 cxl_release_psl_irq(afu);
827err3:
828 cxl_release_serr_irq(afu);
829err2:
830 cxl_unmap_slice_regs(afu);
831err1:
832 if (free)
833 kfree(afu);
834 return rc;
835}
836
837static void cxl_remove_afu(struct cxl_afu *afu)
838{
839 pr_devel("cxl_remove_afu\n");
840
841 if (!afu)
842 return;
843
844 cxl_sysfs_afu_remove(afu);
845 cxl_debugfs_afu_remove(afu);
846
847 spin_lock(&afu->adapter->afu_list_lock);
848 afu->adapter->afu[afu->slice] = NULL;
849 spin_unlock(&afu->adapter->afu_list_lock);
850
851 cxl_context_detach_all(afu);
852 cxl_afu_deactivate_mode(afu);
853
854 cxl_release_psl_irq(afu);
855 cxl_release_serr_irq(afu);
856 cxl_unmap_slice_regs(afu);
857
858 device_unregister(&afu->dev);
859}
860
62fa19d4
RG		 861int cxl_reset(struct cxl *adapter)
862{
863 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
864 int rc;
865 int i;
866 u32 val;
867
868 dev_info(&dev->dev, "CXL reset\n");
869
6f7f0b3d
MN		 870 for (i = 0; i < adapter->slices; i++) {
871 cxl_pci_vphb_remove(adapter->afu[i]);
62fa19d4 872 cxl_remove_afu(adapter->afu[i]);
6f7f0b3d 873 }
62fa19d4
RG		 874
875 /* pcie_warm_reset requests a fundamental pci reset which includes a
876 * PERST assert/deassert. PERST triggers a loading of the image
877 * if "user" or "factory" is selected in sysfs */
878 if ((rc = pci_set_pcie_reset_state(dev, pcie_warm_reset))) {
879 dev_err(&dev->dev, "cxl: pcie_warm_reset failed\n");
880 return rc;
881 }
882
883 /* the PERST done above fences the PHB. So, reset depends on EEH
884 * to unbind the driver, tell Sapphire to reinit the PHB, and rebind
885 * the driver. Do an mmio read explictly to ensure EEH notices the
886 * fenced PHB. Retry for a few seconds before giving up. */
887 i = 0;
888 while (((val = mmio_read32be(adapter->p1_mmio)) != 0xffffffff) &&
889 (i < 5)) {
890 msleep(500);
891 i++;
892 }
893
894 if (val != 0xffffffff)
895 dev_err(&dev->dev, "cxl: PERST failed to trigger EEH\n");
896
897 return rc;
898}
f204e0b8
IM		 899
900static int cxl_map_adapter_regs(struct cxl *adapter, struct pci_dev *dev)
901{
902 if (pci_request_region(dev, 2, "priv 2 regs"))
903 goto err1;
904 if (pci_request_region(dev, 0, "priv 1 regs"))
905 goto err2;
906
de369538 907 pr_devel("cxl_map_adapter_regs: p1: %#016llx %#llx, p2: %#016llx %#llx",
f204e0b8
IM		 908 p1_base(dev), p1_size(dev), p2_base(dev), p2_size(dev));
909
910 if (!(adapter->p1_mmio = ioremap(p1_base(dev), p1_size(dev))))
911 goto err3;
912
913 if (!(adapter->p2_mmio = ioremap(p2_base(dev), p2_size(dev))))
914 goto err4;
915
916 return 0;
917
918err4:
919 iounmap(adapter->p1_mmio);
920 adapter->p1_mmio = NULL;
921err3:
922 pci_release_region(dev, 0);
923err2:
924 pci_release_region(dev, 2);
925err1:
926 return -ENOMEM;
927}
928
929static void cxl_unmap_adapter_regs(struct cxl *adapter)
930{
575e6986 931 if (adapter->p1_mmio) {
f204e0b8 932 iounmap(adapter->p1_mmio);
575e6986
DA		 933 adapter->p1_mmio = NULL;
934 pci_release_region(to_pci_dev(adapter->dev.parent), 2);
935 }
936 if (adapter->p2_mmio) {
f204e0b8 937 iounmap(adapter->p2_mmio);
575e6986
DA		 938 adapter->p2_mmio = NULL;
939 pci_release_region(to_pci_dev(adapter->dev.parent), 0);
940 }
f204e0b8
IM		 941}
942
943static int cxl_read_vsec(struct cxl *adapter, struct pci_dev *dev)
944{
945 int vsec;
946 u32 afu_desc_off, afu_desc_size;
947 u32 ps_off, ps_size;
948 u16 vseclen;
949 u8 image_state;
950
951 if (!(vsec = find_cxl_vsec(dev))) {
bee30c70 952 dev_err(&dev->dev, "ABORTING: CXL VSEC not found!\n");
f204e0b8
IM		 953 return -ENODEV;
954 }
955
956 CXL_READ_VSEC_LENGTH(dev, vsec, &vseclen);
957 if (vseclen < CXL_VSEC_MIN_SIZE) {
bee30c70 958 dev_err(&dev->dev, "ABORTING: CXL VSEC too short\n");
f204e0b8
IM		 959 return -EINVAL;
960 }
961
962 CXL_READ_VSEC_STATUS(dev, vsec, &adapter->vsec_status);
963 CXL_READ_VSEC_PSL_REVISION(dev, vsec, &adapter->psl_rev);
964 CXL_READ_VSEC_CAIA_MAJOR(dev, vsec, &adapter->caia_major);
965 CXL_READ_VSEC_CAIA_MINOR(dev, vsec, &adapter->caia_minor);
966 CXL_READ_VSEC_BASE_IMAGE(dev, vsec, &adapter->base_image);
967 CXL_READ_VSEC_IMAGE_STATE(dev, vsec, &image_state);
968 adapter->user_image_loaded = !!(image_state & CXL_VSEC_USER_IMAGE_LOADED);
4beb5421 969 adapter->perst_select_user = !!(image_state & CXL_VSEC_USER_IMAGE_LOADED);
f204e0b8
IM		 970
971 CXL_READ_VSEC_NAFUS(dev, vsec, &adapter->slices);
972 CXL_READ_VSEC_AFU_DESC_OFF(dev, vsec, &afu_desc_off);
973 CXL_READ_VSEC_AFU_DESC_SIZE(dev, vsec, &afu_desc_size);
974 CXL_READ_VSEC_PS_OFF(dev, vsec, &ps_off);
975 CXL_READ_VSEC_PS_SIZE(dev, vsec, &ps_size);
976
977 /* Convert everything to bytes, because there is NO WAY I'd look at the
978 * code a month later and forget what units these are in ;-) */
979 adapter->ps_off = ps_off * 64 * 1024;
980 adapter->ps_size = ps_size * 64 * 1024;
981 adapter->afu_desc_off = afu_desc_off * 64 * 1024;
982 adapter->afu_desc_size = afu_desc_size *64 * 1024;
983
984 /* Total IRQs - 1 PSL ERROR - #AFU*(1 slice error + 1 DSI) */
985 adapter->user_irqs = pnv_cxl_get_irq_count(dev) - 1 - 2*adapter->slices;
986
987 return 0;
988}
989
990static int cxl_vsec_looks_ok(struct cxl *adapter, struct pci_dev *dev)
991{
992 if (adapter->vsec_status & CXL_STATUS_SECOND_PORT)
993 return -EBUSY;
994
995 if (adapter->vsec_status & CXL_UNSUPPORTED_FEATURES) {
bee30c70 996 dev_err(&dev->dev, "ABORTING: CXL requires unsupported features\n");
f204e0b8
IM		 997 return -EINVAL;
998 }
999
1000 if (!adapter->slices) {
1001 /* Once we support dynamic reprogramming we can use the card if
1002 * it supports loadable AFUs */
bee30c70 1003 dev_err(&dev->dev, "ABORTING: Device has no AFUs\n");
f204e0b8
IM		 1004 return -EINVAL;
1005 }
1006
1007 if (!adapter->afu_desc_off || !adapter->afu_desc_size) {
bee30c70 1008 dev_err(&dev->dev, "ABORTING: VSEC shows no AFU descriptors\n");
f204e0b8
IM		 1009 return -EINVAL;
1010 }
1011
1012 if (adapter->ps_size > p2_size(dev) - adapter->ps_off) {
bee30c70 1013 dev_err(&dev->dev, "ABORTING: Problem state size larger than "
f204e0b8
IM		 1014 "available in BAR2: 0x%llx > 0x%llx\n",
1015 adapter->ps_size, p2_size(dev) - adapter->ps_off);
1016 return -EINVAL;
1017 }
1018
1019 return 0;
1020}
1021
1022static void cxl_release_adapter(struct device *dev)
1023{
1024 struct cxl *adapter = to_cxl_adapter(dev);
1025
1026 pr_devel("cxl_release_adapter\n");
1027
c044c415
DA		 1028 cxl_remove_adapter_nr(adapter);
1029
f204e0b8
IM		 1030 kfree(adapter);
1031}
1032
c044c415 1033static struct cxl *cxl_alloc_adapter(void)
f204e0b8
IM		 1034{
1035 struct cxl *adapter;
1036
1037 if (!(adapter = kzalloc(sizeof(struct cxl), GFP_KERNEL)))
1038 return NULL;
1039
f204e0b8
IM		 1040 spin_lock_init(&adapter->afu_list_lock);
1041
c044c415
DA		 1042 if (cxl_alloc_adapter_nr(adapter))
1043 goto err1;
1044
1045 if (dev_set_name(&adapter->dev, "card%i", adapter->adapter_num))
1046 goto err2;
1047
f204e0b8 1048 return adapter;
c044c415
DA		 1049
1050err2:
1051 cxl_remove_adapter_nr(adapter);
1052err1:
1053 kfree(adapter);
1054 return NULL;
f204e0b8
IM		 1055}
1056
1057static int sanitise_adapter_regs(struct cxl *adapter)
1058{
1059 cxl_p1_write(adapter, CXL_PSL_ErrIVTE, 0x0000000000000000);
1060 return cxl_tlb_slb_invalidate(adapter);
1061}
1062
c044c415
DA		 1063/* This should contain *only* operations that can safely be done in
1064 * both creation and recovery.
1065 */
1066static int cxl_configure_adapter(struct cxl *adapter, struct pci_dev *dev)
f204e0b8 1067{
f204e0b8
IM		 1068 int rc;
1069
c044c415
DA		 1070 adapter->dev.parent = &dev->dev;
1071 adapter->dev.release = cxl_release_adapter;
1072 pci_set_drvdata(dev, adapter);
f204e0b8 1073
c044c415
DA		 1074 rc = pci_enable_device(dev);
1075 if (rc) {
1076 dev_err(&dev->dev, "pci_enable_device failed: %i\n", rc);
1077 return rc;
1078 }
f204e0b8 1079
bee30c70 1080 if ((rc = cxl_read_vsec(adapter, dev)))
c044c415 1081 return rc;
bee30c70
IM		 1082
1083 if ((rc = cxl_vsec_looks_ok(adapter, dev)))
c044c415 1084 return rc;
bee30c70
IM		 1085
1086 if ((rc = setup_cxl_bars(dev)))
c044c415 1087 return rc;
bee30c70 1088
f204e0b8 1089 if ((rc = switch_card_to_cxl(dev)))
c044c415 1090 return rc;
f204e0b8 1091
4beb5421 1092 if ((rc = cxl_update_image_control(adapter)))
c044c415 1093 return rc;
4beb5421 1094
f204e0b8 1095 if ((rc = cxl_map_adapter_regs(adapter, dev)))
c044c415 1096 return rc;
f204e0b8
IM		 1097
1098 if ((rc = sanitise_adapter_regs(adapter)))
c044c415 1099 goto err;
f204e0b8
IM		 1100
1101 if ((rc = init_implementation_adapter_regs(adapter, dev)))
c044c415 1102 goto err;
f204e0b8 1103
1212aa1c 1104 if ((rc = pnv_phb_to_cxl_mode(dev, OPAL_PHB_CAPI_MODE_CAPI)))
c044c415 1105 goto err;
f204e0b8 1106
1212aa1c
RG		 1107 /* If recovery happened, the last step is to turn on snooping.
1108 * In the non-recovery case this has no effect */
c044c415
DA		 1109 if ((rc = pnv_phb_to_cxl_mode(dev, OPAL_PHB_CAPI_MODE_SNOOP_ON)))
1110 goto err;
1212aa1c 1111
f204e0b8 1112 if ((rc = cxl_register_psl_err_irq(adapter)))
c044c415
DA		 1113 goto err;
1114
1115 return 0;
1116
1117err:
1118 cxl_unmap_adapter_regs(adapter);
1119 return rc;
1120
1121}
1122
1123static void cxl_deconfigure_adapter(struct cxl *adapter)
1124{
1125 struct pci_dev *pdev = to_pci_dev(adapter->dev.parent);
1126
1127 cxl_release_psl_err_irq(adapter);
1128 cxl_unmap_adapter_regs(adapter);
1129
1130 pci_disable_device(pdev);
1131}
1132
1133static struct cxl *cxl_init_adapter(struct pci_dev *dev)
1134{
1135 struct cxl *adapter;
1136 int rc;
1137
1138 adapter = cxl_alloc_adapter();
1139 if (!adapter)
1140 return ERR_PTR(-ENOMEM);
1141
1142 /* Set defaults for parameters which need to persist over
1143 * configure/reconfigure
1144 */
1145 adapter->perst_loads_image = true;
1146
1147 rc = cxl_configure_adapter(adapter, dev);
1148 if (rc) {
1149 pci_disable_device(dev);
1150 cxl_release_adapter(&adapter->dev);
1151 return ERR_PTR(rc);
1152 }
f204e0b8
IM		 1153
1154 /* Don't care if this one fails: */
1155 cxl_debugfs_adapter_add(adapter);
1156
1157 /*
1158 * After we call this function we must not free the adapter directly,
1159 * even if it returns an error!
1160 */
1161 if ((rc = cxl_register_adapter(adapter)))
1162 goto err_put1;
1163
1164 if ((rc = cxl_sysfs_adapter_add(adapter)))
1165 goto err_put1;
1166
1167 return adapter;
1168
1169err_put1:
c044c415
DA		 1170 /* This should mirror cxl_remove_adapter, except without the
1171 * sysfs parts
1172 */
f204e0b8 1173 cxl_debugfs_adapter_remove(adapter);
c044c415
DA		 1174 cxl_deconfigure_adapter(adapter);
1175 device_unregister(&adapter->dev);
f204e0b8
IM		 1176 return ERR_PTR(rc);
1177}
1178
1179static void cxl_remove_adapter(struct cxl *adapter)
1180{
c044c415 1181 pr_devel("cxl_remove_adapter\n");
f204e0b8
IM		 1182
1183 cxl_sysfs_adapter_remove(adapter);
1184 cxl_debugfs_adapter_remove(adapter);
f204e0b8 1185
c044c415 1186 cxl_deconfigure_adapter(adapter);
f204e0b8 1187
c044c415 1188 device_unregister(&adapter->dev);
f204e0b8
IM		 1189}
1190
1191static int cxl_probe(struct pci_dev *dev, const struct pci_device_id *id)
1192{
1193 struct cxl *adapter;
1194 int slice;
1195 int rc;
1196
1197 pci_dev_get(dev);
1198
1199 if (cxl_verbose)
1200 dump_cxl_config_space(dev);
1201
f204e0b8
IM		 1202 adapter = cxl_init_adapter(dev);
1203 if (IS_ERR(adapter)) {
1204 dev_err(&dev->dev, "cxl_init_adapter failed: %li\n", PTR_ERR(adapter));
1205 return PTR_ERR(adapter);
1206 }
1207
1208 for (slice = 0; slice < adapter->slices; slice++) {
1209 if ((rc = cxl_init_afu(adapter, slice, dev)))
1210 dev_err(&dev->dev, "AFU %i failed to initialise: %i\n", slice, rc);
1211 }
1212
1213 return 0;
1214}
1215
1216static void cxl_remove(struct pci_dev *dev)
1217{
1218 struct cxl *adapter = pci_get_drvdata(dev);
6f7f0b3d
MN		 1219 struct cxl_afu *afu;
1220 int i;
f204e0b8 1221
f204e0b8
IM		 1222 /*
1223 * Lock to prevent someone grabbing a ref through the adapter list as
1224 * we are removing it
1225 */
6f7f0b3d
MN		 1226 for (i = 0; i < adapter->slices; i++) {
1227 afu = adapter->afu[i];
1228 cxl_pci_vphb_remove(afu);
1229 cxl_remove_afu(afu);
1230 }
f204e0b8
IM		 1231 cxl_remove_adapter(adapter);
1232}
1233
1234struct pci_driver cxl_pci_driver = {
1235 .name = "cxl-pci",
1236 .id_table = cxl_pci_tbl,
1237 .probe = cxl_probe,
1238 .remove = cxl_remove,
aa70775e 1239 .shutdown = cxl_remove,
f204e0b8 1240};
Linux kernel - Deliverables
This page took 0.104403 seconds and 5 git commands to generate.