projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mmc: sdhci: plug hole in disabling card detection interrupts
[deliverable/linux.git] / drivers / mmc / host / sdhci-pci.c
CommitLineData
b8c86fc5
PO		 1/* linux/drivers/mmc/host/sdhci-pci.c - SDHCI on PCI bus interface
2 *
3 * Copyright (C) 2005-2008 Pierre Ossman, All Rights Reserved.
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or (at
8 * your option) any later version.
9 *
10 * Thanks to the following companies for their support:
11 *
12 * - JMicron (hardware and technical support)
13 */
14
15#include <linux/delay.h>
16#include <linux/highmem.h>
88b47679 17#include <linux/module.h>
b8c86fc5
PO		 18#include <linux/pci.h>
19#include <linux/dma-mapping.h>
5a0e3ad6 20#include <linux/slab.h>
ccc92c23 21#include <linux/device.h>
b8c86fc5 22#include <linux/mmc/host.h>
b177bc91
AP		 23#include <linux/scatterlist.h>
24#include <linux/io.h>
0f201655 25#include <linux/gpio.h>
66fd8ad5 26#include <linux/pm_runtime.h>
52c506f0 27#include <linux/mmc/sdhci-pci-data.h>
b8c86fc5
PO		 28
29#include "sdhci.h"
522624f9 30#include "sdhci-pci.h"
01acf691 31#include "sdhci-pci-o2micro.h"
22606405
PO		 32
33/*****************************************************************************\
34 * *
35 * Hardware specific quirk handling *
36 * *
37\*****************************************************************************/
38
39static int ricoh_probe(struct sdhci_pci_chip *chip)
40{
c99436fb
CB		 41 if (chip->pdev->subsystem_vendor == PCI_VENDOR_ID_SAMSUNG ||
42 chip->pdev->subsystem_vendor == PCI_VENDOR_ID_SONY)
22606405 43 chip->quirks |= SDHCI_QUIRK_NO_CARD_NO_RESET;
ccc92c23
ML		 44 return 0;
45}
46
47static int ricoh_mmc_probe_slot(struct sdhci_pci_slot *slot)
48{
49 slot->host->caps =
50 ((0x21 << SDHCI_TIMEOUT_CLK_SHIFT)
51 & SDHCI_TIMEOUT_CLK_MASK) |
22606405 52
ccc92c23
ML		 53 ((0x21 << SDHCI_CLOCK_BASE_SHIFT)
54 & SDHCI_CLOCK_BASE_MASK) |
55
56 SDHCI_TIMEOUT_CLK_UNIT |
57 SDHCI_CAN_VDD_330 |
1a1f1f04 58 SDHCI_CAN_DO_HISPD |
ccc92c23
ML		 59 SDHCI_CAN_DO_SDMA;
60 return 0;
61}
62
63static int ricoh_mmc_resume(struct sdhci_pci_chip *chip)
64{
65 /* Apply a delay to allow controller to settle */
66 /* Otherwise it becomes confused if card state changed
67 during suspend */
68 msleep(500);
22606405
PO		 69 return 0;
70}
71
72static const struct sdhci_pci_fixes sdhci_ricoh = {
73 .probe = ricoh_probe,
84938294
VK		 74 .quirks = SDHCI_QUIRK_32BIT_DMA_ADDR |
75 SDHCI_QUIRK_FORCE_DMA |
76 SDHCI_QUIRK_CLOCK_BEFORE_RESET,
22606405
PO		 77};
78
ccc92c23
ML		 79static const struct sdhci_pci_fixes sdhci_ricoh_mmc = {
80 .probe_slot = ricoh_mmc_probe_slot,
81 .resume = ricoh_mmc_resume,
82 .quirks = SDHCI_QUIRK_32BIT_DMA_ADDR |
83 SDHCI_QUIRK_CLOCK_BEFORE_RESET |
84 SDHCI_QUIRK_NO_CARD_NO_RESET |
85 SDHCI_QUIRK_MISSING_CAPS
86};
87
22606405
PO		 88static const struct sdhci_pci_fixes sdhci_ene_712 = {
89 .quirks = SDHCI_QUIRK_SINGLE_POWER_WRITE |
90 SDHCI_QUIRK_BROKEN_DMA,
91};
92
93static const struct sdhci_pci_fixes sdhci_ene_714 = {
94 .quirks = SDHCI_QUIRK_SINGLE_POWER_WRITE |
95 SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS |
96 SDHCI_QUIRK_BROKEN_DMA,
97};
98
99static const struct sdhci_pci_fixes sdhci_cafe = {
100 .quirks = SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER |
a0874897 101 SDHCI_QUIRK_NO_BUSY_IRQ |
55fc05b7 102 SDHCI_QUIRK_BROKEN_CARD_DETECTION |
ee53ab5d 103 SDHCI_QUIRK_BROKEN_TIMEOUT_VAL,
22606405
PO		 104};
105
68077b02
ML		 106static int mrst_hc_probe_slot(struct sdhci_pci_slot *slot)
107{
108 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA;
109 return 0;
110}
111
f9ee3eab
AC		 112/*
113 * ADMA operation is disabled for Moorestown platform due to
114 * hardware bugs.
115 */
35ac6f08 116static int mrst_hc_probe(struct sdhci_pci_chip *chip)
f9ee3eab
AC		 117{
118 /*
35ac6f08
JP		 119 * slots number is fixed here for MRST as SDIO3/5 are never used and
120 * have hardware bugs.
f9ee3eab
AC		 121 */
122 chip->num_slots = 1;
123 return 0;
124}
125
296e0b03
AS		 126static int pch_hc_probe_slot(struct sdhci_pci_slot *slot)
127{
128 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA;
129 return 0;
130}
131
66fd8ad5
AH		 132#ifdef CONFIG_PM_RUNTIME
133
c5e027a4 134static irqreturn_t sdhci_pci_sd_cd(int irq, void *dev_id)
66fd8ad5
AH		 135{
136 struct sdhci_pci_slot *slot = dev_id;
137 struct sdhci_host *host = slot->host;
138
139 mmc_detect_change(host->mmc, msecs_to_jiffies(200));
140 return IRQ_HANDLED;
141}
142
c5e027a4 143static void sdhci_pci_add_own_cd(struct sdhci_pci_slot *slot)
66fd8ad5 144{
c5e027a4 145 int err, irq, gpio = slot->cd_gpio;
66fd8ad5
AH		 146
147 slot->cd_gpio = -EINVAL;
148 slot->cd_irq = -EINVAL;
149
c5e027a4
AH		 150 if (!gpio_is_valid(gpio))
151 return;
152
66fd8ad5
AH		 153 err = gpio_request(gpio, "sd_cd");
154 if (err < 0)
155 goto out;
156
157 err = gpio_direction_input(gpio);
158 if (err < 0)
159 goto out_free;
160
161 irq = gpio_to_irq(gpio);
162 if (irq < 0)
163 goto out_free;
164
c5e027a4 165 err = request_irq(irq, sdhci_pci_sd_cd, IRQF_TRIGGER_RISING |
66fd8ad5
AH		 166 IRQF_TRIGGER_FALLING, "sd_cd", slot);
167 if (err)
168 goto out_free;
169
170 slot->cd_gpio = gpio;
171 slot->cd_irq = irq;
66fd8ad5 172
c5e027a4 173 return;
66fd8ad5
AH		 174
175out_free:
176 gpio_free(gpio);
177out:
178 dev_warn(&slot->chip->pdev->dev, "failed to setup card detect wake up\n");
66fd8ad5
AH		 179}
180
c5e027a4 181static void sdhci_pci_remove_own_cd(struct sdhci_pci_slot *slot)
66fd8ad5
AH		 182{
183 if (slot->cd_irq >= 0)
184 free_irq(slot->cd_irq, slot);
c5e027a4
AH		 185 if (gpio_is_valid(slot->cd_gpio))
186 gpio_free(slot->cd_gpio);
66fd8ad5
AH		 187}
188
189#else
190
c5e027a4
AH		 191static inline void sdhci_pci_add_own_cd(struct sdhci_pci_slot *slot)
192{
193}
194
195static inline void sdhci_pci_remove_own_cd(struct sdhci_pci_slot *slot)
196{
197}
66fd8ad5
AH		 198
199#endif
200
0d013bcf
AH		 201static int mfd_emmc_probe_slot(struct sdhci_pci_slot *slot)
202{
66fd8ad5 203 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE;
da721cf7
AH		 204 slot->host->mmc->caps2 |= MMC_CAP2_BOOTPART_NOACC |
205 MMC_CAP2_HC_ERASE_SZ;
0d013bcf
AH		 206 return 0;
207}
208
93933508
AH		 209static int mfd_sdio_probe_slot(struct sdhci_pci_slot *slot)
210{
012e4671 211 slot->host->mmc->caps |= MMC_CAP_POWER_OFF_CARD | MMC_CAP_NONREMOVABLE;
93933508
AH		 212 return 0;
213}
214
f9ee3eab
AC		 215static const struct sdhci_pci_fixes sdhci_intel_mrst_hc0 = {
216 .quirks = SDHCI_QUIRK_BROKEN_ADMA | SDHCI_QUIRK_NO_HISPD_BIT,
68077b02 217 .probe_slot = mrst_hc_probe_slot,
f9ee3eab
AC		 218};
219
35ac6f08 220static const struct sdhci_pci_fixes sdhci_intel_mrst_hc1_hc2 = {
f9ee3eab 221 .quirks = SDHCI_QUIRK_BROKEN_ADMA | SDHCI_QUIRK_NO_HISPD_BIT,
35ac6f08 222 .probe = mrst_hc_probe,
f9ee3eab
AC		 223};
224
29229052
XS		 225static const struct sdhci_pci_fixes sdhci_intel_mfd_sd = {
226 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
c43fd774 227 .allow_runtime_pm = true,
77a0122e 228 .own_cd_for_runtime_pm = true,
29229052
XS		 229};
230
0d013bcf
AH		 231static const struct sdhci_pci_fixes sdhci_intel_mfd_sdio = {
232 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
f3c55a7b 233 .quirks2 = SDHCI_QUIRK2_HOST_OFF_CARD_ON,
c43fd774 234 .allow_runtime_pm = true,
93933508 235 .probe_slot = mfd_sdio_probe_slot,
0d013bcf
AH		 236};
237
238static const struct sdhci_pci_fixes sdhci_intel_mfd_emmc = {
29229052 239 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
c43fd774 240 .allow_runtime_pm = true,
0d013bcf 241 .probe_slot = mfd_emmc_probe_slot,
29229052
XS		 242};
243
296e0b03
AS		 244static const struct sdhci_pci_fixes sdhci_intel_pch_sdio = {
245 .quirks = SDHCI_QUIRK_BROKEN_ADMA,
246 .probe_slot = pch_hc_probe_slot,
247};
248
c9faff6c
AH		 249static void sdhci_pci_int_hw_reset(struct sdhci_host *host)
250{
251 u8 reg;
252
253 reg = sdhci_readb(host, SDHCI_POWER_CONTROL);
254 reg |= 0x10;
255 sdhci_writeb(host, reg, SDHCI_POWER_CONTROL);
256 /* For eMMC, minimum is 1us but give it 9us for good measure */
257 udelay(9);
258 reg &= ~0x10;
259 sdhci_writeb(host, reg, SDHCI_POWER_CONTROL);
260 /* For eMMC, minimum is 200us but give it 300us for good measure */
261 usleep_range(300, 1000);
262}
263
728ef3d1
AH		 264static int byt_emmc_probe_slot(struct sdhci_pci_slot *slot)
265{
c9faff6c
AH		 266 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE |
267 MMC_CAP_HW_RESET;
728ef3d1 268 slot->host->mmc->caps2 |= MMC_CAP2_HC_ERASE_SZ;
c9faff6c 269 slot->hw_reset = sdhci_pci_int_hw_reset;
728ef3d1
AH		 270 return 0;
271}
272
273static int byt_sdio_probe_slot(struct sdhci_pci_slot *slot)
274{
275 slot->host->mmc->caps |= MMC_CAP_POWER_OFF_CARD | MMC_CAP_NONREMOVABLE;
276 return 0;
277}
278
279static const struct sdhci_pci_fixes sdhci_intel_byt_emmc = {
280 .allow_runtime_pm = true,
281 .probe_slot = byt_emmc_probe_slot,
282};
283
284static const struct sdhci_pci_fixes sdhci_intel_byt_sdio = {
285 .quirks2 = SDHCI_QUIRK2_HOST_OFF_CARD_ON,
286 .allow_runtime_pm = true,
287 .probe_slot = byt_sdio_probe_slot,
288};
289
290static const struct sdhci_pci_fixes sdhci_intel_byt_sd = {
7396e318
AH		 291 .quirks2 = SDHCI_QUIRK2_CARD_ON_NEEDS_BUS_ON,
292 .allow_runtime_pm = true,
77a0122e 293 .own_cd_for_runtime_pm = true,
728ef3d1
AH		 294};
295
8776a165
DC		 296/* Define Host controllers for Intel Merrifield platform */
297#define INTEL_MRFL_EMMC_0 0
298#define INTEL_MRFL_EMMC_1 1
299
300static int intel_mrfl_mmc_probe_slot(struct sdhci_pci_slot *slot)
301{
302 if ((PCI_FUNC(slot->chip->pdev->devfn) != INTEL_MRFL_EMMC_0) &&
303 (PCI_FUNC(slot->chip->pdev->devfn) != INTEL_MRFL_EMMC_1))
304 /* SD support is not ready yet */
305 return -ENODEV;
306
307 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE |
308 MMC_CAP_1_8V_DDR;
309
310 return 0;
311}
312
313static const struct sdhci_pci_fixes sdhci_intel_mrfl_mmc = {
314 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
390145f9 315 .quirks2 = SDHCI_QUIRK2_BROKEN_HS200,
8776a165
DC		 316 .probe_slot = intel_mrfl_mmc_probe_slot,
317};
318
26daa1ed
JL		 319/* O2Micro extra registers */
320#define O2_SD_LOCK_WP 0xD3
321#define O2_SD_MULTI_VCC3V 0xEE
322#define O2_SD_CLKREQ 0xEC
323#define O2_SD_CAPS 0xE0
324#define O2_SD_ADMA1 0xE2
325#define O2_SD_ADMA2 0xE7
326#define O2_SD_INF_MOD 0xF1
327
45211e21
PO		 328static int jmicron_pmos(struct sdhci_pci_chip *chip, int on)
329{
330 u8 scratch;
331 int ret;
332
333 ret = pci_read_config_byte(chip->pdev, 0xAE, &scratch);
334 if (ret)
335 return ret;
336
337 /*
338 * Turn PMOS on [bit 0], set over current detection to 2.4 V
339 * [bit 1:2] and enable over current debouncing [bit 6].
340 */
341 if (on)
342 scratch |= 0x47;
343 else
344 scratch &= ~0x47;
345
346 ret = pci_write_config_byte(chip->pdev, 0xAE, scratch);
347 if (ret)
348 return ret;
349
350 return 0;
351}
352
353static int jmicron_probe(struct sdhci_pci_chip *chip)
354{
355 int ret;
8f230f45 356 u16 mmcdev = 0;
45211e21 357
93fc48c7
PO		 358 if (chip->pdev->revision == 0) {
359 chip->quirks |= SDHCI_QUIRK_32BIT_DMA_ADDR |
360 SDHCI_QUIRK_32BIT_DMA_SIZE |
2134a922 361 SDHCI_QUIRK_32BIT_ADMA_SIZE |
4a3cba32 362 SDHCI_QUIRK_RESET_AFTER_REQUEST |
86a6a874 363 SDHCI_QUIRK_BROKEN_SMALL_PIO;
93fc48c7
PO		 364 }
365
4489428a
PO		 366 /*
367 * JMicron chips can have two interfaces to the same hardware
368 * in order to work around limitations in Microsoft's driver.
369 * We need to make sure we only bind to one of them.
370 *
371 * This code assumes two things:
372 *
373 * 1. The PCI code adds subfunctions in order.
374 *
375 * 2. The MMC interface has a lower subfunction number
376 * than the SD interface.
377 */
8f230f45
TI		 378 if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_SD)
379 mmcdev = PCI_DEVICE_ID_JMICRON_JMB38X_MMC;
380 else if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_SD)
381 mmcdev = PCI_DEVICE_ID_JMICRON_JMB388_ESD;
382
383 if (mmcdev) {
4489428a
PO		 384 struct pci_dev *sd_dev;
385
386 sd_dev = NULL;
387 while ((sd_dev = pci_get_device(PCI_VENDOR_ID_JMICRON,
8f230f45 388 mmcdev, sd_dev)) != NULL) {
4489428a
PO		 389 if ((PCI_SLOT(chip->pdev->devfn) ==
390 PCI_SLOT(sd_dev->devfn)) &&
391 (chip->pdev->bus == sd_dev->bus))
392 break;
393 }
394
395 if (sd_dev) {
396 pci_dev_put(sd_dev);
397 dev_info(&chip->pdev->dev, "Refusing to bind to "
398 "secondary interface.\n");
399 return -ENODEV;
400 }
401 }
402
45211e21
PO		 403 /*
404 * JMicron chips need a bit of a nudge to enable the power
405 * output pins.
406 */
407 ret = jmicron_pmos(chip, 1);
408 if (ret) {
409 dev_err(&chip->pdev->dev, "Failure enabling card power\n");
410 return ret;
411 }
412
82b0e23a
TI		 413 /* quirk for unsable RO-detection on JM388 chips */
414 if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_SD ||
415 chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD)
416 chip->quirks |= SDHCI_QUIRK_UNSTABLE_RO_DETECT;
417
45211e21
PO		 418 return 0;
419}
420
4489428a
PO		 421static void jmicron_enable_mmc(struct sdhci_host *host, int on)
422{
423 u8 scratch;
424
425 scratch = readb(host->ioaddr + 0xC0);
426
427 if (on)
428 scratch |= 0x01;
429 else
430 scratch &= ~0x01;
431
432 writeb(scratch, host->ioaddr + 0xC0);
433}
434
435static int jmicron_probe_slot(struct sdhci_pci_slot *slot)
436{
2134a922
PO		 437 if (slot->chip->pdev->revision == 0) {
438 u16 version;
439
440 version = readl(slot->host->ioaddr + SDHCI_HOST_VERSION);
441 version = (version & SDHCI_VENDOR_VER_MASK) >>
442 SDHCI_VENDOR_VER_SHIFT;
443
444 /*
445 * Older versions of the chip have lots of nasty glitches
446 * in the ADMA engine. It's best just to avoid it
447 * completely.
448 */
449 if (version < 0xAC)
450 slot->host->quirks |= SDHCI_QUIRK_BROKEN_ADMA;
451 }
452
8f230f45
TI		 453 /* JM388 MMC doesn't support 1.8V while SD supports it */
454 if (slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD) {
455 slot->host->ocr_avail_sd = MMC_VDD_32_33 | MMC_VDD_33_34 |
456 MMC_VDD_29_30 | MMC_VDD_30_31 |
457 MMC_VDD_165_195; /* allow 1.8V */
458 slot->host->ocr_avail_mmc = MMC_VDD_32_33 | MMC_VDD_33_34 |
459 MMC_VDD_29_30 | MMC_VDD_30_31; /* no 1.8V for MMC */
460 }
461
4489428a
PO		 462 /*
463 * The secondary interface requires a bit set to get the
464 * interrupts.
465 */
8f230f45
TI		 466 if (slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
467 slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD)
4489428a
PO		 468 jmicron_enable_mmc(slot->host, 1);
469
d75c1084
TI		 470 slot->host->mmc->caps |= MMC_CAP_BUS_WIDTH_TEST;
471
4489428a
PO		 472 return 0;
473}
474
1e72859e 475static void jmicron_remove_slot(struct sdhci_pci_slot *slot, int dead)
4489428a 476{
1e72859e
PO		 477 if (dead)
478 return;
479
8f230f45
TI		 480 if (slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
481 slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD)
4489428a
PO		 482 jmicron_enable_mmc(slot->host, 0);
483}
484
29495aa0 485static int jmicron_suspend(struct sdhci_pci_chip *chip)
4489428a
PO		 486{
487 int i;
488
8f230f45
TI		 489 if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
490 chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD) {
b177bc91 491 for (i = 0; i < chip->num_slots; i++)
4489428a
PO		 492 jmicron_enable_mmc(chip->slots[i]->host, 0);
493 }
494
495 return 0;
496}
497
45211e21
PO		 498static int jmicron_resume(struct sdhci_pci_chip *chip)
499{
4489428a
PO		 500 int ret, i;
501
8f230f45
TI		 502 if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
503 chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD) {
b177bc91 504 for (i = 0; i < chip->num_slots; i++)
4489428a
PO		 505 jmicron_enable_mmc(chip->slots[i]->host, 1);
506 }
45211e21
PO		 507
508 ret = jmicron_pmos(chip, 1);
509 if (ret) {
510 dev_err(&chip->pdev->dev, "Failure enabling card power\n");
511 return ret;
512 }
513
514 return 0;
515}
516
26daa1ed 517static const struct sdhci_pci_fixes sdhci_o2 = {
01acf691
AL		 518 .probe = sdhci_pci_o2_probe,
519 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
520 .probe_slot = sdhci_pci_o2_probe_slot,
521 .resume = sdhci_pci_o2_resume,
26daa1ed
JL		 522};
523
22606405 524static const struct sdhci_pci_fixes sdhci_jmicron = {
45211e21
PO		 525 .probe = jmicron_probe,
526
4489428a
PO		 527 .probe_slot = jmicron_probe_slot,
528 .remove_slot = jmicron_remove_slot,
529
530 .suspend = jmicron_suspend,
45211e21 531 .resume = jmicron_resume,
22606405
PO		 532};
533
a7a6186c
NP		 534/* SysKonnect CardBus2SDIO extra registers */
535#define SYSKT_CTRL 0x200
536#define SYSKT_RDFIFO_STAT 0x204
537#define SYSKT_WRFIFO_STAT 0x208
538#define SYSKT_POWER_DATA 0x20c
539#define SYSKT_POWER_330 0xef
540#define SYSKT_POWER_300 0xf8
541#define SYSKT_POWER_184 0xcc
542#define SYSKT_POWER_CMD 0x20d
543#define SYSKT_POWER_START (1 << 7)
544#define SYSKT_POWER_STATUS 0x20e
545#define SYSKT_POWER_STATUS_OK (1 << 0)
546#define SYSKT_BOARD_REV 0x210
547#define SYSKT_CHIP_REV 0x211
548#define SYSKT_CONF_DATA 0x212
549#define SYSKT_CONF_DATA_1V8 (1 << 2)
550#define SYSKT_CONF_DATA_2V5 (1 << 1)
551#define SYSKT_CONF_DATA_3V3 (1 << 0)
552
553static int syskt_probe(struct sdhci_pci_chip *chip)
554{
555 if ((chip->pdev->class & 0x0000FF) == PCI_SDHCI_IFVENDOR) {
556 chip->pdev->class &= ~0x0000FF;
557 chip->pdev->class |= PCI_SDHCI_IFDMA;
558 }
559 return 0;
560}
561
562static int syskt_probe_slot(struct sdhci_pci_slot *slot)
563{
564 int tm, ps;
565
566 u8 board_rev = readb(slot->host->ioaddr + SYSKT_BOARD_REV);
567 u8 chip_rev = readb(slot->host->ioaddr + SYSKT_CHIP_REV);
568 dev_info(&slot->chip->pdev->dev, "SysKonnect CardBus2SDIO, "
569 "board rev %d.%d, chip rev %d.%d\n",
570 board_rev >> 4, board_rev & 0xf,
571 chip_rev >> 4, chip_rev & 0xf);
572 if (chip_rev >= 0x20)
573 slot->host->quirks |= SDHCI_QUIRK_FORCE_DMA;
574
575 writeb(SYSKT_POWER_330, slot->host->ioaddr + SYSKT_POWER_DATA);
576 writeb(SYSKT_POWER_START, slot->host->ioaddr + SYSKT_POWER_CMD);
577 udelay(50);
578 tm = 10; /* Wait max 1 ms */
579 do {
580 ps = readw(slot->host->ioaddr + SYSKT_POWER_STATUS);
581 if (ps & SYSKT_POWER_STATUS_OK)
582 break;
583 udelay(100);
584 } while (--tm);
585 if (!tm) {
586 dev_err(&slot->chip->pdev->dev,
587 "power regulator never stabilized");
588 writeb(0, slot->host->ioaddr + SYSKT_POWER_CMD);
589 return -ENODEV;
590 }
591
592 return 0;
593}
594
595static const struct sdhci_pci_fixes sdhci_syskt = {
596 .quirks = SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER,
597 .probe = syskt_probe,
598 .probe_slot = syskt_probe_slot,
599};
600
557b0697
HW		 601static int via_probe(struct sdhci_pci_chip *chip)
602{
603 if (chip->pdev->revision == 0x10)
604 chip->quirks |= SDHCI_QUIRK_DELAY_AFTER_POWER;
605
606 return 0;
607}
608
609static const struct sdhci_pci_fixes sdhci_via = {
610 .probe = via_probe,
611};
612
9107ebbf
MC		 613static int rtsx_probe_slot(struct sdhci_pci_slot *slot)
614{
615 slot->host->mmc->caps2 |= MMC_CAP2_HS200;
616 return 0;
617}
618
619static const struct sdhci_pci_fixes sdhci_rtsx = {
620 .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN |
621 SDHCI_QUIRK2_BROKEN_DDR50,
622 .probe_slot = rtsx_probe_slot,
623};
624
9647f84d 625static const struct pci_device_id pci_ids[] = {
b8c86fc5
PO		 626 {
627 .vendor = PCI_VENDOR_ID_RICOH,
628 .device = PCI_DEVICE_ID_RICOH_R5C822,
22606405 629 .subvendor = PCI_ANY_ID,
b8c86fc5 630 .subdevice = PCI_ANY_ID,
22606405 631 .driver_data = (kernel_ulong_t)&sdhci_ricoh,
b8c86fc5
PO		 632 },
633
ccc92c23
ML		 634 {
635 .vendor = PCI_VENDOR_ID_RICOH,
636 .device = 0x843,
637 .subvendor = PCI_ANY_ID,
638 .subdevice = PCI_ANY_ID,
639 .driver_data = (kernel_ulong_t)&sdhci_ricoh_mmc,
640 },
641
568133eb
PC		 642 {
643 .vendor = PCI_VENDOR_ID_RICOH,
644 .device = 0xe822,
645 .subvendor = PCI_ANY_ID,
646 .subdevice = PCI_ANY_ID,
647 .driver_data = (kernel_ulong_t)&sdhci_ricoh_mmc,
648 },
649
5fd11c07
MI		 650 {
651 .vendor = PCI_VENDOR_ID_RICOH,
652 .device = 0xe823,
653 .subvendor = PCI_ANY_ID,
654 .subdevice = PCI_ANY_ID,
655 .driver_data = (kernel_ulong_t)&sdhci_ricoh_mmc,
656 },
657
b8c86fc5
PO		 658 {
659 .vendor = PCI_VENDOR_ID_ENE,
660 .device = PCI_DEVICE_ID_ENE_CB712_SD,
661 .subvendor = PCI_ANY_ID,
662 .subdevice = PCI_ANY_ID,
22606405 663 .driver_data = (kernel_ulong_t)&sdhci_ene_712,
b8c86fc5
PO		 664 },
665
666 {
667 .vendor = PCI_VENDOR_ID_ENE,
668 .device = PCI_DEVICE_ID_ENE_CB712_SD_2,
669 .subvendor = PCI_ANY_ID,
670 .subdevice = PCI_ANY_ID,
22606405 671 .driver_data = (kernel_ulong_t)&sdhci_ene_712,
b8c86fc5
PO		 672 },
673
674 {
675 .vendor = PCI_VENDOR_ID_ENE,
676 .device = PCI_DEVICE_ID_ENE_CB714_SD,
677 .subvendor = PCI_ANY_ID,
678 .subdevice = PCI_ANY_ID,
22606405 679 .driver_data = (kernel_ulong_t)&sdhci_ene_714,
b8c86fc5
PO		 680 },
681
682 {
683 .vendor = PCI_VENDOR_ID_ENE,
684 .device = PCI_DEVICE_ID_ENE_CB714_SD_2,
685 .subvendor = PCI_ANY_ID,
686 .subdevice = PCI_ANY_ID,
22606405 687 .driver_data = (kernel_ulong_t)&sdhci_ene_714,
b8c86fc5
PO		 688 },
689
690 {
691 .vendor = PCI_VENDOR_ID_MARVELL,
8c5eb880 692 .device = PCI_DEVICE_ID_MARVELL_88ALP01_SD,
b8c86fc5
PO		 693 .subvendor = PCI_ANY_ID,
694 .subdevice = PCI_ANY_ID,
22606405 695 .driver_data = (kernel_ulong_t)&sdhci_cafe,
b8c86fc5
PO		 696 },
697
698 {
699 .vendor = PCI_VENDOR_ID_JMICRON,
700 .device = PCI_DEVICE_ID_JMICRON_JMB38X_SD,
701 .subvendor = PCI_ANY_ID,
702 .subdevice = PCI_ANY_ID,
22606405 703 .driver_data = (kernel_ulong_t)&sdhci_jmicron,
b8c86fc5
PO		 704 },
705
4489428a
PO		 706 {
707 .vendor = PCI_VENDOR_ID_JMICRON,
708 .device = PCI_DEVICE_ID_JMICRON_JMB38X_MMC,
709 .subvendor = PCI_ANY_ID,
710 .subdevice = PCI_ANY_ID,
711 .driver_data = (kernel_ulong_t)&sdhci_jmicron,
8f230f45
TI		 712 },
713
714 {
715 .vendor = PCI_VENDOR_ID_JMICRON,
716 .device = PCI_DEVICE_ID_JMICRON_JMB388_SD,
717 .subvendor = PCI_ANY_ID,
718 .subdevice = PCI_ANY_ID,
719 .driver_data = (kernel_ulong_t)&sdhci_jmicron,
720 },
721
722 {
723 .vendor = PCI_VENDOR_ID_JMICRON,
724 .device = PCI_DEVICE_ID_JMICRON_JMB388_ESD,
725 .subvendor = PCI_ANY_ID,
726 .subdevice = PCI_ANY_ID,
727 .driver_data = (kernel_ulong_t)&sdhci_jmicron,
4489428a
PO		 728 },
729
a7a6186c
NP		 730 {
731 .vendor = PCI_VENDOR_ID_SYSKONNECT,
732 .device = 0x8000,
733 .subvendor = PCI_ANY_ID,
734 .subdevice = PCI_ANY_ID,
735 .driver_data = (kernel_ulong_t)&sdhci_syskt,
736 },
737
557b0697
HW		 738 {
739 .vendor = PCI_VENDOR_ID_VIA,
740 .device = 0x95d0,
741 .subvendor = PCI_ANY_ID,
742 .subdevice = PCI_ANY_ID,
743 .driver_data = (kernel_ulong_t)&sdhci_via,
9107ebbf
MC		 744 },
745
746 {
747 .vendor = PCI_VENDOR_ID_REALTEK,
748 .device = 0x5250,
749 .subvendor = PCI_ANY_ID,
750 .subdevice = PCI_ANY_ID,
751 .driver_data = (kernel_ulong_t)&sdhci_rtsx,
557b0697
HW		 752 },
753
29229052
XS		 754 {
755 .vendor = PCI_VENDOR_ID_INTEL,
f9ee3eab
AC		 756 .device = PCI_DEVICE_ID_INTEL_MRST_SD0,
757 .subvendor = PCI_ANY_ID,
758 .subdevice = PCI_ANY_ID,
759 .driver_data = (kernel_ulong_t)&sdhci_intel_mrst_hc0,
760 },
761
762 {
763 .vendor = PCI_VENDOR_ID_INTEL,
764 .device = PCI_DEVICE_ID_INTEL_MRST_SD1,
765 .subvendor = PCI_ANY_ID,
766 .subdevice = PCI_ANY_ID,
35ac6f08
JP		 767 .driver_data = (kernel_ulong_t)&sdhci_intel_mrst_hc1_hc2,
768 },
769
770 {
771 .vendor = PCI_VENDOR_ID_INTEL,
772 .device = PCI_DEVICE_ID_INTEL_MRST_SD2,
773 .subvendor = PCI_ANY_ID,
774 .subdevice = PCI_ANY_ID,
775 .driver_data = (kernel_ulong_t)&sdhci_intel_mrst_hc1_hc2,
f9ee3eab
AC		 776 },
777
778 {
779 .vendor = PCI_VENDOR_ID_INTEL,
29229052
XS		 780 .device = PCI_DEVICE_ID_INTEL_MFD_SD,
781 .subvendor = PCI_ANY_ID,
782 .subdevice = PCI_ANY_ID,
783 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sd,
784 },
785
786 {
787 .vendor = PCI_VENDOR_ID_INTEL,
788 .device = PCI_DEVICE_ID_INTEL_MFD_SDIO1,
789 .subvendor = PCI_ANY_ID,
790 .subdevice = PCI_ANY_ID,
0d013bcf 791 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
29229052
XS		 792 },
793
794 {
795 .vendor = PCI_VENDOR_ID_INTEL,
796 .device = PCI_DEVICE_ID_INTEL_MFD_SDIO2,
797 .subvendor = PCI_ANY_ID,
798 .subdevice = PCI_ANY_ID,
0d013bcf 799 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
29229052
XS		 800 },
801
802 {
803 .vendor = PCI_VENDOR_ID_INTEL,
804 .device = PCI_DEVICE_ID_INTEL_MFD_EMMC0,
805 .subvendor = PCI_ANY_ID,
806 .subdevice = PCI_ANY_ID,
0d013bcf 807 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
29229052
XS		 808 },
809
810 {
811 .vendor = PCI_VENDOR_ID_INTEL,
812 .device = PCI_DEVICE_ID_INTEL_MFD_EMMC1,
813 .subvendor = PCI_ANY_ID,
814 .subdevice = PCI_ANY_ID,
0d013bcf 815 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
29229052
XS		 816 },
817
296e0b03
AS		 818 {
819 .vendor = PCI_VENDOR_ID_INTEL,
820 .device = PCI_DEVICE_ID_INTEL_PCH_SDIO0,
821 .subvendor = PCI_ANY_ID,
822 .subdevice = PCI_ANY_ID,
823 .driver_data = (kernel_ulong_t)&sdhci_intel_pch_sdio,
824 },
825
826 {
827 .vendor = PCI_VENDOR_ID_INTEL,
828 .device = PCI_DEVICE_ID_INTEL_PCH_SDIO1,
829 .subvendor = PCI_ANY_ID,
830 .subdevice = PCI_ANY_ID,
831 .driver_data = (kernel_ulong_t)&sdhci_intel_pch_sdio,
832 },
833
728ef3d1
AH		 834 {
835 .vendor = PCI_VENDOR_ID_INTEL,
836 .device = PCI_DEVICE_ID_INTEL_BYT_EMMC,
837 .subvendor = PCI_ANY_ID,
838 .subdevice = PCI_ANY_ID,
839 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_emmc,
840 },
841
842 {
843 .vendor = PCI_VENDOR_ID_INTEL,
844 .device = PCI_DEVICE_ID_INTEL_BYT_SDIO,
845 .subvendor = PCI_ANY_ID,
846 .subdevice = PCI_ANY_ID,
847 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_sdio,
848 },
849
850 {
851 .vendor = PCI_VENDOR_ID_INTEL,
852 .device = PCI_DEVICE_ID_INTEL_BYT_SD,
853 .subvendor = PCI_ANY_ID,
854 .subdevice = PCI_ANY_ID,
855 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_sd,
856 },
857
30d025c0
AH		 858 {
859 .vendor = PCI_VENDOR_ID_INTEL,
860 .device = PCI_DEVICE_ID_INTEL_BYT_EMMC2,
861 .subvendor = PCI_ANY_ID,
862 .subdevice = PCI_ANY_ID,
863 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_emmc,
864 },
865
d052068a
EE		 866
867 {
868 .vendor = PCI_VENDOR_ID_INTEL,
869 .device = PCI_DEVICE_ID_INTEL_CLV_SDIO0,
870 .subvendor = PCI_ANY_ID,
871 .subdevice = PCI_ANY_ID,
872 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sd,
873 },
874
875 {
876 .vendor = PCI_VENDOR_ID_INTEL,
877 .device = PCI_DEVICE_ID_INTEL_CLV_SDIO1,
878 .subvendor = PCI_ANY_ID,
879 .subdevice = PCI_ANY_ID,
880 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
881 },
882
883 {
884 .vendor = PCI_VENDOR_ID_INTEL,
885 .device = PCI_DEVICE_ID_INTEL_CLV_SDIO2,
886 .subvendor = PCI_ANY_ID,
887 .subdevice = PCI_ANY_ID,
888 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
889 },
890
891 {
892 .vendor = PCI_VENDOR_ID_INTEL,
893 .device = PCI_DEVICE_ID_INTEL_CLV_EMMC0,
894 .subvendor = PCI_ANY_ID,
895 .subdevice = PCI_ANY_ID,
896 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
897 },
898
899 {
900 .vendor = PCI_VENDOR_ID_INTEL,
901 .device = PCI_DEVICE_ID_INTEL_CLV_EMMC1,
902 .subvendor = PCI_ANY_ID,
903 .subdevice = PCI_ANY_ID,
904 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
905 },
906
8776a165
DC		 907 {
908 .vendor = PCI_VENDOR_ID_INTEL,
909 .device = PCI_DEVICE_ID_INTEL_MRFL_MMC,
910 .subvendor = PCI_ANY_ID,
911 .subdevice = PCI_ANY_ID,
912 .driver_data = (kernel_ulong_t)&sdhci_intel_mrfl_mmc,
913 },
26daa1ed
JL		 914 {
915 .vendor = PCI_VENDOR_ID_O2,
916 .device = PCI_DEVICE_ID_O2_8120,
917 .subvendor = PCI_ANY_ID,
918 .subdevice = PCI_ANY_ID,
919 .driver_data = (kernel_ulong_t)&sdhci_o2,
920 },
921
922 {
923 .vendor = PCI_VENDOR_ID_O2,
924 .device = PCI_DEVICE_ID_O2_8220,
925 .subvendor = PCI_ANY_ID,
926 .subdevice = PCI_ANY_ID,
927 .driver_data = (kernel_ulong_t)&sdhci_o2,
928 },
929
930 {
931 .vendor = PCI_VENDOR_ID_O2,
932 .device = PCI_DEVICE_ID_O2_8221,
933 .subvendor = PCI_ANY_ID,
934 .subdevice = PCI_ANY_ID,
935 .driver_data = (kernel_ulong_t)&sdhci_o2,
936 },
937
938 {
939 .vendor = PCI_VENDOR_ID_O2,
940 .device = PCI_DEVICE_ID_O2_8320,
941 .subvendor = PCI_ANY_ID,
942 .subdevice = PCI_ANY_ID,
943 .driver_data = (kernel_ulong_t)&sdhci_o2,
944 },
945
946 {
947 .vendor = PCI_VENDOR_ID_O2,
948 .device = PCI_DEVICE_ID_O2_8321,
949 .subvendor = PCI_ANY_ID,
950 .subdevice = PCI_ANY_ID,
951 .driver_data = (kernel_ulong_t)&sdhci_o2,
952 },
953
01acf691
AL		 954 {
955 .vendor = PCI_VENDOR_ID_O2,
956 .device = PCI_DEVICE_ID_O2_FUJIN2,
957 .subvendor = PCI_ANY_ID,
958 .subdevice = PCI_ANY_ID,
959 .driver_data = (kernel_ulong_t)&sdhci_o2,
960 },
961
962 {
963 .vendor = PCI_VENDOR_ID_O2,
964 .device = PCI_DEVICE_ID_O2_SDS0,
965 .subvendor = PCI_ANY_ID,
966 .subdevice = PCI_ANY_ID,
967 .driver_data = (kernel_ulong_t)&sdhci_o2,
968 },
969
970 {
971 .vendor = PCI_VENDOR_ID_O2,
972 .device = PCI_DEVICE_ID_O2_SDS1,
973 .subvendor = PCI_ANY_ID,
974 .subdevice = PCI_ANY_ID,
975 .driver_data = (kernel_ulong_t)&sdhci_o2,
976 },
977
978 {
979 .vendor = PCI_VENDOR_ID_O2,
980 .device = PCI_DEVICE_ID_O2_SEABIRD0,
981 .subvendor = PCI_ANY_ID,
982 .subdevice = PCI_ANY_ID,
983 .driver_data = (kernel_ulong_t)&sdhci_o2,
984 },
985
986 {
987 .vendor = PCI_VENDOR_ID_O2,
988 .device = PCI_DEVICE_ID_O2_SEABIRD1,
989 .subvendor = PCI_ANY_ID,
990 .subdevice = PCI_ANY_ID,
991 .driver_data = (kernel_ulong_t)&sdhci_o2,
992 },
993
b8c86fc5
PO		 994 { /* Generic SD host controller */
995 PCI_DEVICE_CLASS((PCI_CLASS_SYSTEM_SDHCI << 8), 0xFFFF00)
996 },
997
998 { /* end: all zeroes */ },
999};
1000
1001MODULE_DEVICE_TABLE(pci, pci_ids);
1002
b8c86fc5
PO		 1003/*****************************************************************************\
1004 * *
1005 * SDHCI core callbacks *
1006 * *
1007\*****************************************************************************/
1008
1009static int sdhci_pci_enable_dma(struct sdhci_host *host)
1010{
1011 struct sdhci_pci_slot *slot;
1012 struct pci_dev *pdev;
1013 int ret;
1014
1015 slot = sdhci_priv(host);
1016 pdev = slot->chip->pdev;
1017
1018 if (((pdev->class & 0xFFFF00) == (PCI_CLASS_SYSTEM_SDHCI << 8)) &&
1019 ((pdev->class & 0x0000FF) != PCI_SDHCI_IFDMA) &&
a13abc7b 1020 (host->flags & SDHCI_USE_SDMA)) {
b8c86fc5
PO		 1021 dev_warn(&pdev->dev, "Will use DMA mode even though HW "
1022 "doesn't fully claim to support it.\n");
1023 }
1024
284901a9 1025 ret = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
b8c86fc5
PO		 1026 if (ret)
1027 return ret;
1028
1029 pci_set_master(pdev);
1030
1031 return 0;
1032}
1033
7bc088d3 1034static int sdhci_pci_bus_width(struct sdhci_host *host, int width)
68077b02
ML		 1035{
1036 u8 ctrl;
1037
1038 ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
1039
1040 switch (width) {
1041 case MMC_BUS_WIDTH_8:
1042 ctrl |= SDHCI_CTRL_8BITBUS;
1043 ctrl &= ~SDHCI_CTRL_4BITBUS;
1044 break;
1045 case MMC_BUS_WIDTH_4:
1046 ctrl |= SDHCI_CTRL_4BITBUS;
1047 ctrl &= ~SDHCI_CTRL_8BITBUS;
1048 break;
1049 default:
1050 ctrl &= ~(SDHCI_CTRL_8BITBUS | SDHCI_CTRL_4BITBUS);
1051 break;
1052 }
1053
1054 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
1055
1056 return 0;
1057}
1058
c9faff6c 1059static void sdhci_pci_gpio_hw_reset(struct sdhci_host *host)
0f201655
AH		 1060{
1061 struct sdhci_pci_slot *slot = sdhci_priv(host);
1062 int rst_n_gpio = slot->rst_n_gpio;
1063
1064 if (!gpio_is_valid(rst_n_gpio))
1065 return;
1066 gpio_set_value_cansleep(rst_n_gpio, 0);
1067 /* For eMMC, minimum is 1us but give it 10us for good measure */
1068 udelay(10);
1069 gpio_set_value_cansleep(rst_n_gpio, 1);
1070 /* For eMMC, minimum is 200us but give it 300us for good measure */
1071 usleep_range(300, 1000);
1072}
1073
c9faff6c
AH		 1074static void sdhci_pci_hw_reset(struct sdhci_host *host)
1075{
1076 struct sdhci_pci_slot *slot = sdhci_priv(host);
1077
1078 if (slot->hw_reset)
1079 slot->hw_reset(host);
1080}
1081
c915568d 1082static const struct sdhci_ops sdhci_pci_ops = {
b8c86fc5 1083 .enable_dma = sdhci_pci_enable_dma,
7bc088d3 1084 .platform_bus_width = sdhci_pci_bus_width,
0f201655 1085 .hw_reset = sdhci_pci_hw_reset,
b8c86fc5
PO		 1086};
1087
1088/*****************************************************************************\
1089 * *
1090 * Suspend/resume *
1091 * *
1092\*****************************************************************************/
1093
1094#ifdef CONFIG_PM
1095
29495aa0 1096static int sdhci_pci_suspend(struct device *dev)
b8c86fc5 1097{
29495aa0 1098 struct pci_dev *pdev = to_pci_dev(dev);
b8c86fc5
PO		 1099 struct sdhci_pci_chip *chip;
1100 struct sdhci_pci_slot *slot;
5f619704 1101 mmc_pm_flag_t slot_pm_flags;
2f4cbb3d 1102 mmc_pm_flag_t pm_flags = 0;
b8c86fc5
PO		 1103 int i, ret;
1104
1105 chip = pci_get_drvdata(pdev);
1106 if (!chip)
1107 return 0;
1108
b177bc91 1109 for (i = 0; i < chip->num_slots; i++) {
b8c86fc5
PO		 1110 slot = chip->slots[i];
1111 if (!slot)
1112 continue;
1113
29495aa0 1114 ret = sdhci_suspend_host(slot->host);
b8c86fc5 1115
b678b91f
AL		 1116 if (ret)
1117 goto err_pci_suspend;
2f4cbb3d 1118
5f619704
DD		 1119 slot_pm_flags = slot->host->mmc->pm_flags;
1120 if (slot_pm_flags & MMC_PM_WAKE_SDIO_IRQ)
1121 sdhci_enable_irq_wakeups(slot->host);
1122
1123 pm_flags |= slot_pm_flags;
b8c86fc5
PO		 1124 }
1125
4489428a 1126 if (chip->fixes && chip->fixes->suspend) {
29495aa0 1127 ret = chip->fixes->suspend(chip);
b678b91f
AL		 1128 if (ret)
1129 goto err_pci_suspend;
4489428a
PO		 1130 }
1131
b8c86fc5 1132 pci_save_state(pdev);
2f4cbb3d 1133 if (pm_flags & MMC_PM_KEEP_POWER) {
5f619704
DD		 1134 if (pm_flags & MMC_PM_WAKE_SDIO_IRQ) {
1135 pci_pme_active(pdev, true);
2f4cbb3d 1136 pci_enable_wake(pdev, PCI_D3hot, 1);
5f619704 1137 }
2f4cbb3d
NP		 1138 pci_set_power_state(pdev, PCI_D3hot);
1139 } else {
29495aa0 1140 pci_enable_wake(pdev, PCI_D3hot, 0);
2f4cbb3d 1141 pci_disable_device(pdev);
29495aa0 1142 pci_set_power_state(pdev, PCI_D3hot);
2f4cbb3d 1143 }
b8c86fc5
PO		 1144
1145 return 0;
b678b91f
AL		 1146
1147err_pci_suspend:
1148 while (--i >= 0)
1149 sdhci_resume_host(chip->slots[i]->host);
1150 return ret;
b8c86fc5
PO		 1151}
1152
29495aa0 1153static int sdhci_pci_resume(struct device *dev)
b8c86fc5 1154{
29495aa0 1155 struct pci_dev *pdev = to_pci_dev(dev);
b8c86fc5
PO		 1156 struct sdhci_pci_chip *chip;
1157 struct sdhci_pci_slot *slot;
1158 int i, ret;
1159
1160 chip = pci_get_drvdata(pdev);
1161 if (!chip)
1162 return 0;
1163
1164 pci_set_power_state(pdev, PCI_D0);
1165 pci_restore_state(pdev);
1166 ret = pci_enable_device(pdev);
1167 if (ret)
1168 return ret;
1169
45211e21
PO		 1170 if (chip->fixes && chip->fixes->resume) {
1171 ret = chip->fixes->resume(chip);
1172 if (ret)
1173 return ret;
1174 }
1175
b177bc91 1176 for (i = 0; i < chip->num_slots; i++) {
b8c86fc5
PO		 1177 slot = chip->slots[i];
1178 if (!slot)
1179 continue;
1180
1181 ret = sdhci_resume_host(slot->host);
1182 if (ret)
1183 return ret;
1184 }
1185
1186 return 0;
1187}
1188
1189#else /* CONFIG_PM */
1190
1191#define sdhci_pci_suspend NULL
1192#define sdhci_pci_resume NULL
1193
1194#endif /* CONFIG_PM */
1195
66fd8ad5
AH		 1196#ifdef CONFIG_PM_RUNTIME
1197
1198static int sdhci_pci_runtime_suspend(struct device *dev)
1199{
1200 struct pci_dev *pdev = container_of(dev, struct pci_dev, dev);
1201 struct sdhci_pci_chip *chip;
1202 struct sdhci_pci_slot *slot;
66fd8ad5
AH		 1203 int i, ret;
1204
1205 chip = pci_get_drvdata(pdev);
1206 if (!chip)
1207 return 0;
1208
1209 for (i = 0; i < chip->num_slots; i++) {
1210 slot = chip->slots[i];
1211 if (!slot)
1212 continue;
1213
1214 ret = sdhci_runtime_suspend_host(slot->host);
1215
b678b91f
AL		 1216 if (ret)
1217 goto err_pci_runtime_suspend;
66fd8ad5
AH		 1218 }
1219
1220 if (chip->fixes && chip->fixes->suspend) {
29495aa0 1221 ret = chip->fixes->suspend(chip);
b678b91f
AL		 1222 if (ret)
1223 goto err_pci_runtime_suspend;
66fd8ad5
AH		 1224 }
1225
1226 return 0;
b678b91f
AL		 1227
1228err_pci_runtime_suspend:
1229 while (--i >= 0)
1230 sdhci_runtime_resume_host(chip->slots[i]->host);
1231 return ret;
66fd8ad5
AH		 1232}
1233
1234static int sdhci_pci_runtime_resume(struct device *dev)
1235{
1236 struct pci_dev *pdev = container_of(dev, struct pci_dev, dev);
1237 struct sdhci_pci_chip *chip;
1238 struct sdhci_pci_slot *slot;
1239 int i, ret;
1240
1241 chip = pci_get_drvdata(pdev);
1242 if (!chip)
1243 return 0;
1244
1245 if (chip->fixes && chip->fixes->resume) {
1246 ret = chip->fixes->resume(chip);
1247 if (ret)
1248 return ret;
1249 }
1250
1251 for (i = 0; i < chip->num_slots; i++) {
1252 slot = chip->slots[i];
1253 if (!slot)
1254 continue;
1255
1256 ret = sdhci_runtime_resume_host(slot->host);
1257 if (ret)
1258 return ret;
1259 }
1260
1261 return 0;
1262}
1263
1264static int sdhci_pci_runtime_idle(struct device *dev)
1265{
1266 return 0;
1267}
1268
1269#else
1270
1271#define sdhci_pci_runtime_suspend NULL
1272#define sdhci_pci_runtime_resume NULL
1273#define sdhci_pci_runtime_idle NULL
1274
1275#endif
1276
1277static const struct dev_pm_ops sdhci_pci_pm_ops = {
29495aa0
ML		 1278 .suspend = sdhci_pci_suspend,
1279 .resume = sdhci_pci_resume,
66fd8ad5
AH		 1280 .runtime_suspend = sdhci_pci_runtime_suspend,
1281 .runtime_resume = sdhci_pci_runtime_resume,
1282 .runtime_idle = sdhci_pci_runtime_idle,
1283};
1284
b8c86fc5
PO		 1285/*****************************************************************************\
1286 * *
1287 * Device probing/removal *
1288 * *
1289\*****************************************************************************/
1290
c3be1efd 1291static struct sdhci_pci_slot *sdhci_pci_probe_slot(
52c506f0
AH		 1292 struct pci_dev *pdev, struct sdhci_pci_chip *chip, int first_bar,
1293 int slotno)
b8c86fc5
PO		 1294{
1295 struct sdhci_pci_slot *slot;
1296 struct sdhci_host *host;
52c506f0 1297 int ret, bar = first_bar + slotno;
b8c86fc5
PO		 1298
1299 if (!(pci_resource_flags(pdev, bar) & IORESOURCE_MEM)) {
1300 dev_err(&pdev->dev, "BAR %d is not iomem. Aborting.\n", bar);
1301 return ERR_PTR(-ENODEV);
1302 }
1303
90b3e6c5 1304 if (pci_resource_len(pdev, bar) < 0x100) {
b8c86fc5
PO		 1305 dev_err(&pdev->dev, "Invalid iomem size. You may "
1306 "experience problems.\n");
1307 }
1308
1309 if ((pdev->class & 0x0000FF) == PCI_SDHCI_IFVENDOR) {
1310 dev_err(&pdev->dev, "Vendor specific interface. Aborting.\n");
1311 return ERR_PTR(-ENODEV);
1312 }
1313
1314 if ((pdev->class & 0x0000FF) > PCI_SDHCI_IFVENDOR) {
1315 dev_err(&pdev->dev, "Unknown interface. Aborting.\n");
1316 return ERR_PTR(-ENODEV);
1317 }
1318
1319 host = sdhci_alloc_host(&pdev->dev, sizeof(struct sdhci_pci_slot));
1320 if (IS_ERR(host)) {
c60a32cd 1321 dev_err(&pdev->dev, "cannot allocate host\n");
dc0fd7b5 1322 return ERR_CAST(host);
b8c86fc5
PO		 1323 }
1324
1325 slot = sdhci_priv(host);
1326
1327 slot->chip = chip;
1328 slot->host = host;
1329 slot->pci_bar = bar;
0f201655 1330 slot->rst_n_gpio = -EINVAL;
c5e027a4 1331 slot->cd_gpio = -EINVAL;
b8c86fc5 1332
52c506f0
AH		 1333 /* Retrieve platform data if there is any */
1334 if (*sdhci_pci_get_data)
1335 slot->data = sdhci_pci_get_data(pdev, slotno);
1336
1337 if (slot->data) {
1338 if (slot->data->setup) {
1339 ret = slot->data->setup(slot->data);
1340 if (ret) {
1341 dev_err(&pdev->dev, "platform setup failed\n");
1342 goto free;
1343 }
1344 }
c5e027a4
AH		 1345 slot->rst_n_gpio = slot->data->rst_n_gpio;
1346 slot->cd_gpio = slot->data->cd_gpio;
52c506f0
AH		 1347 }
1348
b8c86fc5
PO		 1349 host->hw_name = "PCI";
1350 host->ops = &sdhci_pci_ops;
1351 host->quirks = chip->quirks;
f3c55a7b 1352 host->quirks2 = chip->quirks2;
b8c86fc5
PO		 1353
1354 host->irq = pdev->irq;
1355
1356 ret = pci_request_region(pdev, bar, mmc_hostname(host->mmc));
1357 if (ret) {
1358 dev_err(&pdev->dev, "cannot request region\n");
52c506f0 1359 goto cleanup;
b8c86fc5
PO		 1360 }
1361
092f82ed 1362 host->ioaddr = pci_ioremap_bar(pdev, bar);
b8c86fc5
PO		 1363 if (!host->ioaddr) {
1364 dev_err(&pdev->dev, "failed to remap registers\n");
9fdcdbb0 1365 ret = -ENOMEM;
b8c86fc5
PO		 1366 goto release;
1367 }
1368
4489428a
PO		 1369 if (chip->fixes && chip->fixes->probe_slot) {
1370 ret = chip->fixes->probe_slot(slot);
1371 if (ret)
1372 goto unmap;
1373 }
1374
c5e027a4
AH		 1375 if (gpio_is_valid(slot->rst_n_gpio)) {
1376 if (!gpio_request(slot->rst_n_gpio, "eMMC_reset")) {
1377 gpio_direction_output(slot->rst_n_gpio, 1);
1378 slot->host->mmc->caps |= MMC_CAP_HW_RESET;
c9faff6c 1379 slot->hw_reset = sdhci_pci_gpio_hw_reset;
c5e027a4
AH		 1380 } else {
1381 dev_warn(&pdev->dev, "failed to request rst_n_gpio\n");
1382 slot->rst_n_gpio = -EINVAL;
1383 }
1384 }
1385
2f4cbb3d 1386 host->mmc->pm_caps = MMC_PM_KEEP_POWER | MMC_PM_WAKE_SDIO_IRQ;
eed222ac 1387 host->mmc->slotno = slotno;
a08b17be 1388 host->mmc->caps2 |= MMC_CAP2_NO_PRESCAN_POWERUP;
2f4cbb3d 1389
b8c86fc5
PO		 1390 ret = sdhci_add_host(host);
1391 if (ret)
4489428a 1392 goto remove;
b8c86fc5 1393
c5e027a4
AH		 1394 sdhci_pci_add_own_cd(slot);
1395
77a0122e
AH		 1396 /*
1397 * Check if the chip needs a separate GPIO for card detect to wake up
1398 * from runtime suspend. If it is not there, don't allow runtime PM.
1399 * Note sdhci_pci_add_own_cd() sets slot->cd_gpio to -EINVAL on failure.
1400 */
945be38c
AH		 1401 if (chip->fixes && chip->fixes->own_cd_for_runtime_pm &&
1402 !gpio_is_valid(slot->cd_gpio))
77a0122e
AH		 1403 chip->allow_runtime_pm = false;
1404
b8c86fc5
PO		 1405 return slot;
1406
4489428a 1407remove:
c5e027a4
AH		 1408 if (gpio_is_valid(slot->rst_n_gpio))
1409 gpio_free(slot->rst_n_gpio);
1410
4489428a 1411 if (chip->fixes && chip->fixes->remove_slot)
1e72859e 1412 chip->fixes->remove_slot(slot, 0);
4489428a 1413
b8c86fc5
PO		 1414unmap:
1415 iounmap(host->ioaddr);
1416
1417release:
1418 pci_release_region(pdev, bar);
c60a32cd 1419
52c506f0
AH		 1420cleanup:
1421 if (slot->data && slot->data->cleanup)
1422 slot->data->cleanup(slot->data);
1423
c60a32cd 1424free:
b8c86fc5
PO		 1425 sdhci_free_host(host);
1426
1427 return ERR_PTR(ret);
1428}
1429
1430static void sdhci_pci_remove_slot(struct sdhci_pci_slot *slot)
1431{
1e72859e
PO		 1432 int dead;
1433 u32 scratch;
1434
c5e027a4
AH		 1435 sdhci_pci_remove_own_cd(slot);
1436
1e72859e
PO		 1437 dead = 0;
1438 scratch = readl(slot->host->ioaddr + SDHCI_INT_STATUS);
1439 if (scratch == (u32)-1)
1440 dead = 1;
1441
1442 sdhci_remove_host(slot->host, dead);
4489428a 1443
c5e027a4
AH		 1444 if (gpio_is_valid(slot->rst_n_gpio))
1445 gpio_free(slot->rst_n_gpio);
1446
4489428a 1447 if (slot->chip->fixes && slot->chip->fixes->remove_slot)
1e72859e 1448 slot->chip->fixes->remove_slot(slot, dead);
4489428a 1449
52c506f0
AH		 1450 if (slot->data && slot->data->cleanup)
1451 slot->data->cleanup(slot->data);
1452
b8c86fc5 1453 pci_release_region(slot->chip->pdev, slot->pci_bar);
4489428a 1454
b8c86fc5
PO		 1455 sdhci_free_host(slot->host);
1456}
1457
c3be1efd 1458static void sdhci_pci_runtime_pm_allow(struct device *dev)
66fd8ad5
AH		 1459{
1460 pm_runtime_put_noidle(dev);
1461 pm_runtime_allow(dev);
1462 pm_runtime_set_autosuspend_delay(dev, 50);
1463 pm_runtime_use_autosuspend(dev);
1464 pm_suspend_ignore_children(dev, 1);
1465}
1466
6e0ee714 1467static void sdhci_pci_runtime_pm_forbid(struct device *dev)
66fd8ad5
AH		 1468{
1469 pm_runtime_forbid(dev);
1470 pm_runtime_get_noresume(dev);
1471}
1472
c3be1efd 1473static int sdhci_pci_probe(struct pci_dev *pdev,
b8c86fc5
PO		 1474 const struct pci_device_id *ent)
1475{
1476 struct sdhci_pci_chip *chip;
1477 struct sdhci_pci_slot *slot;
1478
cf5e23e1 1479 u8 slots, first_bar;
b8c86fc5
PO		 1480 int ret, i;
1481
1482 BUG_ON(pdev == NULL);
1483 BUG_ON(ent == NULL);
1484
b8c86fc5 1485 dev_info(&pdev->dev, "SDHCI controller found [%04x:%04x] (rev %x)\n",
cf5e23e1 1486 (int)pdev->vendor, (int)pdev->device, (int)pdev->revision);
b8c86fc5
PO		 1487
1488 ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &slots);
1489 if (ret)
1490 return ret;
1491
1492 slots = PCI_SLOT_INFO_SLOTS(slots) + 1;
1493 dev_dbg(&pdev->dev, "found %d slot(s)\n", slots);
1494 if (slots == 0)
1495 return -ENODEV;
1496
1497 BUG_ON(slots > MAX_SLOTS);
1498
1499 ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &first_bar);
1500 if (ret)
1501 return ret;
1502
1503 first_bar &= PCI_SLOT_INFO_FIRST_BAR_MASK;
1504
1505 if (first_bar > 5) {
1506 dev_err(&pdev->dev, "Invalid first BAR. Aborting.\n");
1507 return -ENODEV;
1508 }
1509
1510 ret = pci_enable_device(pdev);
1511 if (ret)
1512 return ret;
1513
1514 chip = kzalloc(sizeof(struct sdhci_pci_chip), GFP_KERNEL);
1515 if (!chip) {
1516 ret = -ENOMEM;
1517 goto err;
1518 }
1519
1520 chip->pdev = pdev;
b177bc91 1521 chip->fixes = (const struct sdhci_pci_fixes *)ent->driver_data;
c43fd774 1522 if (chip->fixes) {
22606405 1523 chip->quirks = chip->fixes->quirks;
f3c55a7b 1524 chip->quirks2 = chip->fixes->quirks2;
c43fd774
AH		 1525 chip->allow_runtime_pm = chip->fixes->allow_runtime_pm;
1526 }
b8c86fc5
PO		 1527 chip->num_slots = slots;
1528
1529 pci_set_drvdata(pdev, chip);
1530
22606405
PO		 1531 if (chip->fixes && chip->fixes->probe) {
1532 ret = chip->fixes->probe(chip);
1533 if (ret)
1534 goto free;
1535 }
1536
225d85fe
AC		 1537 slots = chip->num_slots; /* Quirk may have changed this */
1538
b177bc91 1539 for (i = 0; i < slots; i++) {
52c506f0 1540 slot = sdhci_pci_probe_slot(pdev, chip, first_bar, i);
b8c86fc5 1541 if (IS_ERR(slot)) {
b177bc91 1542 for (i--; i >= 0; i--)
b8c86fc5
PO		 1543 sdhci_pci_remove_slot(chip->slots[i]);
1544 ret = PTR_ERR(slot);
1545 goto free;
1546 }
1547
1548 chip->slots[i] = slot;
1549 }
1550
c43fd774
AH		 1551 if (chip->allow_runtime_pm)
1552 sdhci_pci_runtime_pm_allow(&pdev->dev);
66fd8ad5 1553
b8c86fc5
PO		 1554 return 0;
1555
1556free:
1557 pci_set_drvdata(pdev, NULL);
1558 kfree(chip);
1559
1560err:
1561 pci_disable_device(pdev);
1562 return ret;
1563}
1564
6e0ee714 1565static void sdhci_pci_remove(struct pci_dev *pdev)
b8c86fc5
PO		 1566{
1567 int i;
1568 struct sdhci_pci_chip *chip;
1569
1570 chip = pci_get_drvdata(pdev);
1571
1572 if (chip) {
c43fd774
AH		 1573 if (chip->allow_runtime_pm)
1574 sdhci_pci_runtime_pm_forbid(&pdev->dev);
1575
b177bc91 1576 for (i = 0; i < chip->num_slots; i++)
b8c86fc5
PO		 1577 sdhci_pci_remove_slot(chip->slots[i]);
1578
1579 pci_set_drvdata(pdev, NULL);
1580 kfree(chip);
1581 }
1582
1583 pci_disable_device(pdev);
1584}
1585
1586static struct pci_driver sdhci_driver = {
b177bc91 1587 .name = "sdhci-pci",
b8c86fc5 1588 .id_table = pci_ids,
b177bc91 1589 .probe = sdhci_pci_probe,
0433c143 1590 .remove = sdhci_pci_remove,
66fd8ad5
AH		 1591 .driver = {
1592 .pm = &sdhci_pci_pm_ops
1593 },
b8c86fc5
PO		 1594};
1595
acc69646 1596module_pci_driver(sdhci_driver);
b8c86fc5 1597
32710e8f 1598MODULE_AUTHOR("Pierre Ossman <pierre@ossman.eu>");
b8c86fc5
PO		 1599MODULE_DESCRIPTION("Secure Digital Host Controller Interface PCI driver");
1600MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.49754 seconds and 5 git commands to generate.