Commit | Line | Data |
---|---|---|
6b7c5b94 SP |
1 | /* |
2 | * Copyright (C) 2005 - 2009 ServerEngines | |
3 | * All rights reserved. | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or | |
6 | * modify it under the terms of the GNU General Public License version 2 | |
7 | * as published by the Free Software Foundation. The full GNU General | |
8 | * Public License is included in this distribution in the file called COPYING. | |
9 | * | |
10 | * Contact Information: | |
11 | * linux-drivers@serverengines.com | |
12 | * | |
13 | * ServerEngines | |
14 | * 209 N. Fair Oaks Ave | |
15 | * Sunnyvale, CA 94085 | |
16 | */ | |
17 | ||
18 | /********* Mailbox door bell *************/ | |
19 | /* Used for driver communication with the FW. | |
20 | * The software must write this register twice to post any command. First, | |
21 | * it writes the register with hi=1 and the upper bits of the physical address | |
22 | * for the MAILBOX structure. Software must poll the ready bit until this | |
23 | * is acknowledged. Then, sotware writes the register with hi=0 with the lower | |
24 | * bits in the address. It must poll the ready bit until the command is | |
25 | * complete. Upon completion, the MAILBOX will contain a valid completion | |
26 | * queue entry. | |
27 | */ | |
28 | #define MPU_MAILBOX_DB_OFFSET 0x160 | |
29 | #define MPU_MAILBOX_DB_RDY_MASK 0x1 /* bit 0 */ | |
30 | #define MPU_MAILBOX_DB_HI_MASK 0x2 /* bit 1 */ | |
31 | ||
32 | #define MPU_EP_CONTROL 0 | |
33 | ||
34 | /********** MPU semphore ******************/ | |
35 | #define MPU_EP_SEMAPHORE_OFFSET 0xac | |
36 | #define EP_SEMAPHORE_POST_STAGE_MASK 0x0000FFFF | |
37 | #define EP_SEMAPHORE_POST_ERR_MASK 0x1 | |
38 | #define EP_SEMAPHORE_POST_ERR_SHIFT 31 | |
39 | /* MPU semphore POST stage values */ | |
40 | #define POST_STAGE_AWAITING_HOST_RDY 0x1 /* FW awaiting goahead from host */ | |
41 | #define POST_STAGE_HOST_RDY 0x2 /* Host has given go-ahed to FW */ | |
42 | #define POST_STAGE_BE_RESET 0x3 /* Host wants to reset chip */ | |
43 | #define POST_STAGE_ARMFW_RDY 0xc000 /* FW is done with POST */ | |
44 | ||
45 | /********* Memory BAR register ************/ | |
46 | #define PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET 0xfc | |
47 | /* Host Interrupt Enable, if set interrupts are enabled although "PCI Interrupt | |
48 | * Disable" may still globally block interrupts in addition to individual | |
49 | * interrupt masks; a mechanism for the device driver to block all interrupts | |
50 | * atomically without having to arbitrate for the PCI Interrupt Disable bit | |
51 | * with the OS. | |
52 | */ | |
53 | #define MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK (1 << 29) /* bit 29 */ | |
6b7c5b94 | 54 | |
71d8d1b5 AK |
55 | /********* Power managment (WOL) **********/ |
56 | #define PCICFG_PM_CONTROL_OFFSET 0x44 | |
57 | #define PCICFG_PM_CONTROL_MASK 0x108 /* bits 3 & 8 */ | |
58 | ||
c001c213 SP |
59 | /********* ISR0 Register offset **********/ |
60 | #define CEV_ISR0_OFFSET 0xC18 | |
61 | #define CEV_ISR_SIZE 4 | |
62 | ||
6b7c5b94 SP |
63 | /********* Event Q door bell *************/ |
64 | #define DB_EQ_OFFSET DB_CQ_OFFSET | |
65 | #define DB_EQ_RING_ID_MASK 0x1FF /* bits 0 - 8 */ | |
66 | /* Clear the interrupt for this eq */ | |
67 | #define DB_EQ_CLR_SHIFT (9) /* bit 9 */ | |
68 | /* Must be 1 */ | |
5fb379ee | 69 | #define DB_EQ_EVNT_SHIFT (10) /* bit 10 */ |
6b7c5b94 SP |
70 | /* Number of event entries processed */ |
71 | #define DB_EQ_NUM_POPPED_SHIFT (16) /* bits 16 - 28 */ | |
72 | /* Rearm bit */ | |
73 | #define DB_EQ_REARM_SHIFT (29) /* bit 29 */ | |
74 | ||
75 | /********* Compl Q door bell *************/ | |
76 | #define DB_CQ_OFFSET 0x120 | |
77 | #define DB_CQ_RING_ID_MASK 0x3FF /* bits 0 - 9 */ | |
78 | /* Number of event entries processed */ | |
79 | #define DB_CQ_NUM_POPPED_SHIFT (16) /* bits 16 - 28 */ | |
80 | /* Rearm bit */ | |
81 | #define DB_CQ_REARM_SHIFT (29) /* bit 29 */ | |
82 | ||
83 | /********** TX ULP door bell *************/ | |
84 | #define DB_TXULP1_OFFSET 0x60 | |
85 | #define DB_TXULP_RING_ID_MASK 0x7FF /* bits 0 - 10 */ | |
86 | /* Number of tx entries posted */ | |
87 | #define DB_TXULP_NUM_POSTED_SHIFT (16) /* bits 16 - 29 */ | |
88 | #define DB_TXULP_NUM_POSTED_MASK 0x3FFF /* bits 16 - 29 */ | |
89 | ||
90 | /********** RQ(erx) door bell ************/ | |
91 | #define DB_RQ_OFFSET 0x100 | |
92 | #define DB_RQ_RING_ID_MASK 0x3FF /* bits 0 - 9 */ | |
93 | /* Number of rx frags posted */ | |
94 | #define DB_RQ_NUM_POSTED_SHIFT (24) /* bits 24 - 31 */ | |
95 | ||
5fb379ee SP |
96 | /********** MCC door bell ************/ |
97 | #define DB_MCCQ_OFFSET 0x140 | |
98 | #define DB_MCCQ_RING_ID_MASK 0x7FF /* bits 0 - 10 */ | |
99 | /* Number of entries posted */ | |
100 | #define DB_MCCQ_NUM_POSTED_SHIFT (16) /* bits 16 - 29 */ | |
101 | ||
6b7c5b94 SP |
102 | /* |
103 | * BE descriptors: host memory data structures whose formats | |
104 | * are hardwired in BE silicon. | |
105 | */ | |
106 | /* Event Queue Descriptor */ | |
107 | #define EQ_ENTRY_VALID_MASK 0x1 /* bit 0 */ | |
108 | #define EQ_ENTRY_RES_ID_MASK 0xFFFF /* bits 16 - 31 */ | |
109 | #define EQ_ENTRY_RES_ID_SHIFT 16 | |
110 | struct be_eq_entry { | |
111 | u32 evt; | |
112 | }; | |
113 | ||
114 | /* TX Queue Descriptor */ | |
115 | #define ETH_WRB_FRAG_LEN_MASK 0xFFFF | |
116 | struct be_eth_wrb { | |
117 | u32 frag_pa_hi; /* dword 0 */ | |
118 | u32 frag_pa_lo; /* dword 1 */ | |
119 | u32 rsvd0; /* dword 2 */ | |
120 | u32 frag_len; /* dword 3: bits 0 - 15 */ | |
121 | } __packed; | |
122 | ||
123 | /* Pseudo amap definition for eth_hdr_wrb in which each bit of the | |
124 | * actual structure is defined as a byte : used to calculate | |
125 | * offset/shift/mask of each field */ | |
126 | struct amap_eth_hdr_wrb { | |
127 | u8 rsvd0[32]; /* dword 0 */ | |
128 | u8 rsvd1[32]; /* dword 1 */ | |
129 | u8 complete; /* dword 2 */ | |
130 | u8 event; | |
131 | u8 crc; | |
132 | u8 forward; | |
133 | u8 ipsec; | |
134 | u8 mgmt; | |
135 | u8 ipcs; | |
136 | u8 udpcs; | |
137 | u8 tcpcs; | |
138 | u8 lso; | |
139 | u8 vlan; | |
140 | u8 gso[2]; | |
141 | u8 num_wrb[5]; | |
142 | u8 lso_mss[14]; | |
143 | u8 len[16]; /* dword 3 */ | |
144 | u8 vlan_tag[16]; | |
145 | } __packed; | |
146 | ||
147 | struct be_eth_hdr_wrb { | |
148 | u32 dw[4]; | |
149 | }; | |
150 | ||
151 | /* TX Compl Queue Descriptor */ | |
152 | ||
153 | /* Pseudo amap definition for eth_tx_compl in which each bit of the | |
154 | * actual structure is defined as a byte: used to calculate | |
155 | * offset/shift/mask of each field */ | |
156 | struct amap_eth_tx_compl { | |
157 | u8 wrb_index[16]; /* dword 0 */ | |
158 | u8 ct[2]; /* dword 0 */ | |
159 | u8 port[2]; /* dword 0 */ | |
160 | u8 rsvd0[8]; /* dword 0 */ | |
161 | u8 status[4]; /* dword 0 */ | |
162 | u8 user_bytes[16]; /* dword 1 */ | |
163 | u8 nwh_bytes[8]; /* dword 1 */ | |
164 | u8 lso; /* dword 1 */ | |
165 | u8 cast_enc[2]; /* dword 1 */ | |
166 | u8 rsvd1[5]; /* dword 1 */ | |
167 | u8 rsvd2[32]; /* dword 2 */ | |
168 | u8 pkts[16]; /* dword 3 */ | |
169 | u8 ringid[11]; /* dword 3 */ | |
170 | u8 hash_val[4]; /* dword 3 */ | |
171 | u8 valid; /* dword 3 */ | |
172 | } __packed; | |
173 | ||
174 | struct be_eth_tx_compl { | |
175 | u32 dw[4]; | |
176 | }; | |
177 | ||
178 | /* RX Queue Descriptor */ | |
179 | struct be_eth_rx_d { | |
180 | u32 fragpa_hi; | |
181 | u32 fragpa_lo; | |
182 | }; | |
183 | ||
184 | /* RX Compl Queue Descriptor */ | |
185 | ||
186 | /* Pseudo amap definition for eth_rx_compl in which each bit of the | |
187 | * actual structure is defined as a byte: used to calculate | |
188 | * offset/shift/mask of each field */ | |
189 | struct amap_eth_rx_compl { | |
190 | u8 vlan_tag[16]; /* dword 0 */ | |
191 | u8 pktsize[14]; /* dword 0 */ | |
192 | u8 port; /* dword 0 */ | |
193 | u8 ip_opt; /* dword 0 */ | |
194 | u8 err; /* dword 1 */ | |
195 | u8 rsshp; /* dword 1 */ | |
196 | u8 ipf; /* dword 1 */ | |
197 | u8 tcpf; /* dword 1 */ | |
198 | u8 udpf; /* dword 1 */ | |
199 | u8 ipcksm; /* dword 1 */ | |
200 | u8 l4_cksm; /* dword 1 */ | |
201 | u8 ip_version; /* dword 1 */ | |
202 | u8 macdst[6]; /* dword 1 */ | |
203 | u8 vtp; /* dword 1 */ | |
204 | u8 rsvd0; /* dword 1 */ | |
205 | u8 fragndx[10]; /* dword 1 */ | |
206 | u8 ct[2]; /* dword 1 */ | |
207 | u8 sw; /* dword 1 */ | |
208 | u8 numfrags[3]; /* dword 1 */ | |
209 | u8 rss_flush; /* dword 2 */ | |
210 | u8 cast_enc[2]; /* dword 2 */ | |
84517482 | 211 | u8 vtm; /* dword 2 */ |
6b7c5b94 SP |
212 | u8 rss_bank; /* dword 2 */ |
213 | u8 rsvd1[23]; /* dword 2 */ | |
214 | u8 lro_pkt; /* dword 2 */ | |
215 | u8 rsvd2[2]; /* dword 2 */ | |
216 | u8 valid; /* dword 2 */ | |
217 | u8 rsshash[32]; /* dword 3 */ | |
218 | } __packed; | |
219 | ||
220 | struct be_eth_rx_compl { | |
221 | u32 dw[4]; | |
222 | }; | |
84517482 AK |
223 | |
224 | /* Flashrom related descriptors */ | |
225 | #define IMAGE_TYPE_FIRMWARE 160 | |
226 | #define IMAGE_TYPE_BOOTCODE 224 | |
227 | #define IMAGE_TYPE_OPTIONROM 32 | |
228 | ||
229 | #define NUM_FLASHDIR_ENTRIES 32 | |
230 | ||
231 | #define FLASHROM_TYPE_ISCSI_ACTIVE 0 | |
fa9a6fed | 232 | #define FLASHROM_TYPE_REDBOOT 1 |
84517482 AK |
233 | #define FLASHROM_TYPE_BIOS 2 |
234 | #define FLASHROM_TYPE_PXE_BIOS 3 | |
235 | #define FLASHROM_TYPE_FCOE_BIOS 8 | |
236 | #define FLASHROM_TYPE_ISCSI_BACKUP 9 | |
237 | #define FLASHROM_TYPE_FCOE_FW_ACTIVE 10 | |
238 | #define FLASHROM_TYPE_FCOE_FW_BACKUP 11 | |
239 | ||
240 | #define FLASHROM_OPER_FLASH 1 | |
241 | #define FLASHROM_OPER_SAVE 2 | |
fa9a6fed | 242 | #define FLASHROM_OPER_REPORT 4 |
84517482 AK |
243 | |
244 | #define FLASH_IMAGE_MAX_SIZE (1310720) /* Max firmware image size */ | |
245 | #define FLASH_BIOS_IMAGE_MAX_SIZE (262144) /* Max OPTION ROM image sz */ | |
fa9a6fed | 246 | #define FLASH_REDBOOT_IMAGE_MAX_SIZE (262144) /* Max redboot image sz */ |
84517482 AK |
247 | |
248 | /* Offsets for components on Flash. */ | |
249 | #define FLASH_iSCSI_PRIMARY_IMAGE_START (1048576) | |
250 | #define FLASH_iSCSI_BACKUP_IMAGE_START (2359296) | |
251 | #define FLASH_FCoE_PRIMARY_IMAGE_START (3670016) | |
252 | #define FLASH_FCoE_BACKUP_IMAGE_START (4980736) | |
253 | #define FLASH_iSCSI_BIOS_START (7340032) | |
254 | #define FLASH_PXE_BIOS_START (7864320) | |
255 | #define FLASH_FCoE_BIOS_START (524288) | |
fa9a6fed SB |
256 | #define FLASH_REDBOOT_START (32768) |
257 | #define FLASH_REDBOOT_ISM_START (0) | |
84517482 AK |
258 | |
259 | struct controller_id { | |
260 | u32 vendor; | |
261 | u32 device; | |
262 | u32 subvendor; | |
263 | u32 subdevice; | |
264 | }; | |
265 | ||
266 | struct flash_file_hdr { | |
267 | u8 sign[32]; | |
268 | u32 cksum; | |
269 | u32 antidote; | |
270 | struct controller_id cont_id; | |
271 | u32 file_len; | |
272 | u32 chunk_num; | |
273 | u32 total_chunks; | |
274 | u32 num_imgs; | |
275 | u8 build[24]; | |
276 | }; | |
277 | ||
278 | struct flash_section_hdr { | |
279 | u32 format_rev; | |
280 | u32 cksum; | |
281 | u32 antidote; | |
282 | u32 build_no; | |
283 | u8 id_string[64]; | |
284 | u32 active_entry_mask; | |
285 | u32 valid_entry_mask; | |
286 | u32 org_content_mask; | |
287 | u32 rsvd0; | |
288 | u32 rsvd1; | |
289 | u32 rsvd2; | |
290 | u32 rsvd3; | |
291 | u32 rsvd4; | |
292 | }; | |
293 | ||
294 | struct flash_section_entry { | |
295 | u32 type; | |
296 | u32 offset; | |
297 | u32 pad_size; | |
298 | u32 image_size; | |
299 | u32 cksum; | |
300 | u32 entry_point; | |
301 | u32 rsvd0; | |
302 | u32 rsvd1; | |
303 | u8 ver_data[32]; | |
304 | }; | |
305 | ||
306 | struct flash_section_info { | |
307 | u8 cookie[32]; | |
308 | struct flash_section_hdr fsec_hdr; | |
309 | struct flash_section_entry fsec_entry[32]; | |
310 | }; |