projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bnx2: Add PCI ID for 5716S.
[deliverable/linux.git] / drivers / net / bnx2.c
CommitLineData
b6016b76
MC		 1/* bnx2.c: Broadcom NX2 network driver.
2 *
feebb331 3 * Copyright (c) 2004-2008 Broadcom Corporation
b6016b76
MC		 4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation.
8 *
9 * Written by: Michael Chan (mchan@broadcom.com)
10 */
11
f2a4f052
MC		 12
13#include <linux/module.h>
14#include <linux/moduleparam.h>
15
16#include <linux/kernel.h>
17#include <linux/timer.h>
18#include <linux/errno.h>
19#include <linux/ioport.h>
20#include <linux/slab.h>
21#include <linux/vmalloc.h>
22#include <linux/interrupt.h>
23#include <linux/pci.h>
24#include <linux/init.h>
25#include <linux/netdevice.h>
26#include <linux/etherdevice.h>
27#include <linux/skbuff.h>
28#include <linux/dma-mapping.h>
1977f032 29#include <linux/bitops.h>
f2a4f052
MC		 30#include <asm/io.h>
31#include <asm/irq.h>
32#include <linux/delay.h>
33#include <asm/byteorder.h>
c86a31f4 34#include <asm/page.h>
f2a4f052
MC		 35#include <linux/time.h>
36#include <linux/ethtool.h>
37#include <linux/mii.h>
f2a4f052 38#include <linux/if_vlan.h>
08013fa3 39#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
f2a4f052
MC		 40#define BCM_VLAN 1
41#endif
f2a4f052 42#include <net/ip.h>
de081fa5 43#include <net/tcp.h>
f2a4f052 44#include <net/checksum.h>
f2a4f052
MC		 45#include <linux/workqueue.h>
46#include <linux/crc32.h>
47#include <linux/prefetch.h>
29b12174 48#include <linux/cache.h>
fba9fe91 49#include <linux/zlib.h>
706bf240 50#include <linux/log2.h>
f2a4f052 51
b6016b76
MC		 52#include "bnx2.h"
53#include "bnx2_fw.h"
d43584c8 54#include "bnx2_fw2.h"
b6016b76 55
110d0ef9 56#define FW_BUF_SIZE 0x10000
b3448b0b 57
b6016b76
MC		 58#define DRV_MODULE_NAME "bnx2"
59#define PFX DRV_MODULE_NAME ": "
ec7e6fab
MC		 60#define DRV_MODULE_VERSION "1.8.1"
61#define DRV_MODULE_RELDATE "Oct 7, 2008"
b6016b76
MC		 62
63#define RUN_AT(x) (jiffies + (x))
64
65/* Time in jiffies before concluding the transmitter is hung. */
66#define TX_TIMEOUT (5*HZ)
67
fefa8645 68static char version[] __devinitdata =
b6016b76
MC		 69 "Broadcom NetXtreme II Gigabit Ethernet Driver " DRV_MODULE_NAME " v" DRV_MODULE_VERSION " (" DRV_MODULE_RELDATE ")\n";
70
71MODULE_AUTHOR("Michael Chan <mchan@broadcom.com>");
453a9c6e 72MODULE_DESCRIPTION("Broadcom NetXtreme II BCM5706/5708/5709/5716 Driver");
b6016b76
MC		 73MODULE_LICENSE("GPL");
74MODULE_VERSION(DRV_MODULE_VERSION);
75
76static int disable_msi = 0;
77
78module_param(disable_msi, int, 0);
79MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
80
81typedef enum {
82 BCM5706 = 0,
83 NC370T,
84 NC370I,
85 BCM5706S,
86 NC370F,
5b0c76ad
MC		 87 BCM5708,
88 BCM5708S,
bac0dff6 89 BCM5709,
27a005b8 90 BCM5709S,
7bb0a04f 91 BCM5716,
1caacecb 92 BCM5716S,
b6016b76
MC		 93} board_t;
94
95/* indexed by board_t, above */
fefa8645 96static struct {
b6016b76
MC		 97 char *name;
98} board_info[] __devinitdata = {
99 { "Broadcom NetXtreme II BCM5706 1000Base-T" },
100 { "HP NC370T Multifunction Gigabit Server Adapter" },
101 { "HP NC370i Multifunction Gigabit Server Adapter" },
102 { "Broadcom NetXtreme II BCM5706 1000Base-SX" },
103 { "HP NC370F Multifunction Gigabit Server Adapter" },
5b0c76ad
MC		 104 { "Broadcom NetXtreme II BCM5708 1000Base-T" },
105 { "Broadcom NetXtreme II BCM5708 1000Base-SX" },
bac0dff6 106 { "Broadcom NetXtreme II BCM5709 1000Base-T" },
27a005b8 107 { "Broadcom NetXtreme II BCM5709 1000Base-SX" },
7bb0a04f 108 { "Broadcom NetXtreme II BCM5716 1000Base-T" },
1caacecb 109 { "Broadcom NetXtreme II BCM5716 1000Base-SX" },
b6016b76
MC		 110 };
111
7bb0a04f 112static DEFINE_PCI_DEVICE_TABLE(bnx2_pci_tbl) = {
b6016b76
MC		 113 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706,
114 PCI_VENDOR_ID_HP, 0x3101, 0, 0, NC370T },
115 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706,
116 PCI_VENDOR_ID_HP, 0x3106, 0, 0, NC370I },
117 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706,
118 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5706 },
5b0c76ad
MC		 119 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5708,
120 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5708 },
b6016b76
MC		 121 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706S,
122 PCI_VENDOR_ID_HP, 0x3102, 0, 0, NC370F },
123 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5706S,
124 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5706S },
5b0c76ad
MC		 125 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5708S,
126 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5708S },
bac0dff6
MC		 127 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5709,
128 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5709 },
27a005b8
MC		 129 { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_5709S,
130 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5709S },
7bb0a04f
MC		 131 { PCI_VENDOR_ID_BROADCOM, 0x163b,
132 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5716 },
1caacecb
MC		 133 { PCI_VENDOR_ID_BROADCOM, 0x163c,
134 PCI_ANY_ID, PCI_ANY_ID, 0, 0, BCM5716 },
b6016b76
MC		 135 { 0, }
136};
137
138static struct flash_spec flash_table[] =
139{
e30372c9
MC		 140#define BUFFERED_FLAGS (BNX2_NV_BUFFERED | BNX2_NV_TRANSLATE)
141#define NONBUFFERED_FLAGS (BNX2_NV_WREN)
b6016b76 142 /* Slow EEPROM */
37137709 143 {0x00000000, 0x40830380, 0x009f0081, 0xa184a053, 0xaf000400,
e30372c9 144 BUFFERED_FLAGS, SEEPROM_PAGE_BITS, SEEPROM_PAGE_SIZE,
b6016b76
MC		 145 SEEPROM_BYTE_ADDR_MASK, SEEPROM_TOTAL_SIZE,
146 "EEPROM - slow"},
37137709
MC		 147 /* Expansion entry 0001 */
148 {0x08000002, 0x4b808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 149 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 150 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
151 "Entry 0001"},
b6016b76
MC		 152 /* Saifun SA25F010 (non-buffered flash) */
153 /* strap, cfg1, & write1 need updates */
37137709 154 {0x04000001, 0x47808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 155 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
b6016b76
MC		 156 SAIFUN_FLASH_BYTE_ADDR_MASK, SAIFUN_FLASH_BASE_TOTAL_SIZE*2,
157 "Non-buffered flash (128kB)"},
158 /* Saifun SA25F020 (non-buffered flash) */
159 /* strap, cfg1, & write1 need updates */
37137709 160 {0x0c000003, 0x4f808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 161 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
b6016b76
MC		 162 SAIFUN_FLASH_BYTE_ADDR_MASK, SAIFUN_FLASH_BASE_TOTAL_SIZE*4,
163 "Non-buffered flash (256kB)"},
37137709
MC		 164 /* Expansion entry 0100 */
165 {0x11000000, 0x53808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 166 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 167 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
168 "Entry 0100"},
169 /* Entry 0101: ST M45PE10 (non-buffered flash, TetonII B0) */
6aa20a22 170 {0x19000002, 0x5b808201, 0x000500db, 0x03840253, 0xaf020406,
e30372c9 171 NONBUFFERED_FLAGS, ST_MICRO_FLASH_PAGE_BITS, ST_MICRO_FLASH_PAGE_SIZE,
37137709
MC		 172 ST_MICRO_FLASH_BYTE_ADDR_MASK, ST_MICRO_FLASH_BASE_TOTAL_SIZE*2,
173 "Entry 0101: ST M45PE10 (128kB non-bufferred)"},
174 /* Entry 0110: ST M45PE20 (non-buffered flash)*/
175 {0x15000001, 0x57808201, 0x000500db, 0x03840253, 0xaf020406,
e30372c9 176 NONBUFFERED_FLAGS, ST_MICRO_FLASH_PAGE_BITS, ST_MICRO_FLASH_PAGE_SIZE,
37137709
MC		 177 ST_MICRO_FLASH_BYTE_ADDR_MASK, ST_MICRO_FLASH_BASE_TOTAL_SIZE*4,
178 "Entry 0110: ST M45PE20 (256kB non-bufferred)"},
179 /* Saifun SA25F005 (non-buffered flash) */
180 /* strap, cfg1, & write1 need updates */
181 {0x1d000003, 0x5f808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 182 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 183 SAIFUN_FLASH_BYTE_ADDR_MASK, SAIFUN_FLASH_BASE_TOTAL_SIZE,
184 "Non-buffered flash (64kB)"},
185 /* Fast EEPROM */
186 {0x22000000, 0x62808380, 0x009f0081, 0xa184a053, 0xaf000400,
e30372c9 187 BUFFERED_FLAGS, SEEPROM_PAGE_BITS, SEEPROM_PAGE_SIZE,
37137709
MC		 188 SEEPROM_BYTE_ADDR_MASK, SEEPROM_TOTAL_SIZE,
189 "EEPROM - fast"},
190 /* Expansion entry 1001 */
191 {0x2a000002, 0x6b808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 192 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 193 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
194 "Entry 1001"},
195 /* Expansion entry 1010 */
196 {0x26000001, 0x67808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 197 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 198 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
199 "Entry 1010"},
200 /* ATMEL AT45DB011B (buffered flash) */
201 {0x2e000003, 0x6e808273, 0x00570081, 0x68848353, 0xaf000400,
e30372c9 202 BUFFERED_FLAGS, BUFFERED_FLASH_PAGE_BITS, BUFFERED_FLASH_PAGE_SIZE,
37137709
MC		 203 BUFFERED_FLASH_BYTE_ADDR_MASK, BUFFERED_FLASH_TOTAL_SIZE,
204 "Buffered flash (128kB)"},
205 /* Expansion entry 1100 */
206 {0x33000000, 0x73808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 207 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 208 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
209 "Entry 1100"},
210 /* Expansion entry 1101 */
211 {0x3b000002, 0x7b808201, 0x00050081, 0x03840253, 0xaf020406,
e30372c9 212 NONBUFFERED_FLAGS, SAIFUN_FLASH_PAGE_BITS, SAIFUN_FLASH_PAGE_SIZE,
37137709
MC		 213 SAIFUN_FLASH_BYTE_ADDR_MASK, 0,
214 "Entry 1101"},
215 /* Ateml Expansion entry 1110 */
216 {0x37000001, 0x76808273, 0x00570081, 0x68848353, 0xaf000400,
e30372c9 217 BUFFERED_FLAGS, BUFFERED_FLASH_PAGE_BITS, BUFFERED_FLASH_PAGE_SIZE,
37137709
MC		 218 BUFFERED_FLASH_BYTE_ADDR_MASK, 0,
219 "Entry 1110 (Atmel)"},
220 /* ATMEL AT45DB021B (buffered flash) */
221 {0x3f000003, 0x7e808273, 0x00570081, 0x68848353, 0xaf000400,
e30372c9 222 BUFFERED_FLAGS, BUFFERED_FLASH_PAGE_BITS, BUFFERED_FLASH_PAGE_SIZE,
37137709
MC		 223 BUFFERED_FLASH_BYTE_ADDR_MASK, BUFFERED_FLASH_TOTAL_SIZE*2,
224 "Buffered flash (256kB)"},
b6016b76
MC		 225};
226
e30372c9
MC		 227static struct flash_spec flash_5709 = {
228 .flags = BNX2_NV_BUFFERED,
229 .page_bits = BCM5709_FLASH_PAGE_BITS,
230 .page_size = BCM5709_FLASH_PAGE_SIZE,
231 .addr_mask = BCM5709_FLASH_BYTE_ADDR_MASK,
232 .total_size = BUFFERED_FLASH_TOTAL_SIZE*2,
233 .name = "5709 Buffered flash (256kB)",
234};
235
b6016b76
MC		 236MODULE_DEVICE_TABLE(pci, bnx2_pci_tbl);
237
35e9010b 238static inline u32 bnx2_tx_avail(struct bnx2 *bp, struct bnx2_tx_ring_info *txr)
e89bbf10 239{
2f8af120 240 u32 diff;
e89bbf10 241
2f8af120 242 smp_mb();
faac9c4b
MC		 243
244 /* The ring uses 256 indices for 255 entries, one of them
245 * needs to be skipped.
246 */
35e9010b 247 diff = txr->tx_prod - txr->tx_cons;
faac9c4b
MC		 248 if (unlikely(diff >= TX_DESC_CNT)) {
249 diff &= 0xffff;
250 if (diff == TX_DESC_CNT)
251 diff = MAX_TX_DESC_CNT;
252 }
e89bbf10
MC		 253 return (bp->tx_ring_size - diff);
254}
255
b6016b76
MC		 256static u32
257bnx2_reg_rd_ind(struct bnx2 *bp, u32 offset)
258{
1b8227c4
MC		 259 u32 val;
260
261 spin_lock_bh(&bp->indirect_lock);
b6016b76 262 REG_WR(bp, BNX2_PCICFG_REG_WINDOW_ADDRESS, offset);
1b8227c4
MC		 263 val = REG_RD(bp, BNX2_PCICFG_REG_WINDOW);
264 spin_unlock_bh(&bp->indirect_lock);
265 return val;
b6016b76
MC		 266}
267
268static void
269bnx2_reg_wr_ind(struct bnx2 *bp, u32 offset, u32 val)
270{
1b8227c4 271 spin_lock_bh(&bp->indirect_lock);
b6016b76
MC		 272 REG_WR(bp, BNX2_PCICFG_REG_WINDOW_ADDRESS, offset);
273 REG_WR(bp, BNX2_PCICFG_REG_WINDOW, val);
1b8227c4 274 spin_unlock_bh(&bp->indirect_lock);
b6016b76
MC		 275}
276
2726d6e1
MC		 277static void
278bnx2_shmem_wr(struct bnx2 *bp, u32 offset, u32 val)
279{
280 bnx2_reg_wr_ind(bp, bp->shmem_base + offset, val);
281}
282
283static u32
284bnx2_shmem_rd(struct bnx2 *bp, u32 offset)
285{
286 return (bnx2_reg_rd_ind(bp, bp->shmem_base + offset));
287}
288
b6016b76
MC		 289static void
290bnx2_ctx_wr(struct bnx2 *bp, u32 cid_addr, u32 offset, u32 val)
291{
292 offset += cid_addr;
1b8227c4 293 spin_lock_bh(&bp->indirect_lock);
59b47d8a
MC		 294 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
295 int i;
296
297 REG_WR(bp, BNX2_CTX_CTX_DATA, val);
298 REG_WR(bp, BNX2_CTX_CTX_CTRL,
299 offset | BNX2_CTX_CTX_CTRL_WRITE_REQ);
300 for (i = 0; i < 5; i++) {
59b47d8a
MC		 301 val = REG_RD(bp, BNX2_CTX_CTX_CTRL);
302 if ((val & BNX2_CTX_CTX_CTRL_WRITE_REQ) == 0)
303 break;
304 udelay(5);
305 }
306 } else {
307 REG_WR(bp, BNX2_CTX_DATA_ADR, offset);
308 REG_WR(bp, BNX2_CTX_DATA, val);
309 }
1b8227c4 310 spin_unlock_bh(&bp->indirect_lock);
b6016b76
MC		 311}
312
313static int
314bnx2_read_phy(struct bnx2 *bp, u32 reg, u32 *val)
315{
316 u32 val1;
317 int i, ret;
318
583c28e5 319 if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) {
b6016b76
MC		 320 val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE);
321 val1 &= ~BNX2_EMAC_MDIO_MODE_AUTO_POLL;
322
323 REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1);
324 REG_RD(bp, BNX2_EMAC_MDIO_MODE);
325
326 udelay(40);
327 }
328
329 val1 = (bp->phy_addr << 21) | (reg << 16) |
330 BNX2_EMAC_MDIO_COMM_COMMAND_READ | BNX2_EMAC_MDIO_COMM_DISEXT |
331 BNX2_EMAC_MDIO_COMM_START_BUSY;
332 REG_WR(bp, BNX2_EMAC_MDIO_COMM, val1);
333
334 for (i = 0; i < 50; i++) {
335 udelay(10);
336
337 val1 = REG_RD(bp, BNX2_EMAC_MDIO_COMM);
338 if (!(val1 & BNX2_EMAC_MDIO_COMM_START_BUSY)) {
339 udelay(5);
340
341 val1 = REG_RD(bp, BNX2_EMAC_MDIO_COMM);
342 val1 &= BNX2_EMAC_MDIO_COMM_DATA;
343
344 break;
345 }
346 }
347
348 if (val1 & BNX2_EMAC_MDIO_COMM_START_BUSY) {
349 *val = 0x0;
350 ret = -EBUSY;
351 }
352 else {
353 *val = val1;
354 ret = 0;
355 }
356
583c28e5 357 if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) {
b6016b76
MC		 358 val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE);
359 val1 |= BNX2_EMAC_MDIO_MODE_AUTO_POLL;
360
361 REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1);
362 REG_RD(bp, BNX2_EMAC_MDIO_MODE);
363
364 udelay(40);
365 }
366
367 return ret;
368}
369
370static int
371bnx2_write_phy(struct bnx2 *bp, u32 reg, u32 val)
372{
373 u32 val1;
374 int i, ret;
375
583c28e5 376 if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) {
b6016b76
MC		 377 val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE);
378 val1 &= ~BNX2_EMAC_MDIO_MODE_AUTO_POLL;
379
380 REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1);
381 REG_RD(bp, BNX2_EMAC_MDIO_MODE);
382
383 udelay(40);
384 }
385
386 val1 = (bp->phy_addr << 21) | (reg << 16) | val |
387 BNX2_EMAC_MDIO_COMM_COMMAND_WRITE |
388 BNX2_EMAC_MDIO_COMM_START_BUSY | BNX2_EMAC_MDIO_COMM_DISEXT;
389 REG_WR(bp, BNX2_EMAC_MDIO_COMM, val1);
6aa20a22 390
b6016b76
MC		 391 for (i = 0; i < 50; i++) {
392 udelay(10);
393
394 val1 = REG_RD(bp, BNX2_EMAC_MDIO_COMM);
395 if (!(val1 & BNX2_EMAC_MDIO_COMM_START_BUSY)) {
396 udelay(5);
397 break;
398 }
399 }
400
401 if (val1 & BNX2_EMAC_MDIO_COMM_START_BUSY)
402 ret = -EBUSY;
403 else
404 ret = 0;
405
583c28e5 406 if (bp->phy_flags & BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING) {
b6016b76
MC		 407 val1 = REG_RD(bp, BNX2_EMAC_MDIO_MODE);
408 val1 |= BNX2_EMAC_MDIO_MODE_AUTO_POLL;
409
410 REG_WR(bp, BNX2_EMAC_MDIO_MODE, val1);
411 REG_RD(bp, BNX2_EMAC_MDIO_MODE);
412
413 udelay(40);
414 }
415
416 return ret;
417}
418
419static void
420bnx2_disable_int(struct bnx2 *bp)
421{
b4b36042
MC		 422 int i;
423 struct bnx2_napi *bnapi;
424
425 for (i = 0; i < bp->irq_nvecs; i++) {
426 bnapi = &bp->bnx2_napi[i];
427 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num |
428 BNX2_PCICFG_INT_ACK_CMD_MASK_INT);
429 }
b6016b76
MC		 430 REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD);
431}
432
433static void
434bnx2_enable_int(struct bnx2 *bp)
435{
b4b36042
MC		 436 int i;
437 struct bnx2_napi *bnapi;
35efa7c1 438
b4b36042
MC		 439 for (i = 0; i < bp->irq_nvecs; i++) {
440 bnapi = &bp->bnx2_napi[i];
1269a8a6 441
b4b36042
MC		 442 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num |
443 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
444 BNX2_PCICFG_INT_ACK_CMD_MASK_INT |
445 bnapi->last_status_idx);
b6016b76 446
b4b36042
MC		 447 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num |
448 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
449 bnapi->last_status_idx);
450 }
bf5295bb 451 REG_WR(bp, BNX2_HC_COMMAND, bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW);
b6016b76
MC		 452}
453
454static void
455bnx2_disable_int_sync(struct bnx2 *bp)
456{
b4b36042
MC		 457 int i;
458
b6016b76
MC		 459 atomic_inc(&bp->intr_sem);
460 bnx2_disable_int(bp);
b4b36042
MC		 461 for (i = 0; i < bp->irq_nvecs; i++)
462 synchronize_irq(bp->irq_tbl[i].vector);
b6016b76
MC		 463}
464
35efa7c1
MC		 465static void
466bnx2_napi_disable(struct bnx2 *bp)
467{
b4b36042
MC		 468 int i;
469
470 for (i = 0; i < bp->irq_nvecs; i++)
471 napi_disable(&bp->bnx2_napi[i].napi);
35efa7c1
MC		 472}
473
474static void
475bnx2_napi_enable(struct bnx2 *bp)
476{
b4b36042
MC		 477 int i;
478
479 for (i = 0; i < bp->irq_nvecs; i++)
480 napi_enable(&bp->bnx2_napi[i].napi);
35efa7c1
MC		 481}
482
b6016b76
MC		 483static void
484bnx2_netif_stop(struct bnx2 *bp)
485{
486 bnx2_disable_int_sync(bp);
487 if (netif_running(bp->dev)) {
35efa7c1 488 bnx2_napi_disable(bp);
b6016b76
MC		 489 netif_tx_disable(bp->dev);
490 bp->dev->trans_start = jiffies; /* prevent tx timeout */
491 }
492}
493
494static void
495bnx2_netif_start(struct bnx2 *bp)
496{
497 if (atomic_dec_and_test(&bp->intr_sem)) {
498 if (netif_running(bp->dev)) {
706bf240 499 netif_tx_wake_all_queues(bp->dev);
35efa7c1 500 bnx2_napi_enable(bp);
b6016b76
MC		 501 bnx2_enable_int(bp);
502 }
503 }
504}
505
35e9010b
MC		 506static void
507bnx2_free_tx_mem(struct bnx2 *bp)
508{
509 int i;
510
511 for (i = 0; i < bp->num_tx_rings; i++) {
512 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
513 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
514
515 if (txr->tx_desc_ring) {
516 pci_free_consistent(bp->pdev, TXBD_RING_SIZE,
517 txr->tx_desc_ring,
518 txr->tx_desc_mapping);
519 txr->tx_desc_ring = NULL;
520 }
521 kfree(txr->tx_buf_ring);
522 txr->tx_buf_ring = NULL;
523 }
524}
525
bb4f98ab
MC		 526static void
527bnx2_free_rx_mem(struct bnx2 *bp)
528{
529 int i;
530
531 for (i = 0; i < bp->num_rx_rings; i++) {
532 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
533 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
534 int j;
535
536 for (j = 0; j < bp->rx_max_ring; j++) {
537 if (rxr->rx_desc_ring[j])
538 pci_free_consistent(bp->pdev, RXBD_RING_SIZE,
539 rxr->rx_desc_ring[j],
540 rxr->rx_desc_mapping[j]);
541 rxr->rx_desc_ring[j] = NULL;
542 }
543 if (rxr->rx_buf_ring)
544 vfree(rxr->rx_buf_ring);
545 rxr->rx_buf_ring = NULL;
546
547 for (j = 0; j < bp->rx_max_pg_ring; j++) {
548 if (rxr->rx_pg_desc_ring[j])
549 pci_free_consistent(bp->pdev, RXBD_RING_SIZE,
550 rxr->rx_pg_desc_ring[i],
551 rxr->rx_pg_desc_mapping[i]);
552 rxr->rx_pg_desc_ring[i] = NULL;
553 }
554 if (rxr->rx_pg_ring)
555 vfree(rxr->rx_pg_ring);
556 rxr->rx_pg_ring = NULL;
557 }
558}
559
35e9010b
MC		 560static int
561bnx2_alloc_tx_mem(struct bnx2 *bp)
562{
563 int i;
564
565 for (i = 0; i < bp->num_tx_rings; i++) {
566 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
567 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
568
569 txr->tx_buf_ring = kzalloc(SW_TXBD_RING_SIZE, GFP_KERNEL);
570 if (txr->tx_buf_ring == NULL)
571 return -ENOMEM;
572
573 txr->tx_desc_ring =
574 pci_alloc_consistent(bp->pdev, TXBD_RING_SIZE,
575 &txr->tx_desc_mapping);
576 if (txr->tx_desc_ring == NULL)
577 return -ENOMEM;
578 }
579 return 0;
580}
581
bb4f98ab
MC		 582static int
583bnx2_alloc_rx_mem(struct bnx2 *bp)
584{
585 int i;
586
587 for (i = 0; i < bp->num_rx_rings; i++) {
588 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
589 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
590 int j;
591
592 rxr->rx_buf_ring =
593 vmalloc(SW_RXBD_RING_SIZE * bp->rx_max_ring);
594 if (rxr->rx_buf_ring == NULL)
595 return -ENOMEM;
596
597 memset(rxr->rx_buf_ring, 0,
598 SW_RXBD_RING_SIZE * bp->rx_max_ring);
599
600 for (j = 0; j < bp->rx_max_ring; j++) {
601 rxr->rx_desc_ring[j] =
602 pci_alloc_consistent(bp->pdev, RXBD_RING_SIZE,
603 &rxr->rx_desc_mapping[j]);
604 if (rxr->rx_desc_ring[j] == NULL)
605 return -ENOMEM;
606
607 }
608
609 if (bp->rx_pg_ring_size) {
610 rxr->rx_pg_ring = vmalloc(SW_RXPG_RING_SIZE *
611 bp->rx_max_pg_ring);
612 if (rxr->rx_pg_ring == NULL)
613 return -ENOMEM;
614
615 memset(rxr->rx_pg_ring, 0, SW_RXPG_RING_SIZE *
616 bp->rx_max_pg_ring);
617 }
618
619 for (j = 0; j < bp->rx_max_pg_ring; j++) {
620 rxr->rx_pg_desc_ring[j] =
621 pci_alloc_consistent(bp->pdev, RXBD_RING_SIZE,
622 &rxr->rx_pg_desc_mapping[j]);
623 if (rxr->rx_pg_desc_ring[j] == NULL)
624 return -ENOMEM;
625
626 }
627 }
628 return 0;
629}
630
b6016b76
MC		 631static void
632bnx2_free_mem(struct bnx2 *bp)
633{
13daffa2 634 int i;
43e80b89 635 struct bnx2_napi *bnapi = &bp->bnx2_napi[0];
13daffa2 636
35e9010b 637 bnx2_free_tx_mem(bp);
bb4f98ab 638 bnx2_free_rx_mem(bp);
35e9010b 639
59b47d8a
MC		 640 for (i = 0; i < bp->ctx_pages; i++) {
641 if (bp->ctx_blk[i]) {
642 pci_free_consistent(bp->pdev, BCM_PAGE_SIZE,
643 bp->ctx_blk[i],
644 bp->ctx_blk_mapping[i]);
645 bp->ctx_blk[i] = NULL;
646 }
647 }
43e80b89 648 if (bnapi->status_blk.msi) {
0f31f994 649 pci_free_consistent(bp->pdev, bp->status_stats_size,
43e80b89
MC		 650 bnapi->status_blk.msi,
651 bp->status_blk_mapping);
652 bnapi->status_blk.msi = NULL;
0f31f994 653 bp->stats_blk = NULL;
b6016b76 654 }
b6016b76
MC		 655}
656
657static int
658bnx2_alloc_mem(struct bnx2 *bp)
659{
35e9010b 660 int i, status_blk_size, err;
43e80b89
MC		 661 struct bnx2_napi *bnapi;
662 void *status_blk;
b6016b76 663
0f31f994
MC		 664 /* Combine status and statistics blocks into one allocation. */
665 status_blk_size = L1_CACHE_ALIGN(sizeof(struct status_block));
f86e82fb 666 if (bp->flags & BNX2_FLAG_MSIX_CAP)
b4b36042
MC		 667 status_blk_size = L1_CACHE_ALIGN(BNX2_MAX_MSIX_HW_VEC *
668 BNX2_SBLK_MSIX_ALIGN_SIZE);
0f31f994
MC		 669 bp->status_stats_size = status_blk_size +
670 sizeof(struct statistics_block);
671
43e80b89
MC		 672 status_blk = pci_alloc_consistent(bp->pdev, bp->status_stats_size,
673 &bp->status_blk_mapping);
674 if (status_blk == NULL)
b6016b76
MC		 675 goto alloc_mem_err;
676
43e80b89 677 memset(status_blk, 0, bp->status_stats_size);
b6016b76 678
43e80b89
MC		 679 bnapi = &bp->bnx2_napi[0];
680 bnapi->status_blk.msi = status_blk;
681 bnapi->hw_tx_cons_ptr =
682 &bnapi->status_blk.msi->status_tx_quick_consumer_index0;
683 bnapi->hw_rx_cons_ptr =
684 &bnapi->status_blk.msi->status_rx_quick_consumer_index0;
f86e82fb 685 if (bp->flags & BNX2_FLAG_MSIX_CAP) {
b4b36042 686 for (i = 1; i < BNX2_MAX_MSIX_VEC; i++) {
43e80b89
MC		 687 struct status_block_msix *sblk;
688
689 bnapi = &bp->bnx2_napi[i];
b4b36042 690
43e80b89
MC		 691 sblk = (void *) (status_blk +
692 BNX2_SBLK_MSIX_ALIGN_SIZE * i);
693 bnapi->status_blk.msix = sblk;
694 bnapi->hw_tx_cons_ptr =
695 &sblk->status_tx_quick_consumer_index;
696 bnapi->hw_rx_cons_ptr =
697 &sblk->status_rx_quick_consumer_index;
b4b36042
MC		 698 bnapi->int_num = i << 24;
699 }
700 }
35efa7c1 701
43e80b89 702 bp->stats_blk = status_blk + status_blk_size;
b6016b76 703
0f31f994 704 bp->stats_blk_mapping = bp->status_blk_mapping + status_blk_size;
b6016b76 705
59b47d8a
MC		 706 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
707 bp->ctx_pages = 0x2000 / BCM_PAGE_SIZE;
708 if (bp->ctx_pages == 0)
709 bp->ctx_pages = 1;
710 for (i = 0; i < bp->ctx_pages; i++) {
711 bp->ctx_blk[i] = pci_alloc_consistent(bp->pdev,
712 BCM_PAGE_SIZE,
713 &bp->ctx_blk_mapping[i]);
714 if (bp->ctx_blk[i] == NULL)
715 goto alloc_mem_err;
716 }
717 }
35e9010b 718
bb4f98ab
MC		 719 err = bnx2_alloc_rx_mem(bp);
720 if (err)
721 goto alloc_mem_err;
722
35e9010b
MC		 723 err = bnx2_alloc_tx_mem(bp);
724 if (err)
725 goto alloc_mem_err;
726
b6016b76
MC		 727 return 0;
728
729alloc_mem_err:
730 bnx2_free_mem(bp);
731 return -ENOMEM;
732}
733
e3648b3d
MC		 734static void
735bnx2_report_fw_link(struct bnx2 *bp)
736{
737 u32 fw_link_status = 0;
738
583c28e5 739 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
0d8a6571
MC		 740 return;
741
e3648b3d
MC		 742 if (bp->link_up) {
743 u32 bmsr;
744
745 switch (bp->line_speed) {
746 case SPEED_10:
747 if (bp->duplex == DUPLEX_HALF)
748 fw_link_status = BNX2_LINK_STATUS_10HALF;
749 else
750 fw_link_status = BNX2_LINK_STATUS_10FULL;
751 break;
752 case SPEED_100:
753 if (bp->duplex == DUPLEX_HALF)
754 fw_link_status = BNX2_LINK_STATUS_100HALF;
755 else
756 fw_link_status = BNX2_LINK_STATUS_100FULL;
757 break;
758 case SPEED_1000:
759 if (bp->duplex == DUPLEX_HALF)
760 fw_link_status = BNX2_LINK_STATUS_1000HALF;
761 else
762 fw_link_status = BNX2_LINK_STATUS_1000FULL;
763 break;
764 case SPEED_2500:
765 if (bp->duplex == DUPLEX_HALF)
766 fw_link_status = BNX2_LINK_STATUS_2500HALF;
767 else
768 fw_link_status = BNX2_LINK_STATUS_2500FULL;
769 break;
770 }
771
772 fw_link_status |= BNX2_LINK_STATUS_LINK_UP;
773
774 if (bp->autoneg) {
775 fw_link_status |= BNX2_LINK_STATUS_AN_ENABLED;
776
ca58c3af
MC		 777 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
778 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
e3648b3d
MC		 779
780 if (!(bmsr & BMSR_ANEGCOMPLETE) ||
583c28e5 781 bp->phy_flags & BNX2_PHY_FLAG_PARALLEL_DETECT)
e3648b3d
MC		 782 fw_link_status |= BNX2_LINK_STATUS_PARALLEL_DET;
783 else
784 fw_link_status |= BNX2_LINK_STATUS_AN_COMPLETE;
785 }
786 }
787 else
788 fw_link_status = BNX2_LINK_STATUS_LINK_DOWN;
789
2726d6e1 790 bnx2_shmem_wr(bp, BNX2_LINK_STATUS, fw_link_status);
e3648b3d
MC		 791}
792
9b1084b8
MC		 793static char *
794bnx2_xceiver_str(struct bnx2 *bp)
795{
796 return ((bp->phy_port == PORT_FIBRE) ? "SerDes" :
583c28e5 797 ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) ? "Remote Copper" :
9b1084b8
MC		 798 "Copper"));
799}
800
b6016b76
MC		 801static void
802bnx2_report_link(struct bnx2 *bp)
803{
804 if (bp->link_up) {
805 netif_carrier_on(bp->dev);
9b1084b8
MC		 806 printk(KERN_INFO PFX "%s NIC %s Link is Up, ", bp->dev->name,
807 bnx2_xceiver_str(bp));
b6016b76
MC		 808
809 printk("%d Mbps ", bp->line_speed);
810
811 if (bp->duplex == DUPLEX_FULL)
812 printk("full duplex");
813 else
814 printk("half duplex");
815
816 if (bp->flow_ctrl) {
817 if (bp->flow_ctrl & FLOW_CTRL_RX) {
818 printk(", receive ");
819 if (bp->flow_ctrl & FLOW_CTRL_TX)
820 printk("& transmit ");
821 }
822 else {
823 printk(", transmit ");
824 }
825 printk("flow control ON");
826 }
827 printk("\n");
828 }
829 else {
830 netif_carrier_off(bp->dev);
9b1084b8
MC		 831 printk(KERN_ERR PFX "%s NIC %s Link is Down\n", bp->dev->name,
832 bnx2_xceiver_str(bp));
b6016b76 833 }
e3648b3d
MC		 834
835 bnx2_report_fw_link(bp);
b6016b76
MC		 836}
837
838static void
839bnx2_resolve_flow_ctrl(struct bnx2 *bp)
840{
841 u32 local_adv, remote_adv;
842
843 bp->flow_ctrl = 0;
6aa20a22 844 if ((bp->autoneg & (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) !=
b6016b76
MC		 845 (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) {
846
847 if (bp->duplex == DUPLEX_FULL) {
848 bp->flow_ctrl = bp->req_flow_ctrl;
849 }
850 return;
851 }
852
853 if (bp->duplex != DUPLEX_FULL) {
854 return;
855 }
856
583c28e5 857 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
5b0c76ad
MC		 858 (CHIP_NUM(bp) == CHIP_NUM_5708)) {
859 u32 val;
860
861 bnx2_read_phy(bp, BCM5708S_1000X_STAT1, &val);
862 if (val & BCM5708S_1000X_STAT1_TX_PAUSE)
863 bp->flow_ctrl |= FLOW_CTRL_TX;
864 if (val & BCM5708S_1000X_STAT1_RX_PAUSE)
865 bp->flow_ctrl |= FLOW_CTRL_RX;
866 return;
867 }
868
ca58c3af
MC		 869 bnx2_read_phy(bp, bp->mii_adv, &local_adv);
870 bnx2_read_phy(bp, bp->mii_lpa, &remote_adv);
b6016b76 871
583c28e5 872 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
b6016b76
MC		 873 u32 new_local_adv = 0;
874 u32 new_remote_adv = 0;
875
876 if (local_adv & ADVERTISE_1000XPAUSE)
877 new_local_adv |= ADVERTISE_PAUSE_CAP;
878 if (local_adv & ADVERTISE_1000XPSE_ASYM)
879 new_local_adv |= ADVERTISE_PAUSE_ASYM;
880 if (remote_adv & ADVERTISE_1000XPAUSE)
881 new_remote_adv |= ADVERTISE_PAUSE_CAP;
882 if (remote_adv & ADVERTISE_1000XPSE_ASYM)
883 new_remote_adv |= ADVERTISE_PAUSE_ASYM;
884
885 local_adv = new_local_adv;
886 remote_adv = new_remote_adv;
887 }
888
889 /* See Table 28B-3 of 802.3ab-1999 spec. */
890 if (local_adv & ADVERTISE_PAUSE_CAP) {
891 if(local_adv & ADVERTISE_PAUSE_ASYM) {
892 if (remote_adv & ADVERTISE_PAUSE_CAP) {
893 bp->flow_ctrl = FLOW_CTRL_TX | FLOW_CTRL_RX;
894 }
895 else if (remote_adv & ADVERTISE_PAUSE_ASYM) {
896 bp->flow_ctrl = FLOW_CTRL_RX;
897 }
898 }
899 else {
900 if (remote_adv & ADVERTISE_PAUSE_CAP) {
901 bp->flow_ctrl = FLOW_CTRL_TX | FLOW_CTRL_RX;
902 }
903 }
904 }
905 else if (local_adv & ADVERTISE_PAUSE_ASYM) {
906 if ((remote_adv & ADVERTISE_PAUSE_CAP) &&
907 (remote_adv & ADVERTISE_PAUSE_ASYM)) {
908
909 bp->flow_ctrl = FLOW_CTRL_TX;
910 }
911 }
912}
913
27a005b8
MC		 914static int
915bnx2_5709s_linkup(struct bnx2 *bp)
916{
917 u32 val, speed;
918
919 bp->link_up = 1;
920
921 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_GP_STATUS);
922 bnx2_read_phy(bp, MII_BNX2_GP_TOP_AN_STATUS1, &val);
923 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
924
925 if ((bp->autoneg & AUTONEG_SPEED) == 0) {
926 bp->line_speed = bp->req_line_speed;
927 bp->duplex = bp->req_duplex;
928 return 0;
929 }
930 speed = val & MII_BNX2_GP_TOP_AN_SPEED_MSK;
931 switch (speed) {
932 case MII_BNX2_GP_TOP_AN_SPEED_10:
933 bp->line_speed = SPEED_10;
934 break;
935 case MII_BNX2_GP_TOP_AN_SPEED_100:
936 bp->line_speed = SPEED_100;
937 break;
938 case MII_BNX2_GP_TOP_AN_SPEED_1G:
939 case MII_BNX2_GP_TOP_AN_SPEED_1GKV:
940 bp->line_speed = SPEED_1000;
941 break;
942 case MII_BNX2_GP_TOP_AN_SPEED_2_5G:
943 bp->line_speed = SPEED_2500;
944 break;
945 }
946 if (val & MII_BNX2_GP_TOP_AN_FD)
947 bp->duplex = DUPLEX_FULL;
948 else
949 bp->duplex = DUPLEX_HALF;
950 return 0;
951}
952
b6016b76 953static int
5b0c76ad
MC		 954bnx2_5708s_linkup(struct bnx2 *bp)
955{
956 u32 val;
957
958 bp->link_up = 1;
959 bnx2_read_phy(bp, BCM5708S_1000X_STAT1, &val);
960 switch (val & BCM5708S_1000X_STAT1_SPEED_MASK) {
961 case BCM5708S_1000X_STAT1_SPEED_10:
962 bp->line_speed = SPEED_10;
963 break;
964 case BCM5708S_1000X_STAT1_SPEED_100:
965 bp->line_speed = SPEED_100;
966 break;
967 case BCM5708S_1000X_STAT1_SPEED_1G:
968 bp->line_speed = SPEED_1000;
969 break;
970 case BCM5708S_1000X_STAT1_SPEED_2G5:
971 bp->line_speed = SPEED_2500;
972 break;
973 }
974 if (val & BCM5708S_1000X_STAT1_FD)
975 bp->duplex = DUPLEX_FULL;
976 else
977 bp->duplex = DUPLEX_HALF;
978
979 return 0;
980}
981
982static int
983bnx2_5706s_linkup(struct bnx2 *bp)
b6016b76
MC		 984{
985 u32 bmcr, local_adv, remote_adv, common;
986
987 bp->link_up = 1;
988 bp->line_speed = SPEED_1000;
989
ca58c3af 990 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76
MC		 991 if (bmcr & BMCR_FULLDPLX) {
992 bp->duplex = DUPLEX_FULL;
993 }
994 else {
995 bp->duplex = DUPLEX_HALF;
996 }
997
998 if (!(bmcr & BMCR_ANENABLE)) {
999 return 0;
1000 }
1001
ca58c3af
MC		 1002 bnx2_read_phy(bp, bp->mii_adv, &local_adv);
1003 bnx2_read_phy(bp, bp->mii_lpa, &remote_adv);
b6016b76
MC		 1004
1005 common = local_adv & remote_adv;
1006 if (common & (ADVERTISE_1000XHALF | ADVERTISE_1000XFULL)) {
1007
1008 if (common & ADVERTISE_1000XFULL) {
1009 bp->duplex = DUPLEX_FULL;
1010 }
1011 else {
1012 bp->duplex = DUPLEX_HALF;
1013 }
1014 }
1015
1016 return 0;
1017}
1018
1019static int
1020bnx2_copper_linkup(struct bnx2 *bp)
1021{
1022 u32 bmcr;
1023
ca58c3af 1024 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76
MC		 1025 if (bmcr & BMCR_ANENABLE) {
1026 u32 local_adv, remote_adv, common;
1027
1028 bnx2_read_phy(bp, MII_CTRL1000, &local_adv);
1029 bnx2_read_phy(bp, MII_STAT1000, &remote_adv);
1030
1031 common = local_adv & (remote_adv >> 2);
1032 if (common & ADVERTISE_1000FULL) {
1033 bp->line_speed = SPEED_1000;
1034 bp->duplex = DUPLEX_FULL;
1035 }
1036 else if (common & ADVERTISE_1000HALF) {
1037 bp->line_speed = SPEED_1000;
1038 bp->duplex = DUPLEX_HALF;
1039 }
1040 else {
ca58c3af
MC		 1041 bnx2_read_phy(bp, bp->mii_adv, &local_adv);
1042 bnx2_read_phy(bp, bp->mii_lpa, &remote_adv);
b6016b76
MC		 1043
1044 common = local_adv & remote_adv;
1045 if (common & ADVERTISE_100FULL) {
1046 bp->line_speed = SPEED_100;
1047 bp->duplex = DUPLEX_FULL;
1048 }
1049 else if (common & ADVERTISE_100HALF) {
1050 bp->line_speed = SPEED_100;
1051 bp->duplex = DUPLEX_HALF;
1052 }
1053 else if (common & ADVERTISE_10FULL) {
1054 bp->line_speed = SPEED_10;
1055 bp->duplex = DUPLEX_FULL;
1056 }
1057 else if (common & ADVERTISE_10HALF) {
1058 bp->line_speed = SPEED_10;
1059 bp->duplex = DUPLEX_HALF;
1060 }
1061 else {
1062 bp->line_speed = 0;
1063 bp->link_up = 0;
1064 }
1065 }
1066 }
1067 else {
1068 if (bmcr & BMCR_SPEED100) {
1069 bp->line_speed = SPEED_100;
1070 }
1071 else {
1072 bp->line_speed = SPEED_10;
1073 }
1074 if (bmcr & BMCR_FULLDPLX) {
1075 bp->duplex = DUPLEX_FULL;
1076 }
1077 else {
1078 bp->duplex = DUPLEX_HALF;
1079 }
1080 }
1081
1082 return 0;
1083}
1084
83e3fc89 1085static void
bb4f98ab 1086bnx2_init_rx_context(struct bnx2 *bp, u32 cid)
83e3fc89 1087{
bb4f98ab 1088 u32 val, rx_cid_addr = GET_CID_ADDR(cid);
83e3fc89
MC		 1089
1090 val = BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE;
1091 val |= BNX2_L2CTX_CTX_TYPE_SIZE_L2;
1092 val |= 0x02 << 8;
1093
1094 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
1095 u32 lo_water, hi_water;
1096
1097 if (bp->flow_ctrl & FLOW_CTRL_TX)
1098 lo_water = BNX2_L2CTX_LO_WATER_MARK_DEFAULT;
1099 else
1100 lo_water = BNX2_L2CTX_LO_WATER_MARK_DIS;
1101 if (lo_water >= bp->rx_ring_size)
1102 lo_water = 0;
1103
1104 hi_water = bp->rx_ring_size / 4;
1105
1106 if (hi_water <= lo_water)
1107 lo_water = 0;
1108
1109 hi_water /= BNX2_L2CTX_HI_WATER_MARK_SCALE;
1110 lo_water /= BNX2_L2CTX_LO_WATER_MARK_SCALE;
1111
1112 if (hi_water > 0xf)
1113 hi_water = 0xf;
1114 else if (hi_water == 0)
1115 lo_water = 0;
1116 val |= lo_water | (hi_water << BNX2_L2CTX_HI_WATER_MARK_SHIFT);
1117 }
1118 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_CTX_TYPE, val);
1119}
1120
bb4f98ab
MC		 1121static void
1122bnx2_init_all_rx_contexts(struct bnx2 *bp)
1123{
1124 int i;
1125 u32 cid;
1126
1127 for (i = 0, cid = RX_CID; i < bp->num_rx_rings; i++, cid++) {
1128 if (i == 1)
1129 cid = RX_RSS_CID;
1130 bnx2_init_rx_context(bp, cid);
1131 }
1132}
1133
344478db 1134static void
b6016b76
MC		 1135bnx2_set_mac_link(struct bnx2 *bp)
1136{
1137 u32 val;
1138
1139 REG_WR(bp, BNX2_EMAC_TX_LENGTHS, 0x2620);
1140 if (bp->link_up && (bp->line_speed == SPEED_1000) &&
1141 (bp->duplex == DUPLEX_HALF)) {
1142 REG_WR(bp, BNX2_EMAC_TX_LENGTHS, 0x26ff);
1143 }
1144
1145 /* Configure the EMAC mode register. */
1146 val = REG_RD(bp, BNX2_EMAC_MODE);
1147
1148 val &= ~(BNX2_EMAC_MODE_PORT | BNX2_EMAC_MODE_HALF_DUPLEX |
5b0c76ad 1149 BNX2_EMAC_MODE_MAC_LOOP | BNX2_EMAC_MODE_FORCE_LINK |
59b47d8a 1150 BNX2_EMAC_MODE_25G_MODE);
b6016b76
MC		 1151
1152 if (bp->link_up) {
5b0c76ad
MC		 1153 switch (bp->line_speed) {
1154 case SPEED_10:
59b47d8a
MC		 1155 if (CHIP_NUM(bp) != CHIP_NUM_5706) {
1156 val |= BNX2_EMAC_MODE_PORT_MII_10M;
5b0c76ad
MC		 1157 break;
1158 }
1159 /* fall through */
1160 case SPEED_100:
1161 val |= BNX2_EMAC_MODE_PORT_MII;
1162 break;
1163 case SPEED_2500:
59b47d8a 1164 val |= BNX2_EMAC_MODE_25G_MODE;
5b0c76ad
MC		 1165 /* fall through */
1166 case SPEED_1000:
1167 val |= BNX2_EMAC_MODE_PORT_GMII;
1168 break;
1169 }
b6016b76
MC		 1170 }
1171 else {
1172 val |= BNX2_EMAC_MODE_PORT_GMII;
1173 }
1174
1175 /* Set the MAC to operate in the appropriate duplex mode. */
1176 if (bp->duplex == DUPLEX_HALF)
1177 val |= BNX2_EMAC_MODE_HALF_DUPLEX;
1178 REG_WR(bp, BNX2_EMAC_MODE, val);
1179
1180 /* Enable/disable rx PAUSE. */
1181 bp->rx_mode &= ~BNX2_EMAC_RX_MODE_FLOW_EN;
1182
1183 if (bp->flow_ctrl & FLOW_CTRL_RX)
1184 bp->rx_mode |= BNX2_EMAC_RX_MODE_FLOW_EN;
1185 REG_WR(bp, BNX2_EMAC_RX_MODE, bp->rx_mode);
1186
1187 /* Enable/disable tx PAUSE. */
1188 val = REG_RD(bp, BNX2_EMAC_TX_MODE);
1189 val &= ~BNX2_EMAC_TX_MODE_FLOW_EN;
1190
1191 if (bp->flow_ctrl & FLOW_CTRL_TX)
1192 val |= BNX2_EMAC_TX_MODE_FLOW_EN;
1193 REG_WR(bp, BNX2_EMAC_TX_MODE, val);
1194
1195 /* Acknowledge the interrupt. */
1196 REG_WR(bp, BNX2_EMAC_STATUS, BNX2_EMAC_STATUS_LINK_CHANGE);
1197
83e3fc89 1198 if (CHIP_NUM(bp) == CHIP_NUM_5709)
bb4f98ab 1199 bnx2_init_all_rx_contexts(bp);
b6016b76
MC		 1200}
1201
27a005b8
MC		 1202static void
1203bnx2_enable_bmsr1(struct bnx2 *bp)
1204{
583c28e5 1205 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
27a005b8
MC		 1206 (CHIP_NUM(bp) == CHIP_NUM_5709))
1207 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1208 MII_BNX2_BLK_ADDR_GP_STATUS);
1209}
1210
1211static void
1212bnx2_disable_bmsr1(struct bnx2 *bp)
1213{
583c28e5 1214 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
27a005b8
MC		 1215 (CHIP_NUM(bp) == CHIP_NUM_5709))
1216 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1217 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
1218}
1219
605a9e20
MC		 1220static int
1221bnx2_test_and_enable_2g5(struct bnx2 *bp)
1222{
1223 u32 up1;
1224 int ret = 1;
1225
583c28e5 1226 if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
605a9e20
MC		 1227 return 0;
1228
1229 if (bp->autoneg & AUTONEG_SPEED)
1230 bp->advertising |= ADVERTISED_2500baseX_Full;
1231
27a005b8
MC		 1232 if (CHIP_NUM(bp) == CHIP_NUM_5709)
1233 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_OVER1G);
1234
605a9e20
MC		 1235 bnx2_read_phy(bp, bp->mii_up1, &up1);
1236 if (!(up1 & BCM5708S_UP1_2G5)) {
1237 up1 |= BCM5708S_UP1_2G5;
1238 bnx2_write_phy(bp, bp->mii_up1, up1);
1239 ret = 0;
1240 }
1241
27a005b8
MC		 1242 if (CHIP_NUM(bp) == CHIP_NUM_5709)
1243 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1244 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
1245
605a9e20
MC		 1246 return ret;
1247}
1248
1249static int
1250bnx2_test_and_disable_2g5(struct bnx2 *bp)
1251{
1252 u32 up1;
1253 int ret = 0;
1254
583c28e5 1255 if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
605a9e20
MC		 1256 return 0;
1257
27a005b8
MC		 1258 if (CHIP_NUM(bp) == CHIP_NUM_5709)
1259 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_OVER1G);
1260
605a9e20
MC		 1261 bnx2_read_phy(bp, bp->mii_up1, &up1);
1262 if (up1 & BCM5708S_UP1_2G5) {
1263 up1 &= ~BCM5708S_UP1_2G5;
1264 bnx2_write_phy(bp, bp->mii_up1, up1);
1265 ret = 1;
1266 }
1267
27a005b8
MC		 1268 if (CHIP_NUM(bp) == CHIP_NUM_5709)
1269 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1270 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
1271
605a9e20
MC		 1272 return ret;
1273}
1274
1275static void
1276bnx2_enable_forced_2g5(struct bnx2 *bp)
1277{
1278 u32 bmcr;
1279
583c28e5 1280 if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
605a9e20
MC		 1281 return;
1282
27a005b8
MC		 1283 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
1284 u32 val;
1285
1286 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1287 MII_BNX2_BLK_ADDR_SERDES_DIG);
1288 bnx2_read_phy(bp, MII_BNX2_SERDES_DIG_MISC1, &val);
1289 val &= ~MII_BNX2_SD_MISC1_FORCE_MSK;
1290 val |= MII_BNX2_SD_MISC1_FORCE | MII_BNX2_SD_MISC1_FORCE_2_5G;
1291 bnx2_write_phy(bp, MII_BNX2_SERDES_DIG_MISC1, val);
1292
1293 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1294 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
1295 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
1296
1297 } else if (CHIP_NUM(bp) == CHIP_NUM_5708) {
605a9e20
MC		 1298 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
1299 bmcr |= BCM5708S_BMCR_FORCE_2500;
1300 }
1301
1302 if (bp->autoneg & AUTONEG_SPEED) {
1303 bmcr &= ~BMCR_ANENABLE;
1304 if (bp->req_duplex == DUPLEX_FULL)
1305 bmcr |= BMCR_FULLDPLX;
1306 }
1307 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
1308}
1309
1310static void
1311bnx2_disable_forced_2g5(struct bnx2 *bp)
1312{
1313 u32 bmcr;
1314
583c28e5 1315 if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
605a9e20
MC		 1316 return;
1317
27a005b8
MC		 1318 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
1319 u32 val;
1320
1321 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1322 MII_BNX2_BLK_ADDR_SERDES_DIG);
1323 bnx2_read_phy(bp, MII_BNX2_SERDES_DIG_MISC1, &val);
1324 val &= ~MII_BNX2_SD_MISC1_FORCE;
1325 bnx2_write_phy(bp, MII_BNX2_SERDES_DIG_MISC1, val);
1326
1327 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR,
1328 MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
1329 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
1330
1331 } else if (CHIP_NUM(bp) == CHIP_NUM_5708) {
605a9e20
MC		 1332 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
1333 bmcr &= ~BCM5708S_BMCR_FORCE_2500;
1334 }
1335
1336 if (bp->autoneg & AUTONEG_SPEED)
1337 bmcr |= BMCR_SPEED1000 | BMCR_ANENABLE | BMCR_ANRESTART;
1338 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
1339}
1340
b2fadeae
MC		 1341static void
1342bnx2_5706s_force_link_dn(struct bnx2 *bp, int start)
1343{
1344 u32 val;
1345
1346 bnx2_write_phy(bp, MII_BNX2_DSP_ADDRESS, MII_EXPAND_SERDES_CTL);
1347 bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &val);
1348 if (start)
1349 bnx2_write_phy(bp, MII_BNX2_DSP_RW_PORT, val & 0xff0f);
1350 else
1351 bnx2_write_phy(bp, MII_BNX2_DSP_RW_PORT, val | 0xc0);
1352}
1353
b6016b76
MC		 1354static int
1355bnx2_set_link(struct bnx2 *bp)
1356{
1357 u32 bmsr;
1358 u8 link_up;
1359
80be4434 1360 if (bp->loopback == MAC_LOOPBACK || bp->loopback == PHY_LOOPBACK) {
b6016b76
MC		 1361 bp->link_up = 1;
1362 return 0;
1363 }
1364
583c28e5 1365 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
0d8a6571
MC		 1366 return 0;
1367
b6016b76
MC		 1368 link_up = bp->link_up;
1369
27a005b8
MC		 1370 bnx2_enable_bmsr1(bp);
1371 bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr);
1372 bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr);
1373 bnx2_disable_bmsr1(bp);
b6016b76 1374
583c28e5 1375 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
b6016b76 1376 (CHIP_NUM(bp) == CHIP_NUM_5706)) {
a2724e25 1377 u32 val, an_dbg;
b6016b76 1378
583c28e5 1379 if (bp->phy_flags & BNX2_PHY_FLAG_FORCED_DOWN) {
b2fadeae 1380 bnx2_5706s_force_link_dn(bp, 0);
583c28e5 1381 bp->phy_flags &= ~BNX2_PHY_FLAG_FORCED_DOWN;
b2fadeae 1382 }
b6016b76 1383 val = REG_RD(bp, BNX2_EMAC_STATUS);
a2724e25
MC		 1384
1385 bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_AN_DBG);
1386 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg);
1387 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg);
1388
1389 if ((val & BNX2_EMAC_STATUS_LINK) &&
1390 !(an_dbg & MISC_SHDW_AN_DBG_NOSYNC))
b6016b76
MC		 1391 bmsr |= BMSR_LSTATUS;
1392 else
1393 bmsr &= ~BMSR_LSTATUS;
1394 }
1395
1396 if (bmsr & BMSR_LSTATUS) {
1397 bp->link_up = 1;
1398
583c28e5 1399 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
5b0c76ad
MC		 1400 if (CHIP_NUM(bp) == CHIP_NUM_5706)
1401 bnx2_5706s_linkup(bp);
1402 else if (CHIP_NUM(bp) == CHIP_NUM_5708)
1403 bnx2_5708s_linkup(bp);
27a005b8
MC		 1404 else if (CHIP_NUM(bp) == CHIP_NUM_5709)
1405 bnx2_5709s_linkup(bp);
b6016b76
MC		 1406 }
1407 else {
1408 bnx2_copper_linkup(bp);
1409 }
1410 bnx2_resolve_flow_ctrl(bp);
1411 }
1412 else {
583c28e5 1413 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
605a9e20
MC		 1414 (bp->autoneg & AUTONEG_SPEED))
1415 bnx2_disable_forced_2g5(bp);
b6016b76 1416
583c28e5 1417 if (bp->phy_flags & BNX2_PHY_FLAG_PARALLEL_DETECT) {
b2fadeae
MC		 1418 u32 bmcr;
1419
1420 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
1421 bmcr |= BMCR_ANENABLE;
1422 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
1423
583c28e5 1424 bp->phy_flags &= ~BNX2_PHY_FLAG_PARALLEL_DETECT;
b2fadeae 1425 }
b6016b76
MC		 1426 bp->link_up = 0;
1427 }
1428
1429 if (bp->link_up != link_up) {
1430 bnx2_report_link(bp);
1431 }
1432
1433 bnx2_set_mac_link(bp);
1434
1435 return 0;
1436}
1437
1438static int
1439bnx2_reset_phy(struct bnx2 *bp)
1440{
1441 int i;
1442 u32 reg;
1443
ca58c3af 1444 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_RESET);
b6016b76
MC		 1445
1446#define PHY_RESET_MAX_WAIT 100
1447 for (i = 0; i < PHY_RESET_MAX_WAIT; i++) {
1448 udelay(10);
1449
ca58c3af 1450 bnx2_read_phy(bp, bp->mii_bmcr, &reg);
b6016b76
MC		 1451 if (!(reg & BMCR_RESET)) {
1452 udelay(20);
1453 break;
1454 }
1455 }
1456 if (i == PHY_RESET_MAX_WAIT) {
1457 return -EBUSY;
1458 }
1459 return 0;
1460}
1461
1462static u32
1463bnx2_phy_get_pause_adv(struct bnx2 *bp)
1464{
1465 u32 adv = 0;
1466
1467 if ((bp->req_flow_ctrl & (FLOW_CTRL_RX | FLOW_CTRL_TX)) ==
1468 (FLOW_CTRL_RX | FLOW_CTRL_TX)) {
1469
583c28e5 1470 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
b6016b76
MC		 1471 adv = ADVERTISE_1000XPAUSE;
1472 }
1473 else {
1474 adv = ADVERTISE_PAUSE_CAP;
1475 }
1476 }
1477 else if (bp->req_flow_ctrl & FLOW_CTRL_TX) {
583c28e5 1478 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
b6016b76
MC		 1479 adv = ADVERTISE_1000XPSE_ASYM;
1480 }
1481 else {
1482 adv = ADVERTISE_PAUSE_ASYM;
1483 }
1484 }
1485 else if (bp->req_flow_ctrl & FLOW_CTRL_RX) {
583c28e5 1486 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
b6016b76
MC		 1487 adv = ADVERTISE_1000XPAUSE | ADVERTISE_1000XPSE_ASYM;
1488 }
1489 else {
1490 adv = ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
1491 }
1492 }
1493 return adv;
1494}
1495
a2f13890 1496static int bnx2_fw_sync(struct bnx2 *, u32, int, int);
0d8a6571 1497
b6016b76 1498static int
0d8a6571
MC		 1499bnx2_setup_remote_phy(struct bnx2 *bp, u8 port)
1500{
1501 u32 speed_arg = 0, pause_adv;
1502
1503 pause_adv = bnx2_phy_get_pause_adv(bp);
1504
1505 if (bp->autoneg & AUTONEG_SPEED) {
1506 speed_arg |= BNX2_NETLINK_SET_LINK_ENABLE_AUTONEG;
1507 if (bp->advertising & ADVERTISED_10baseT_Half)
1508 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_10HALF;
1509 if (bp->advertising & ADVERTISED_10baseT_Full)
1510 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_10FULL;
1511 if (bp->advertising & ADVERTISED_100baseT_Half)
1512 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_100HALF;
1513 if (bp->advertising & ADVERTISED_100baseT_Full)
1514 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_100FULL;
1515 if (bp->advertising & ADVERTISED_1000baseT_Full)
1516 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_1GFULL;
1517 if (bp->advertising & ADVERTISED_2500baseX_Full)
1518 speed_arg |= BNX2_NETLINK_SET_LINK_SPEED_2G5FULL;
1519 } else {
1520 if (bp->req_line_speed == SPEED_2500)
1521 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_2G5FULL;
1522 else if (bp->req_line_speed == SPEED_1000)
1523 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_1GFULL;
1524 else if (bp->req_line_speed == SPEED_100) {
1525 if (bp->req_duplex == DUPLEX_FULL)
1526 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_100FULL;
1527 else
1528 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_100HALF;
1529 } else if (bp->req_line_speed == SPEED_10) {
1530 if (bp->req_duplex == DUPLEX_FULL)
1531 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_10FULL;
1532 else
1533 speed_arg = BNX2_NETLINK_SET_LINK_SPEED_10HALF;
1534 }
1535 }
1536
1537 if (pause_adv & (ADVERTISE_1000XPAUSE | ADVERTISE_PAUSE_CAP))
1538 speed_arg |= BNX2_NETLINK_SET_LINK_FC_SYM_PAUSE;
c26736ec 1539 if (pause_adv & (ADVERTISE_1000XPSE_ASYM | ADVERTISE_PAUSE_ASYM))
0d8a6571
MC		 1540 speed_arg |= BNX2_NETLINK_SET_LINK_FC_ASYM_PAUSE;
1541
1542 if (port == PORT_TP)
1543 speed_arg |= BNX2_NETLINK_SET_LINK_PHY_APP_REMOTE |
1544 BNX2_NETLINK_SET_LINK_ETH_AT_WIRESPEED;
1545
2726d6e1 1546 bnx2_shmem_wr(bp, BNX2_DRV_MB_ARG0, speed_arg);
0d8a6571
MC		 1547
1548 spin_unlock_bh(&bp->phy_lock);
a2f13890 1549 bnx2_fw_sync(bp, BNX2_DRV_MSG_CODE_CMD_SET_LINK, 1, 0);
0d8a6571
MC		 1550 spin_lock_bh(&bp->phy_lock);
1551
1552 return 0;
1553}
1554
1555static int
1556bnx2_setup_serdes_phy(struct bnx2 *bp, u8 port)
b6016b76 1557{
605a9e20 1558 u32 adv, bmcr;
b6016b76
MC		 1559 u32 new_adv = 0;
1560
583c28e5 1561 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
0d8a6571
MC		 1562 return (bnx2_setup_remote_phy(bp, port));
1563
b6016b76
MC		 1564 if (!(bp->autoneg & AUTONEG_SPEED)) {
1565 u32 new_bmcr;
5b0c76ad
MC		 1566 int force_link_down = 0;
1567
605a9e20
MC		 1568 if (bp->req_line_speed == SPEED_2500) {
1569 if (!bnx2_test_and_enable_2g5(bp))
1570 force_link_down = 1;
1571 } else if (bp->req_line_speed == SPEED_1000) {
1572 if (bnx2_test_and_disable_2g5(bp))
1573 force_link_down = 1;
1574 }
ca58c3af 1575 bnx2_read_phy(bp, bp->mii_adv, &adv);
80be4434
MC		 1576 adv &= ~(ADVERTISE_1000XFULL | ADVERTISE_1000XHALF);
1577
ca58c3af 1578 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
605a9e20 1579 new_bmcr = bmcr & ~BMCR_ANENABLE;
80be4434 1580 new_bmcr |= BMCR_SPEED1000;
605a9e20 1581
27a005b8
MC		 1582 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
1583 if (bp->req_line_speed == SPEED_2500)
1584 bnx2_enable_forced_2g5(bp);
1585 else if (bp->req_line_speed == SPEED_1000) {
1586 bnx2_disable_forced_2g5(bp);
1587 new_bmcr &= ~0x2000;
1588 }
1589
1590 } else if (CHIP_NUM(bp) == CHIP_NUM_5708) {
605a9e20
MC		 1591 if (bp->req_line_speed == SPEED_2500)
1592 new_bmcr |= BCM5708S_BMCR_FORCE_2500;
1593 else
1594 new_bmcr = bmcr & ~BCM5708S_BMCR_FORCE_2500;
5b0c76ad
MC		 1595 }
1596
b6016b76 1597 if (bp->req_duplex == DUPLEX_FULL) {
5b0c76ad 1598 adv |= ADVERTISE_1000XFULL;
b6016b76
MC		 1599 new_bmcr |= BMCR_FULLDPLX;
1600 }
1601 else {
5b0c76ad 1602 adv |= ADVERTISE_1000XHALF;
b6016b76
MC		 1603 new_bmcr &= ~BMCR_FULLDPLX;
1604 }
5b0c76ad 1605 if ((new_bmcr != bmcr) || (force_link_down)) {
b6016b76
MC		 1606 /* Force a link down visible on the other side */
1607 if (bp->link_up) {
ca58c3af 1608 bnx2_write_phy(bp, bp->mii_adv, adv &
5b0c76ad
MC		 1609 ~(ADVERTISE_1000XFULL |
1610 ADVERTISE_1000XHALF));
ca58c3af 1611 bnx2_write_phy(bp, bp->mii_bmcr, bmcr |
b6016b76
MC		 1612 BMCR_ANRESTART | BMCR_ANENABLE);
1613
1614 bp->link_up = 0;
1615 netif_carrier_off(bp->dev);
ca58c3af 1616 bnx2_write_phy(bp, bp->mii_bmcr, new_bmcr);
80be4434 1617 bnx2_report_link(bp);
b6016b76 1618 }
ca58c3af
MC		 1619 bnx2_write_phy(bp, bp->mii_adv, adv);
1620 bnx2_write_phy(bp, bp->mii_bmcr, new_bmcr);
605a9e20
MC		 1621 } else {
1622 bnx2_resolve_flow_ctrl(bp);
1623 bnx2_set_mac_link(bp);
b6016b76
MC		 1624 }
1625 return 0;
1626 }
1627
605a9e20 1628 bnx2_test_and_enable_2g5(bp);
5b0c76ad 1629
b6016b76
MC		 1630 if (bp->advertising & ADVERTISED_1000baseT_Full)
1631 new_adv |= ADVERTISE_1000XFULL;
1632
1633 new_adv |= bnx2_phy_get_pause_adv(bp);
1634
ca58c3af
MC		 1635 bnx2_read_phy(bp, bp->mii_adv, &adv);
1636 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76
MC		 1637
1638 bp->serdes_an_pending = 0;
1639 if ((adv != new_adv) || ((bmcr & BMCR_ANENABLE) == 0)) {
1640 /* Force a link down visible on the other side */
1641 if (bp->link_up) {
ca58c3af 1642 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK);
80be4434
MC		 1643 spin_unlock_bh(&bp->phy_lock);
1644 msleep(20);
1645 spin_lock_bh(&bp->phy_lock);
b6016b76
MC		 1646 }
1647
ca58c3af
MC		 1648 bnx2_write_phy(bp, bp->mii_adv, new_adv);
1649 bnx2_write_phy(bp, bp->mii_bmcr, bmcr | BMCR_ANRESTART |
b6016b76 1650 BMCR_ANENABLE);
f8dd064e
MC		 1651 /* Speed up link-up time when the link partner
1652 * does not autonegotiate which is very common
1653 * in blade servers. Some blade servers use
1654 * IPMI for kerboard input and it's important
1655 * to minimize link disruptions. Autoneg. involves
1656 * exchanging base pages plus 3 next pages and
1657 * normally completes in about 120 msec.
1658 */
1659 bp->current_interval = SERDES_AN_TIMEOUT;
1660 bp->serdes_an_pending = 1;
1661 mod_timer(&bp->timer, jiffies + bp->current_interval);
605a9e20
MC		 1662 } else {
1663 bnx2_resolve_flow_ctrl(bp);
1664 bnx2_set_mac_link(bp);
b6016b76
MC		 1665 }
1666
1667 return 0;
1668}
1669
1670#define ETHTOOL_ALL_FIBRE_SPEED \
583c28e5 1671 (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) ? \
deaf391b
MC		 1672 (ADVERTISED_2500baseX_Full | ADVERTISED_1000baseT_Full) :\
1673 (ADVERTISED_1000baseT_Full)
b6016b76
MC		 1674
1675#define ETHTOOL_ALL_COPPER_SPEED \
1676 (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full | \
1677 ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full | \
1678 ADVERTISED_1000baseT_Full)
1679
1680#define PHY_ALL_10_100_SPEED (ADVERTISE_10HALF | ADVERTISE_10FULL | \
1681 ADVERTISE_100HALF | ADVERTISE_100FULL | ADVERTISE_CSMA)
6aa20a22 1682
b6016b76
MC		 1683#define PHY_ALL_1000_SPEED (ADVERTISE_1000HALF | ADVERTISE_1000FULL)
1684
0d8a6571
MC		 1685static void
1686bnx2_set_default_remote_link(struct bnx2 *bp)
1687{
1688 u32 link;
1689
1690 if (bp->phy_port == PORT_TP)
2726d6e1 1691 link = bnx2_shmem_rd(bp, BNX2_RPHY_COPPER_LINK);
0d8a6571 1692 else
2726d6e1 1693 link = bnx2_shmem_rd(bp, BNX2_RPHY_SERDES_LINK);
0d8a6571
MC		 1694
1695 if (link & BNX2_NETLINK_SET_LINK_ENABLE_AUTONEG) {
1696 bp->req_line_speed = 0;
1697 bp->autoneg |= AUTONEG_SPEED;
1698 bp->advertising = ADVERTISED_Autoneg;
1699 if (link & BNX2_NETLINK_SET_LINK_SPEED_10HALF)
1700 bp->advertising |= ADVERTISED_10baseT_Half;
1701 if (link & BNX2_NETLINK_SET_LINK_SPEED_10FULL)
1702 bp->advertising |= ADVERTISED_10baseT_Full;
1703 if (link & BNX2_NETLINK_SET_LINK_SPEED_100HALF)
1704 bp->advertising |= ADVERTISED_100baseT_Half;
1705 if (link & BNX2_NETLINK_SET_LINK_SPEED_100FULL)
1706 bp->advertising |= ADVERTISED_100baseT_Full;
1707 if (link & BNX2_NETLINK_SET_LINK_SPEED_1GFULL)
1708 bp->advertising |= ADVERTISED_1000baseT_Full;
1709 if (link & BNX2_NETLINK_SET_LINK_SPEED_2G5FULL)
1710 bp->advertising |= ADVERTISED_2500baseX_Full;
1711 } else {
1712 bp->autoneg = 0;
1713 bp->advertising = 0;
1714 bp->req_duplex = DUPLEX_FULL;
1715 if (link & BNX2_NETLINK_SET_LINK_SPEED_10) {
1716 bp->req_line_speed = SPEED_10;
1717 if (link & BNX2_NETLINK_SET_LINK_SPEED_10HALF)
1718 bp->req_duplex = DUPLEX_HALF;
1719 }
1720 if (link & BNX2_NETLINK_SET_LINK_SPEED_100) {
1721 bp->req_line_speed = SPEED_100;
1722 if (link & BNX2_NETLINK_SET_LINK_SPEED_100HALF)
1723 bp->req_duplex = DUPLEX_HALF;
1724 }
1725 if (link & BNX2_NETLINK_SET_LINK_SPEED_1GFULL)
1726 bp->req_line_speed = SPEED_1000;
1727 if (link & BNX2_NETLINK_SET_LINK_SPEED_2G5FULL)
1728 bp->req_line_speed = SPEED_2500;
1729 }
1730}
1731
deaf391b
MC		 1732static void
1733bnx2_set_default_link(struct bnx2 *bp)
1734{
ab59859d
HH		 1735 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) {
1736 bnx2_set_default_remote_link(bp);
1737 return;
1738 }
0d8a6571 1739
deaf391b
MC		 1740 bp->autoneg = AUTONEG_SPEED | AUTONEG_FLOW_CTRL;
1741 bp->req_line_speed = 0;
583c28e5 1742 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
deaf391b
MC		 1743 u32 reg;
1744
1745 bp->advertising = ETHTOOL_ALL_FIBRE_SPEED | ADVERTISED_Autoneg;
1746
2726d6e1 1747 reg = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_CONFIG);
deaf391b
MC		 1748 reg &= BNX2_PORT_HW_CFG_CFG_DFLT_LINK_MASK;
1749 if (reg == BNX2_PORT_HW_CFG_CFG_DFLT_LINK_1G) {
1750 bp->autoneg = 0;
1751 bp->req_line_speed = bp->line_speed = SPEED_1000;
1752 bp->req_duplex = DUPLEX_FULL;
1753 }
1754 } else
1755 bp->advertising = ETHTOOL_ALL_COPPER_SPEED | ADVERTISED_Autoneg;
1756}
1757
df149d70
MC		 1758static void
1759bnx2_send_heart_beat(struct bnx2 *bp)
1760{
1761 u32 msg;
1762 u32 addr;
1763
1764 spin_lock(&bp->indirect_lock);
1765 msg = (u32) (++bp->fw_drv_pulse_wr_seq & BNX2_DRV_PULSE_SEQ_MASK);
1766 addr = bp->shmem_base + BNX2_DRV_PULSE_MB;
1767 REG_WR(bp, BNX2_PCICFG_REG_WINDOW_ADDRESS, addr);
1768 REG_WR(bp, BNX2_PCICFG_REG_WINDOW, msg);
1769 spin_unlock(&bp->indirect_lock);
1770}
1771
0d8a6571
MC		 1772static void
1773bnx2_remote_phy_event(struct bnx2 *bp)
1774{
1775 u32 msg;
1776 u8 link_up = bp->link_up;
1777 u8 old_port;
1778
2726d6e1 1779 msg = bnx2_shmem_rd(bp, BNX2_LINK_STATUS);
0d8a6571 1780
df149d70
MC		 1781 if (msg & BNX2_LINK_STATUS_HEART_BEAT_EXPIRED)
1782 bnx2_send_heart_beat(bp);
1783
1784 msg &= ~BNX2_LINK_STATUS_HEART_BEAT_EXPIRED;
1785
0d8a6571
MC		 1786 if ((msg & BNX2_LINK_STATUS_LINK_UP) == BNX2_LINK_STATUS_LINK_DOWN)
1787 bp->link_up = 0;
1788 else {
1789 u32 speed;
1790
1791 bp->link_up = 1;
1792 speed = msg & BNX2_LINK_STATUS_SPEED_MASK;
1793 bp->duplex = DUPLEX_FULL;
1794 switch (speed) {
1795 case BNX2_LINK_STATUS_10HALF:
1796 bp->duplex = DUPLEX_HALF;
1797 case BNX2_LINK_STATUS_10FULL:
1798 bp->line_speed = SPEED_10;
1799 break;
1800 case BNX2_LINK_STATUS_100HALF:
1801 bp->duplex = DUPLEX_HALF;
1802 case BNX2_LINK_STATUS_100BASE_T4:
1803 case BNX2_LINK_STATUS_100FULL:
1804 bp->line_speed = SPEED_100;
1805 break;
1806 case BNX2_LINK_STATUS_1000HALF:
1807 bp->duplex = DUPLEX_HALF;
1808 case BNX2_LINK_STATUS_1000FULL:
1809 bp->line_speed = SPEED_1000;
1810 break;
1811 case BNX2_LINK_STATUS_2500HALF:
1812 bp->duplex = DUPLEX_HALF;
1813 case BNX2_LINK_STATUS_2500FULL:
1814 bp->line_speed = SPEED_2500;
1815 break;
1816 default:
1817 bp->line_speed = 0;
1818 break;
1819 }
1820
0d8a6571
MC		 1821 bp->flow_ctrl = 0;
1822 if ((bp->autoneg & (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) !=
1823 (AUTONEG_SPEED | AUTONEG_FLOW_CTRL)) {
1824 if (bp->duplex == DUPLEX_FULL)
1825 bp->flow_ctrl = bp->req_flow_ctrl;
1826 } else {
1827 if (msg & BNX2_LINK_STATUS_TX_FC_ENABLED)
1828 bp->flow_ctrl |= FLOW_CTRL_TX;
1829 if (msg & BNX2_LINK_STATUS_RX_FC_ENABLED)
1830 bp->flow_ctrl |= FLOW_CTRL_RX;
1831 }
1832
1833 old_port = bp->phy_port;
1834 if (msg & BNX2_LINK_STATUS_SERDES_LINK)
1835 bp->phy_port = PORT_FIBRE;
1836 else
1837 bp->phy_port = PORT_TP;
1838
1839 if (old_port != bp->phy_port)
1840 bnx2_set_default_link(bp);
1841
0d8a6571
MC		 1842 }
1843 if (bp->link_up != link_up)
1844 bnx2_report_link(bp);
1845
1846 bnx2_set_mac_link(bp);
1847}
1848
1849static int
1850bnx2_set_remote_link(struct bnx2 *bp)
1851{
1852 u32 evt_code;
1853
2726d6e1 1854 evt_code = bnx2_shmem_rd(bp, BNX2_FW_EVT_CODE_MB);
0d8a6571
MC		 1855 switch (evt_code) {
1856 case BNX2_FW_EVT_CODE_LINK_EVENT:
1857 bnx2_remote_phy_event(bp);
1858 break;
1859 case BNX2_FW_EVT_CODE_SW_TIMER_EXPIRATION_EVENT:
1860 default:
df149d70 1861 bnx2_send_heart_beat(bp);
0d8a6571
MC		 1862 break;
1863 }
1864 return 0;
1865}
1866
b6016b76
MC		 1867static int
1868bnx2_setup_copper_phy(struct bnx2 *bp)
1869{
1870 u32 bmcr;
1871 u32 new_bmcr;
1872
ca58c3af 1873 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76
MC		 1874
1875 if (bp->autoneg & AUTONEG_SPEED) {
1876 u32 adv_reg, adv1000_reg;
1877 u32 new_adv_reg = 0;
1878 u32 new_adv1000_reg = 0;
1879
ca58c3af 1880 bnx2_read_phy(bp, bp->mii_adv, &adv_reg);
b6016b76
MC		 1881 adv_reg &= (PHY_ALL_10_100_SPEED | ADVERTISE_PAUSE_CAP |
1882 ADVERTISE_PAUSE_ASYM);
1883
1884 bnx2_read_phy(bp, MII_CTRL1000, &adv1000_reg);
1885 adv1000_reg &= PHY_ALL_1000_SPEED;
1886
1887 if (bp->advertising & ADVERTISED_10baseT_Half)
1888 new_adv_reg |= ADVERTISE_10HALF;
1889 if (bp->advertising & ADVERTISED_10baseT_Full)
1890 new_adv_reg |= ADVERTISE_10FULL;
1891 if (bp->advertising & ADVERTISED_100baseT_Half)
1892 new_adv_reg |= ADVERTISE_100HALF;
1893 if (bp->advertising & ADVERTISED_100baseT_Full)
1894 new_adv_reg |= ADVERTISE_100FULL;
1895 if (bp->advertising & ADVERTISED_1000baseT_Full)
1896 new_adv1000_reg |= ADVERTISE_1000FULL;
6aa20a22 1897
b6016b76
MC		 1898 new_adv_reg |= ADVERTISE_CSMA;
1899
1900 new_adv_reg |= bnx2_phy_get_pause_adv(bp);
1901
1902 if ((adv1000_reg != new_adv1000_reg) ||
1903 (adv_reg != new_adv_reg) ||
1904 ((bmcr & BMCR_ANENABLE) == 0)) {
1905
ca58c3af 1906 bnx2_write_phy(bp, bp->mii_adv, new_adv_reg);
b6016b76 1907 bnx2_write_phy(bp, MII_CTRL1000, new_adv1000_reg);
ca58c3af 1908 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_ANRESTART |
b6016b76
MC		 1909 BMCR_ANENABLE);
1910 }
1911 else if (bp->link_up) {
1912 /* Flow ctrl may have changed from auto to forced */
1913 /* or vice-versa. */
1914
1915 bnx2_resolve_flow_ctrl(bp);
1916 bnx2_set_mac_link(bp);
1917 }
1918 return 0;
1919 }
1920
1921 new_bmcr = 0;
1922 if (bp->req_line_speed == SPEED_100) {
1923 new_bmcr |= BMCR_SPEED100;
1924 }
1925 if (bp->req_duplex == DUPLEX_FULL) {
1926 new_bmcr |= BMCR_FULLDPLX;
1927 }
1928 if (new_bmcr != bmcr) {
1929 u32 bmsr;
b6016b76 1930
ca58c3af
MC		 1931 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
1932 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
6aa20a22 1933
b6016b76
MC		 1934 if (bmsr & BMSR_LSTATUS) {
1935 /* Force link down */
ca58c3af 1936 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK);
a16dda0e
MC		 1937 spin_unlock_bh(&bp->phy_lock);
1938 msleep(50);
1939 spin_lock_bh(&bp->phy_lock);
1940
ca58c3af
MC		 1941 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
1942 bnx2_read_phy(bp, bp->mii_bmsr, &bmsr);
b6016b76
MC		 1943 }
1944
ca58c3af 1945 bnx2_write_phy(bp, bp->mii_bmcr, new_bmcr);
b6016b76
MC		 1946
1947 /* Normally, the new speed is setup after the link has
1948 * gone down and up again. In some cases, link will not go
1949 * down so we need to set up the new speed here.
1950 */
1951 if (bmsr & BMSR_LSTATUS) {
1952 bp->line_speed = bp->req_line_speed;
1953 bp->duplex = bp->req_duplex;
1954 bnx2_resolve_flow_ctrl(bp);
1955 bnx2_set_mac_link(bp);
1956 }
27a005b8
MC		 1957 } else {
1958 bnx2_resolve_flow_ctrl(bp);
1959 bnx2_set_mac_link(bp);
b6016b76
MC		 1960 }
1961 return 0;
1962}
1963
1964static int
0d8a6571 1965bnx2_setup_phy(struct bnx2 *bp, u8 port)
b6016b76
MC		 1966{
1967 if (bp->loopback == MAC_LOOPBACK)
1968 return 0;
1969
583c28e5 1970 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
0d8a6571 1971 return (bnx2_setup_serdes_phy(bp, port));
b6016b76
MC		 1972 }
1973 else {
1974 return (bnx2_setup_copper_phy(bp));
1975 }
1976}
1977
27a005b8 1978static int
9a120bc5 1979bnx2_init_5709s_phy(struct bnx2 *bp, int reset_phy)
27a005b8
MC		 1980{
1981 u32 val;
1982
1983 bp->mii_bmcr = MII_BMCR + 0x10;
1984 bp->mii_bmsr = MII_BMSR + 0x10;
1985 bp->mii_bmsr1 = MII_BNX2_GP_TOP_AN_STATUS1;
1986 bp->mii_adv = MII_ADVERTISE + 0x10;
1987 bp->mii_lpa = MII_LPA + 0x10;
1988 bp->mii_up1 = MII_BNX2_OVER1G_UP1;
1989
1990 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_AER);
1991 bnx2_write_phy(bp, MII_BNX2_AER_AER, MII_BNX2_AER_AER_AN_MMD);
1992
1993 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
9a120bc5
MC		 1994 if (reset_phy)
1995 bnx2_reset_phy(bp);
27a005b8
MC		 1996
1997 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_SERDES_DIG);
1998
1999 bnx2_read_phy(bp, MII_BNX2_SERDES_DIG_1000XCTL1, &val);
2000 val &= ~MII_BNX2_SD_1000XCTL1_AUTODET;
2001 val |= MII_BNX2_SD_1000XCTL1_FIBER;
2002 bnx2_write_phy(bp, MII_BNX2_SERDES_DIG_1000XCTL1, val);
2003
2004 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_OVER1G);
2005 bnx2_read_phy(bp, MII_BNX2_OVER1G_UP1, &val);
583c28e5 2006 if (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE)
27a005b8
MC		 2007 val |= BCM5708S_UP1_2G5;
2008 else
2009 val &= ~BCM5708S_UP1_2G5;
2010 bnx2_write_phy(bp, MII_BNX2_OVER1G_UP1, val);
2011
2012 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_BAM_NXTPG);
2013 bnx2_read_phy(bp, MII_BNX2_BAM_NXTPG_CTL, &val);
2014 val |= MII_BNX2_NXTPG_CTL_T2 | MII_BNX2_NXTPG_CTL_BAM;
2015 bnx2_write_phy(bp, MII_BNX2_BAM_NXTPG_CTL, val);
2016
2017 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_CL73_USERB0);
2018
2019 val = MII_BNX2_CL73_BAM_EN | MII_BNX2_CL73_BAM_STA_MGR_EN |
2020 MII_BNX2_CL73_BAM_NP_AFT_BP_EN;
2021 bnx2_write_phy(bp, MII_BNX2_CL73_BAM_CTL1, val);
2022
2023 bnx2_write_phy(bp, MII_BNX2_BLK_ADDR, MII_BNX2_BLK_ADDR_COMBO_IEEEB0);
2024
2025 return 0;
2026}
2027
b6016b76 2028static int
9a120bc5 2029bnx2_init_5708s_phy(struct bnx2 *bp, int reset_phy)
5b0c76ad
MC		 2030{
2031 u32 val;
2032
9a120bc5
MC		 2033 if (reset_phy)
2034 bnx2_reset_phy(bp);
27a005b8
MC		 2035
2036 bp->mii_up1 = BCM5708S_UP1;
2037
5b0c76ad
MC		 2038 bnx2_write_phy(bp, BCM5708S_BLK_ADDR, BCM5708S_BLK_ADDR_DIG3);
2039 bnx2_write_phy(bp, BCM5708S_DIG_3_0, BCM5708S_DIG_3_0_USE_IEEE);
2040 bnx2_write_phy(bp, BCM5708S_BLK_ADDR, BCM5708S_BLK_ADDR_DIG);
2041
2042 bnx2_read_phy(bp, BCM5708S_1000X_CTL1, &val);
2043 val |= BCM5708S_1000X_CTL1_FIBER_MODE | BCM5708S_1000X_CTL1_AUTODET_EN;
2044 bnx2_write_phy(bp, BCM5708S_1000X_CTL1, val);
2045
2046 bnx2_read_phy(bp, BCM5708S_1000X_CTL2, &val);
2047 val |= BCM5708S_1000X_CTL2_PLLEL_DET_EN;
2048 bnx2_write_phy(bp, BCM5708S_1000X_CTL2, val);
2049
583c28e5 2050 if (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) {
5b0c76ad
MC		 2051 bnx2_read_phy(bp, BCM5708S_UP1, &val);
2052 val |= BCM5708S_UP1_2G5;
2053 bnx2_write_phy(bp, BCM5708S_UP1, val);
2054 }
2055
2056 if ((CHIP_ID(bp) == CHIP_ID_5708_A0) ||
dda1e390
MC		 2057 (CHIP_ID(bp) == CHIP_ID_5708_B0) ||
2058 (CHIP_ID(bp) == CHIP_ID_5708_B1)) {
5b0c76ad
MC		 2059 /* increase tx signal amplitude */
2060 bnx2_write_phy(bp, BCM5708S_BLK_ADDR,
2061 BCM5708S_BLK_ADDR_TX_MISC);
2062 bnx2_read_phy(bp, BCM5708S_TX_ACTL1, &val);
2063 val &= ~BCM5708S_TX_ACTL1_DRIVER_VCM;
2064 bnx2_write_phy(bp, BCM5708S_TX_ACTL1, val);
2065 bnx2_write_phy(bp, BCM5708S_BLK_ADDR, BCM5708S_BLK_ADDR_DIG);
2066 }
2067
2726d6e1 2068 val = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_CONFIG) &
5b0c76ad
MC		 2069 BNX2_PORT_HW_CFG_CFG_TXCTL3_MASK;
2070
2071 if (val) {
2072 u32 is_backplane;
2073
2726d6e1 2074 is_backplane = bnx2_shmem_rd(bp, BNX2_SHARED_HW_CFG_CONFIG);
5b0c76ad
MC		 2075 if (is_backplane & BNX2_SHARED_HW_CFG_PHY_BACKPLANE) {
2076 bnx2_write_phy(bp, BCM5708S_BLK_ADDR,
2077 BCM5708S_BLK_ADDR_TX_MISC);
2078 bnx2_write_phy(bp, BCM5708S_TX_ACTL3, val);
2079 bnx2_write_phy(bp, BCM5708S_BLK_ADDR,
2080 BCM5708S_BLK_ADDR_DIG);
2081 }
2082 }
2083 return 0;
2084}
2085
2086static int
9a120bc5 2087bnx2_init_5706s_phy(struct bnx2 *bp, int reset_phy)
b6016b76 2088{
9a120bc5
MC		 2089 if (reset_phy)
2090 bnx2_reset_phy(bp);
27a005b8 2091
583c28e5 2092 bp->phy_flags &= ~BNX2_PHY_FLAG_PARALLEL_DETECT;
b6016b76 2093
59b47d8a
MC		 2094 if (CHIP_NUM(bp) == CHIP_NUM_5706)
2095 REG_WR(bp, BNX2_MISC_GP_HW_CTL0, 0x300);
b6016b76
MC		 2096
2097 if (bp->dev->mtu > 1500) {
2098 u32 val;
2099
2100 /* Set extended packet length bit */
2101 bnx2_write_phy(bp, 0x18, 0x7);
2102 bnx2_read_phy(bp, 0x18, &val);
2103 bnx2_write_phy(bp, 0x18, (val & 0xfff8) | 0x4000);
2104
2105 bnx2_write_phy(bp, 0x1c, 0x6c00);
2106 bnx2_read_phy(bp, 0x1c, &val);
2107 bnx2_write_phy(bp, 0x1c, (val & 0x3ff) | 0xec02);
2108 }
2109 else {
2110 u32 val;
2111
2112 bnx2_write_phy(bp, 0x18, 0x7);
2113 bnx2_read_phy(bp, 0x18, &val);
2114 bnx2_write_phy(bp, 0x18, val & ~0x4007);
2115
2116 bnx2_write_phy(bp, 0x1c, 0x6c00);
2117 bnx2_read_phy(bp, 0x1c, &val);
2118 bnx2_write_phy(bp, 0x1c, (val & 0x3fd) | 0xec00);
2119 }
2120
2121 return 0;
2122}
2123
2124static int
9a120bc5 2125bnx2_init_copper_phy(struct bnx2 *bp, int reset_phy)
b6016b76 2126{
5b0c76ad
MC		 2127 u32 val;
2128
9a120bc5
MC		 2129 if (reset_phy)
2130 bnx2_reset_phy(bp);
27a005b8 2131
583c28e5 2132 if (bp->phy_flags & BNX2_PHY_FLAG_CRC_FIX) {
b6016b76
MC		 2133 bnx2_write_phy(bp, 0x18, 0x0c00);
2134 bnx2_write_phy(bp, 0x17, 0x000a);
2135 bnx2_write_phy(bp, 0x15, 0x310b);
2136 bnx2_write_phy(bp, 0x17, 0x201f);
2137 bnx2_write_phy(bp, 0x15, 0x9506);
2138 bnx2_write_phy(bp, 0x17, 0x401f);
2139 bnx2_write_phy(bp, 0x15, 0x14e2);
2140 bnx2_write_phy(bp, 0x18, 0x0400);
2141 }
2142
583c28e5 2143 if (bp->phy_flags & BNX2_PHY_FLAG_DIS_EARLY_DAC) {
b659f44e
MC		 2144 bnx2_write_phy(bp, MII_BNX2_DSP_ADDRESS,
2145 MII_BNX2_DSP_EXPAND_REG | 0x8);
2146 bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &val);
2147 val &= ~(1 << 8);
2148 bnx2_write_phy(bp, MII_BNX2_DSP_RW_PORT, val);
2149 }
2150
b6016b76 2151 if (bp->dev->mtu > 1500) {
b6016b76
MC		 2152 /* Set extended packet length bit */
2153 bnx2_write_phy(bp, 0x18, 0x7);
2154 bnx2_read_phy(bp, 0x18, &val);
2155 bnx2_write_phy(bp, 0x18, val | 0x4000);
2156
2157 bnx2_read_phy(bp, 0x10, &val);
2158 bnx2_write_phy(bp, 0x10, val | 0x1);
2159 }
2160 else {
b6016b76
MC		 2161 bnx2_write_phy(bp, 0x18, 0x7);
2162 bnx2_read_phy(bp, 0x18, &val);
2163 bnx2_write_phy(bp, 0x18, val & ~0x4007);
2164
2165 bnx2_read_phy(bp, 0x10, &val);
2166 bnx2_write_phy(bp, 0x10, val & ~0x1);
2167 }
2168
5b0c76ad
MC		 2169 /* ethernet@wirespeed */
2170 bnx2_write_phy(bp, 0x18, 0x7007);
2171 bnx2_read_phy(bp, 0x18, &val);
2172 bnx2_write_phy(bp, 0x18, val | (1 << 15) | (1 << 4));
b6016b76
MC		 2173 return 0;
2174}
2175
2176
2177static int
9a120bc5 2178bnx2_init_phy(struct bnx2 *bp, int reset_phy)
b6016b76
MC		 2179{
2180 u32 val;
2181 int rc = 0;
2182
583c28e5
MC		 2183 bp->phy_flags &= ~BNX2_PHY_FLAG_INT_MODE_MASK;
2184 bp->phy_flags |= BNX2_PHY_FLAG_INT_MODE_LINK_READY;
b6016b76 2185
ca58c3af
MC		 2186 bp->mii_bmcr = MII_BMCR;
2187 bp->mii_bmsr = MII_BMSR;
27a005b8 2188 bp->mii_bmsr1 = MII_BMSR;
ca58c3af
MC		 2189 bp->mii_adv = MII_ADVERTISE;
2190 bp->mii_lpa = MII_LPA;
2191
b6016b76
MC		 2192 REG_WR(bp, BNX2_EMAC_ATTENTION_ENA, BNX2_EMAC_ATTENTION_ENA_LINK);
2193
583c28e5 2194 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
0d8a6571
MC		 2195 goto setup_phy;
2196
b6016b76
MC		 2197 bnx2_read_phy(bp, MII_PHYSID1, &val);
2198 bp->phy_id = val << 16;
2199 bnx2_read_phy(bp, MII_PHYSID2, &val);
2200 bp->phy_id |= val & 0xffff;
2201
583c28e5 2202 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
5b0c76ad 2203 if (CHIP_NUM(bp) == CHIP_NUM_5706)
9a120bc5 2204 rc = bnx2_init_5706s_phy(bp, reset_phy);
5b0c76ad 2205 else if (CHIP_NUM(bp) == CHIP_NUM_5708)
9a120bc5 2206 rc = bnx2_init_5708s_phy(bp, reset_phy);
27a005b8 2207 else if (CHIP_NUM(bp) == CHIP_NUM_5709)
9a120bc5 2208 rc = bnx2_init_5709s_phy(bp, reset_phy);
b6016b76
MC		 2209 }
2210 else {
9a120bc5 2211 rc = bnx2_init_copper_phy(bp, reset_phy);
b6016b76
MC		 2212 }
2213
0d8a6571
MC		 2214setup_phy:
2215 if (!rc)
2216 rc = bnx2_setup_phy(bp, bp->phy_port);
b6016b76
MC		 2217
2218 return rc;
2219}
2220
2221static int
2222bnx2_set_mac_loopback(struct bnx2 *bp)
2223{
2224 u32 mac_mode;
2225
2226 mac_mode = REG_RD(bp, BNX2_EMAC_MODE);
2227 mac_mode &= ~BNX2_EMAC_MODE_PORT;
2228 mac_mode |= BNX2_EMAC_MODE_MAC_LOOP | BNX2_EMAC_MODE_FORCE_LINK;
2229 REG_WR(bp, BNX2_EMAC_MODE, mac_mode);
2230 bp->link_up = 1;
2231 return 0;
2232}
2233
bc5a0690
MC		 2234static int bnx2_test_link(struct bnx2 *);
2235
2236static int
2237bnx2_set_phy_loopback(struct bnx2 *bp)
2238{
2239 u32 mac_mode;
2240 int rc, i;
2241
2242 spin_lock_bh(&bp->phy_lock);
ca58c3af 2243 rc = bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK | BMCR_FULLDPLX |
bc5a0690
MC		 2244 BMCR_SPEED1000);
2245 spin_unlock_bh(&bp->phy_lock);
2246 if (rc)
2247 return rc;
2248
2249 for (i = 0; i < 10; i++) {
2250 if (bnx2_test_link(bp) == 0)
2251 break;
80be4434 2252 msleep(100);
bc5a0690
MC		 2253 }
2254
2255 mac_mode = REG_RD(bp, BNX2_EMAC_MODE);
2256 mac_mode &= ~(BNX2_EMAC_MODE_PORT | BNX2_EMAC_MODE_HALF_DUPLEX |
2257 BNX2_EMAC_MODE_MAC_LOOP | BNX2_EMAC_MODE_FORCE_LINK |
59b47d8a 2258 BNX2_EMAC_MODE_25G_MODE);
bc5a0690
MC		 2259
2260 mac_mode |= BNX2_EMAC_MODE_PORT_GMII;
2261 REG_WR(bp, BNX2_EMAC_MODE, mac_mode);
2262 bp->link_up = 1;
2263 return 0;
2264}
2265
b6016b76 2266static int
a2f13890 2267bnx2_fw_sync(struct bnx2 *bp, u32 msg_data, int ack, int silent)
b6016b76
MC		 2268{
2269 int i;
2270 u32 val;
2271
b6016b76
MC		 2272 bp->fw_wr_seq++;
2273 msg_data |= bp->fw_wr_seq;
2274
2726d6e1 2275 bnx2_shmem_wr(bp, BNX2_DRV_MB, msg_data);
b6016b76 2276
a2f13890
MC		 2277 if (!ack)
2278 return 0;
2279
b6016b76 2280 /* wait for an acknowledgement. */
b090ae2b
MC		 2281 for (i = 0; i < (FW_ACK_TIME_OUT_MS / 10); i++) {
2282 msleep(10);
b6016b76 2283
2726d6e1 2284 val = bnx2_shmem_rd(bp, BNX2_FW_MB);
b6016b76
MC		 2285
2286 if ((val & BNX2_FW_MSG_ACK) == (msg_data & BNX2_DRV_MSG_SEQ))
2287 break;
2288 }
b090ae2b
MC		 2289 if ((msg_data & BNX2_DRV_MSG_DATA) == BNX2_DRV_MSG_DATA_WAIT0)
2290 return 0;
b6016b76
MC		 2291
2292 /* If we timed out, inform the firmware that this is the case. */
b090ae2b
MC		 2293 if ((val & BNX2_FW_MSG_ACK) != (msg_data & BNX2_DRV_MSG_SEQ)) {
2294 if (!silent)
2295 printk(KERN_ERR PFX "fw sync timeout, reset code = "
2296 "%x\n", msg_data);
b6016b76
MC		 2297
2298 msg_data &= ~BNX2_DRV_MSG_CODE;
2299 msg_data |= BNX2_DRV_MSG_CODE_FW_TIMEOUT;
2300
2726d6e1 2301 bnx2_shmem_wr(bp, BNX2_DRV_MB, msg_data);
b6016b76 2302
b6016b76
MC		 2303 return -EBUSY;
2304 }
2305
b090ae2b
MC		 2306 if ((val & BNX2_FW_MSG_STATUS_MASK) != BNX2_FW_MSG_STATUS_OK)
2307 return -EIO;
2308
b6016b76
MC		 2309 return 0;
2310}
2311
59b47d8a
MC		 2312static int
2313bnx2_init_5709_context(struct bnx2 *bp)
2314{
2315 int i, ret = 0;
2316 u32 val;
2317
2318 val = BNX2_CTX_COMMAND_ENABLED | BNX2_CTX_COMMAND_MEM_INIT | (1 << 12);
2319 val |= (BCM_PAGE_BITS - 8) << 16;
2320 REG_WR(bp, BNX2_CTX_COMMAND, val);
641bdcd5
MC		 2321 for (i = 0; i < 10; i++) {
2322 val = REG_RD(bp, BNX2_CTX_COMMAND);
2323 if (!(val & BNX2_CTX_COMMAND_MEM_INIT))
2324 break;
2325 udelay(2);
2326 }
2327 if (val & BNX2_CTX_COMMAND_MEM_INIT)
2328 return -EBUSY;
2329
59b47d8a
MC		 2330 for (i = 0; i < bp->ctx_pages; i++) {
2331 int j;
2332
352f7687
MC		 2333 if (bp->ctx_blk[i])
2334 memset(bp->ctx_blk[i], 0, BCM_PAGE_SIZE);
2335 else
2336 return -ENOMEM;
2337
59b47d8a
MC		 2338 REG_WR(bp, BNX2_CTX_HOST_PAGE_TBL_DATA0,
2339 (bp->ctx_blk_mapping[i] & 0xffffffff) |
2340 BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID);
2341 REG_WR(bp, BNX2_CTX_HOST_PAGE_TBL_DATA1,
2342 (u64) bp->ctx_blk_mapping[i] >> 32);
2343 REG_WR(bp, BNX2_CTX_HOST_PAGE_TBL_CTRL, i |
2344 BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ);
2345 for (j = 0; j < 10; j++) {
2346
2347 val = REG_RD(bp, BNX2_CTX_HOST_PAGE_TBL_CTRL);
2348 if (!(val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ))
2349 break;
2350 udelay(5);
2351 }
2352 if (val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ) {
2353 ret = -EBUSY;
2354 break;
2355 }
2356 }
2357 return ret;
2358}
2359
b6016b76
MC		 2360static void
2361bnx2_init_context(struct bnx2 *bp)
2362{
2363 u32 vcid;
2364
2365 vcid = 96;
2366 while (vcid) {
2367 u32 vcid_addr, pcid_addr, offset;
7947b20e 2368 int i;
b6016b76
MC		 2369
2370 vcid--;
2371
2372 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
2373 u32 new_vcid;
2374
2375 vcid_addr = GET_PCID_ADDR(vcid);
2376 if (vcid & 0x8) {
2377 new_vcid = 0x60 + (vcid & 0xf0) + (vcid & 0x7);
2378 }
2379 else {
2380 new_vcid = vcid;
2381 }
2382 pcid_addr = GET_PCID_ADDR(new_vcid);
2383 }
2384 else {
2385 vcid_addr = GET_CID_ADDR(vcid);
2386 pcid_addr = vcid_addr;
2387 }
2388
7947b20e
MC		 2389 for (i = 0; i < (CTX_SIZE / PHY_CTX_SIZE); i++) {
2390 vcid_addr += (i << PHY_CTX_SHIFT);
2391 pcid_addr += (i << PHY_CTX_SHIFT);
b6016b76 2392
5d5d0015 2393 REG_WR(bp, BNX2_CTX_VIRT_ADDR, vcid_addr);
7947b20e 2394 REG_WR(bp, BNX2_CTX_PAGE_TBL, pcid_addr);
b6016b76 2395
7947b20e
MC		 2396 /* Zero out the context. */
2397 for (offset = 0; offset < PHY_CTX_SIZE; offset += 4)
62a8313c 2398 bnx2_ctx_wr(bp, vcid_addr, offset, 0);
7947b20e 2399 }
b6016b76
MC		 2400 }
2401}
2402
2403static int
2404bnx2_alloc_bad_rbuf(struct bnx2 *bp)
2405{
2406 u16 *good_mbuf;
2407 u32 good_mbuf_cnt;
2408 u32 val;
2409
2410 good_mbuf = kmalloc(512 * sizeof(u16), GFP_KERNEL);
2411 if (good_mbuf == NULL) {
2412 printk(KERN_ERR PFX "Failed to allocate memory in "
2413 "bnx2_alloc_bad_rbuf\n");
2414 return -ENOMEM;
2415 }
2416
2417 REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS,
2418 BNX2_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE);
2419
2420 good_mbuf_cnt = 0;
2421
2422 /* Allocate a bunch of mbufs and save the good ones in an array. */
2726d6e1 2423 val = bnx2_reg_rd_ind(bp, BNX2_RBUF_STATUS1);
b6016b76 2424 while (val & BNX2_RBUF_STATUS1_FREE_COUNT) {
2726d6e1
MC		 2425 bnx2_reg_wr_ind(bp, BNX2_RBUF_COMMAND,
2426 BNX2_RBUF_COMMAND_ALLOC_REQ);
b6016b76 2427
2726d6e1 2428 val = bnx2_reg_rd_ind(bp, BNX2_RBUF_FW_BUF_ALLOC);
b6016b76
MC		 2429
2430 val &= BNX2_RBUF_FW_BUF_ALLOC_VALUE;
2431
2432 /* The addresses with Bit 9 set are bad memory blocks. */
2433 if (!(val & (1 << 9))) {
2434 good_mbuf[good_mbuf_cnt] = (u16) val;
2435 good_mbuf_cnt++;
2436 }
2437
2726d6e1 2438 val = bnx2_reg_rd_ind(bp, BNX2_RBUF_STATUS1);
b6016b76
MC		 2439 }
2440
2441 /* Free the good ones back to the mbuf pool thus discarding
2442 * all the bad ones. */
2443 while (good_mbuf_cnt) {
2444 good_mbuf_cnt--;
2445
2446 val = good_mbuf[good_mbuf_cnt];
2447 val = (val << 9) | val | 1;
2448
2726d6e1 2449 bnx2_reg_wr_ind(bp, BNX2_RBUF_FW_BUF_FREE, val);
b6016b76
MC		 2450 }
2451 kfree(good_mbuf);
2452 return 0;
2453}
2454
2455static void
5fcaed01 2456bnx2_set_mac_addr(struct bnx2 *bp, u8 *mac_addr, u32 pos)
b6016b76
MC		 2457{
2458 u32 val;
b6016b76
MC		 2459
2460 val = (mac_addr[0] << 8) | mac_addr[1];
2461
5fcaed01 2462 REG_WR(bp, BNX2_EMAC_MAC_MATCH0 + (pos * 8), val);
b6016b76 2463
6aa20a22 2464 val = (mac_addr[2] << 24) | (mac_addr[3] << 16) |
b6016b76
MC		 2465 (mac_addr[4] << 8) | mac_addr[5];
2466
5fcaed01 2467 REG_WR(bp, BNX2_EMAC_MAC_MATCH1 + (pos * 8), val);
b6016b76
MC		 2468}
2469
47bf4246 2470static inline int
bb4f98ab 2471bnx2_alloc_rx_page(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, u16 index)
47bf4246
MC		 2472{
2473 dma_addr_t mapping;
bb4f98ab 2474 struct sw_pg *rx_pg = &rxr->rx_pg_ring[index];
47bf4246 2475 struct rx_bd *rxbd =
bb4f98ab 2476 &rxr->rx_pg_desc_ring[RX_RING(index)][RX_IDX(index)];
47bf4246
MC		 2477 struct page *page = alloc_page(GFP_ATOMIC);
2478
2479 if (!page)
2480 return -ENOMEM;
2481 mapping = pci_map_page(bp->pdev, page, 0, PAGE_SIZE,
2482 PCI_DMA_FROMDEVICE);
3d16af86
BL		 2483 if (pci_dma_mapping_error(bp->pdev, mapping)) {
2484 __free_page(page);
2485 return -EIO;
2486 }
2487
47bf4246
MC		 2488 rx_pg->page = page;
2489 pci_unmap_addr_set(rx_pg, mapping, mapping);
2490 rxbd->rx_bd_haddr_hi = (u64) mapping >> 32;
2491 rxbd->rx_bd_haddr_lo = (u64) mapping & 0xffffffff;
2492 return 0;
2493}
2494
2495static void
bb4f98ab 2496bnx2_free_rx_page(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, u16 index)
47bf4246 2497{
bb4f98ab 2498 struct sw_pg *rx_pg = &rxr->rx_pg_ring[index];
47bf4246
MC		 2499 struct page *page = rx_pg->page;
2500
2501 if (!page)
2502 return;
2503
2504 pci_unmap_page(bp->pdev, pci_unmap_addr(rx_pg, mapping), PAGE_SIZE,
2505 PCI_DMA_FROMDEVICE);
2506
2507 __free_page(page);
2508 rx_pg->page = NULL;
2509}
2510
b6016b76 2511static inline int
bb4f98ab 2512bnx2_alloc_rx_skb(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, u16 index)
b6016b76
MC		 2513{
2514 struct sk_buff *skb;
bb4f98ab 2515 struct sw_bd *rx_buf = &rxr->rx_buf_ring[index];
b6016b76 2516 dma_addr_t mapping;
bb4f98ab 2517 struct rx_bd *rxbd = &rxr->rx_desc_ring[RX_RING(index)][RX_IDX(index)];
b6016b76
MC		 2518 unsigned long align;
2519
932f3772 2520 skb = netdev_alloc_skb(bp->dev, bp->rx_buf_size);
b6016b76
MC		 2521 if (skb == NULL) {
2522 return -ENOMEM;
2523 }
2524
59b47d8a
MC		 2525 if (unlikely((align = (unsigned long) skb->data & (BNX2_RX_ALIGN - 1))))
2526 skb_reserve(skb, BNX2_RX_ALIGN - align);
b6016b76 2527
b6016b76
MC		 2528 mapping = pci_map_single(bp->pdev, skb->data, bp->rx_buf_use_size,
2529 PCI_DMA_FROMDEVICE);
3d16af86
BL		 2530 if (pci_dma_mapping_error(bp->pdev, mapping)) {
2531 dev_kfree_skb(skb);
2532 return -EIO;
2533 }
b6016b76
MC		 2534
2535 rx_buf->skb = skb;
2536 pci_unmap_addr_set(rx_buf, mapping, mapping);
2537
2538 rxbd->rx_bd_haddr_hi = (u64) mapping >> 32;
2539 rxbd->rx_bd_haddr_lo = (u64) mapping & 0xffffffff;
2540
bb4f98ab 2541 rxr->rx_prod_bseq += bp->rx_buf_use_size;
b6016b76
MC		 2542
2543 return 0;
2544}
2545
da3e4fbe 2546static int
35efa7c1 2547bnx2_phy_event_is_set(struct bnx2 *bp, struct bnx2_napi *bnapi, u32 event)
b6016b76 2548{
43e80b89 2549 struct status_block *sblk = bnapi->status_blk.msi;
b6016b76 2550 u32 new_link_state, old_link_state;
da3e4fbe 2551 int is_set = 1;
b6016b76 2552
da3e4fbe
MC		 2553 new_link_state = sblk->status_attn_bits & event;
2554 old_link_state = sblk->status_attn_bits_ack & event;
b6016b76 2555 if (new_link_state != old_link_state) {
da3e4fbe
MC		 2556 if (new_link_state)
2557 REG_WR(bp, BNX2_PCICFG_STATUS_BIT_SET_CMD, event);
2558 else
2559 REG_WR(bp, BNX2_PCICFG_STATUS_BIT_CLEAR_CMD, event);
2560 } else
2561 is_set = 0;
2562
2563 return is_set;
2564}
2565
2566static void
35efa7c1 2567bnx2_phy_int(struct bnx2 *bp, struct bnx2_napi *bnapi)
da3e4fbe 2568{
74ecc62d
MC		 2569 spin_lock(&bp->phy_lock);
2570
2571 if (bnx2_phy_event_is_set(bp, bnapi, STATUS_ATTN_BITS_LINK_STATE))
b6016b76 2572 bnx2_set_link(bp);
35efa7c1 2573 if (bnx2_phy_event_is_set(bp, bnapi, STATUS_ATTN_BITS_TIMER_ABORT))
0d8a6571
MC		 2574 bnx2_set_remote_link(bp);
2575
74ecc62d
MC		 2576 spin_unlock(&bp->phy_lock);
2577
b6016b76
MC		 2578}
2579
ead7270b 2580static inline u16
35efa7c1 2581bnx2_get_hw_tx_cons(struct bnx2_napi *bnapi)
ead7270b
MC		 2582{
2583 u16 cons;
2584
43e80b89
MC		 2585 /* Tell compiler that status block fields can change. */
2586 barrier();
2587 cons = *bnapi->hw_tx_cons_ptr;
ead7270b
MC		 2588 if (unlikely((cons & MAX_TX_DESC_CNT) == MAX_TX_DESC_CNT))
2589 cons++;
2590 return cons;
2591}
2592
57851d84
MC		 2593static int
2594bnx2_tx_int(struct bnx2 *bp, struct bnx2_napi *bnapi, int budget)
b6016b76 2595{
35e9010b 2596 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
b6016b76 2597 u16 hw_cons, sw_cons, sw_ring_cons;
706bf240
BL		 2598 int tx_pkt = 0, index;
2599 struct netdev_queue *txq;
2600
2601 index = (bnapi - bp->bnx2_napi);
2602 txq = netdev_get_tx_queue(bp->dev, index);
b6016b76 2603
35efa7c1 2604 hw_cons = bnx2_get_hw_tx_cons(bnapi);
35e9010b 2605 sw_cons = txr->tx_cons;
b6016b76
MC		 2606
2607 while (sw_cons != hw_cons) {
3d16af86 2608 struct sw_tx_bd *tx_buf;
b6016b76
MC		 2609 struct sk_buff *skb;
2610 int i, last;
2611
2612 sw_ring_cons = TX_RING_IDX(sw_cons);
2613
35e9010b 2614 tx_buf = &txr->tx_buf_ring[sw_ring_cons];
b6016b76 2615 skb = tx_buf->skb;
1d39ed56 2616
b6016b76 2617 /* partial BD completions possible with TSO packets */
89114afd 2618 if (skb_is_gso(skb)) {
b6016b76
MC		 2619 u16 last_idx, last_ring_idx;
2620
2621 last_idx = sw_cons +
2622 skb_shinfo(skb)->nr_frags + 1;
2623 last_ring_idx = sw_ring_cons +
2624 skb_shinfo(skb)->nr_frags + 1;
2625 if (unlikely(last_ring_idx >= MAX_TX_DESC_CNT)) {
2626 last_idx++;
2627 }
2628 if (((s16) ((s16) last_idx - (s16) hw_cons)) > 0) {
2629 break;
2630 }
2631 }
1d39ed56 2632
3d16af86 2633 skb_dma_unmap(&bp->pdev->dev, skb, DMA_TO_DEVICE);
b6016b76
MC		 2634
2635 tx_buf->skb = NULL;
2636 last = skb_shinfo(skb)->nr_frags;
2637
2638 for (i = 0; i < last; i++) {
2639 sw_cons = NEXT_TX_BD(sw_cons);
b6016b76
MC		 2640 }
2641
2642 sw_cons = NEXT_TX_BD(sw_cons);
2643
745720e5 2644 dev_kfree_skb(skb);
57851d84
MC		 2645 tx_pkt++;
2646 if (tx_pkt == budget)
2647 break;
b6016b76 2648
35efa7c1 2649 hw_cons = bnx2_get_hw_tx_cons(bnapi);
b6016b76
MC		 2650 }
2651
35e9010b
MC		 2652 txr->hw_tx_cons = hw_cons;
2653 txr->tx_cons = sw_cons;
706bf240 2654
2f8af120 2655 /* Need to make the tx_cons update visible to bnx2_start_xmit()
706bf240 2656 * before checking for netif_tx_queue_stopped(). Without the
2f8af120
MC		 2657 * memory barrier, there is a small possibility that bnx2_start_xmit()
2658 * will miss it and cause the queue to be stopped forever.
2659 */
2660 smp_mb();
b6016b76 2661
706bf240 2662 if (unlikely(netif_tx_queue_stopped(txq)) &&
35e9010b 2663 (bnx2_tx_avail(bp, txr) > bp->tx_wake_thresh)) {
706bf240
BL		 2664 __netif_tx_lock(txq, smp_processor_id());
2665 if ((netif_tx_queue_stopped(txq)) &&
35e9010b 2666 (bnx2_tx_avail(bp, txr) > bp->tx_wake_thresh))
706bf240
BL		 2667 netif_tx_wake_queue(txq);
2668 __netif_tx_unlock(txq);
b6016b76 2669 }
706bf240 2670
57851d84 2671 return tx_pkt;
b6016b76
MC		 2672}
2673
1db82f2a 2674static void
bb4f98ab 2675bnx2_reuse_rx_skb_pages(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr,
a1f60190 2676 struct sk_buff *skb, int count)
1db82f2a
MC		 2677{
2678 struct sw_pg *cons_rx_pg, *prod_rx_pg;
2679 struct rx_bd *cons_bd, *prod_bd;
1db82f2a 2680 int i;
3d16af86 2681 u16 hw_prod, prod;
bb4f98ab 2682 u16 cons = rxr->rx_pg_cons;
1db82f2a 2683
3d16af86
BL		 2684 cons_rx_pg = &rxr->rx_pg_ring[cons];
2685
2686 /* The caller was unable to allocate a new page to replace the
2687 * last one in the frags array, so we need to recycle that page
2688 * and then free the skb.
2689 */
2690 if (skb) {
2691 struct page *page;
2692 struct skb_shared_info *shinfo;
2693
2694 shinfo = skb_shinfo(skb);
2695 shinfo->nr_frags--;
2696 page = shinfo->frags[shinfo->nr_frags].page;
2697 shinfo->frags[shinfo->nr_frags].page = NULL;
2698
2699 cons_rx_pg->page = page;
2700 dev_kfree_skb(skb);
2701 }
2702
2703 hw_prod = rxr->rx_pg_prod;
2704
1db82f2a
MC		 2705 for (i = 0; i < count; i++) {
2706 prod = RX_PG_RING_IDX(hw_prod);
2707
bb4f98ab
MC		 2708 prod_rx_pg = &rxr->rx_pg_ring[prod];
2709 cons_rx_pg = &rxr->rx_pg_ring[cons];
2710 cons_bd = &rxr->rx_pg_desc_ring[RX_RING(cons)][RX_IDX(cons)];
2711 prod_bd = &rxr->rx_pg_desc_ring[RX_RING(prod)][RX_IDX(prod)];
1db82f2a 2712
1db82f2a
MC		 2713 if (prod != cons) {
2714 prod_rx_pg->page = cons_rx_pg->page;
2715 cons_rx_pg->page = NULL;
2716 pci_unmap_addr_set(prod_rx_pg, mapping,
2717 pci_unmap_addr(cons_rx_pg, mapping));
2718
2719 prod_bd->rx_bd_haddr_hi = cons_bd->rx_bd_haddr_hi;
2720 prod_bd->rx_bd_haddr_lo = cons_bd->rx_bd_haddr_lo;
2721
2722 }
2723 cons = RX_PG_RING_IDX(NEXT_RX_BD(cons));
2724 hw_prod = NEXT_RX_BD(hw_prod);
2725 }
bb4f98ab
MC		 2726 rxr->rx_pg_prod = hw_prod;
2727 rxr->rx_pg_cons = cons;
1db82f2a
MC		 2728}
2729
b6016b76 2730static inline void
bb4f98ab
MC		 2731bnx2_reuse_rx_skb(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr,
2732 struct sk_buff *skb, u16 cons, u16 prod)
b6016b76 2733{
236b6394
MC		 2734 struct sw_bd *cons_rx_buf, *prod_rx_buf;
2735 struct rx_bd *cons_bd, *prod_bd;
2736
bb4f98ab
MC		 2737 cons_rx_buf = &rxr->rx_buf_ring[cons];
2738 prod_rx_buf = &rxr->rx_buf_ring[prod];
b6016b76
MC		 2739
2740 pci_dma_sync_single_for_device(bp->pdev,
2741 pci_unmap_addr(cons_rx_buf, mapping),
601d3d18 2742 BNX2_RX_OFFSET + BNX2_RX_COPY_THRESH, PCI_DMA_FROMDEVICE);
b6016b76 2743
bb4f98ab 2744 rxr->rx_prod_bseq += bp->rx_buf_use_size;
b6016b76 2745
236b6394 2746 prod_rx_buf->skb = skb;
b6016b76 2747
236b6394
MC		 2748 if (cons == prod)
2749 return;
b6016b76 2750
236b6394
MC		 2751 pci_unmap_addr_set(prod_rx_buf, mapping,
2752 pci_unmap_addr(cons_rx_buf, mapping));
2753
bb4f98ab
MC		 2754 cons_bd = &rxr->rx_desc_ring[RX_RING(cons)][RX_IDX(cons)];
2755 prod_bd = &rxr->rx_desc_ring[RX_RING(prod)][RX_IDX(prod)];
236b6394
MC		 2756 prod_bd->rx_bd_haddr_hi = cons_bd->rx_bd_haddr_hi;
2757 prod_bd->rx_bd_haddr_lo = cons_bd->rx_bd_haddr_lo;
b6016b76
MC		 2758}
2759
85833c62 2760static int
bb4f98ab 2761bnx2_rx_skb(struct bnx2 *bp, struct bnx2_rx_ring_info *rxr, struct sk_buff *skb,
a1f60190
MC		 2762 unsigned int len, unsigned int hdr_len, dma_addr_t dma_addr,
2763 u32 ring_idx)
85833c62
MC		 2764{
2765 int err;
2766 u16 prod = ring_idx & 0xffff;
2767
bb4f98ab 2768 err = bnx2_alloc_rx_skb(bp, rxr, prod);
85833c62 2769 if (unlikely(err)) {
bb4f98ab 2770 bnx2_reuse_rx_skb(bp, rxr, skb, (u16) (ring_idx >> 16), prod);
1db82f2a
MC		 2771 if (hdr_len) {
2772 unsigned int raw_len = len + 4;
2773 int pages = PAGE_ALIGN(raw_len - hdr_len) >> PAGE_SHIFT;
2774
bb4f98ab 2775 bnx2_reuse_rx_skb_pages(bp, rxr, NULL, pages);
1db82f2a 2776 }
85833c62
MC		 2777 return err;
2778 }
2779
d89cb6af 2780 skb_reserve(skb, BNX2_RX_OFFSET);
85833c62
MC		 2781 pci_unmap_single(bp->pdev, dma_addr, bp->rx_buf_use_size,
2782 PCI_DMA_FROMDEVICE);
2783
1db82f2a
MC		 2784 if (hdr_len == 0) {
2785 skb_put(skb, len);
2786 return 0;
2787 } else {
2788 unsigned int i, frag_len, frag_size, pages;
2789 struct sw_pg *rx_pg;
bb4f98ab
MC		 2790 u16 pg_cons = rxr->rx_pg_cons;
2791 u16 pg_prod = rxr->rx_pg_prod;
1db82f2a
MC		 2792
2793 frag_size = len + 4 - hdr_len;
2794 pages = PAGE_ALIGN(frag_size) >> PAGE_SHIFT;
2795 skb_put(skb, hdr_len);
2796
2797 for (i = 0; i < pages; i++) {
3d16af86
BL		 2798 dma_addr_t mapping_old;
2799
1db82f2a
MC		 2800 frag_len = min(frag_size, (unsigned int) PAGE_SIZE);
2801 if (unlikely(frag_len <= 4)) {
2802 unsigned int tail = 4 - frag_len;
2803
bb4f98ab
MC		 2804 rxr->rx_pg_cons = pg_cons;
2805 rxr->rx_pg_prod = pg_prod;
2806 bnx2_reuse_rx_skb_pages(bp, rxr, NULL,
a1f60190 2807 pages - i);
1db82f2a
MC		 2808 skb->len -= tail;
2809 if (i == 0) {
2810 skb->tail -= tail;
2811 } else {
2812 skb_frag_t *frag =
2813 &skb_shinfo(skb)->frags[i - 1];
2814 frag->size -= tail;
2815 skb->data_len -= tail;
2816 skb->truesize -= tail;
2817 }
2818 return 0;
2819 }
bb4f98ab 2820 rx_pg = &rxr->rx_pg_ring[pg_cons];
1db82f2a 2821
3d16af86
BL		 2822 /* Don't unmap yet. If we're unable to allocate a new
2823 * page, we need to recycle the page and the DMA addr.
2824 */
2825 mapping_old = pci_unmap_addr(rx_pg, mapping);
1db82f2a
MC		 2826 if (i == pages - 1)
2827 frag_len -= 4;
2828
2829 skb_fill_page_desc(skb, i, rx_pg->page, 0, frag_len);
2830 rx_pg->page = NULL;
2831
bb4f98ab
MC		 2832 err = bnx2_alloc_rx_page(bp, rxr,
2833 RX_PG_RING_IDX(pg_prod));
1db82f2a 2834 if (unlikely(err)) {
bb4f98ab
MC		 2835 rxr->rx_pg_cons = pg_cons;
2836 rxr->rx_pg_prod = pg_prod;
2837 bnx2_reuse_rx_skb_pages(bp, rxr, skb,
a1f60190 2838 pages - i);
1db82f2a
MC		 2839 return err;
2840 }
2841
3d16af86
BL		 2842 pci_unmap_page(bp->pdev, mapping_old,
2843 PAGE_SIZE, PCI_DMA_FROMDEVICE);
2844
1db82f2a
MC		 2845 frag_size -= frag_len;
2846 skb->data_len += frag_len;
2847 skb->truesize += frag_len;
2848 skb->len += frag_len;
2849
2850 pg_prod = NEXT_RX_BD(pg_prod);
2851 pg_cons = RX_PG_RING_IDX(NEXT_RX_BD(pg_cons));
2852 }
bb4f98ab
MC		 2853 rxr->rx_pg_prod = pg_prod;
2854 rxr->rx_pg_cons = pg_cons;
1db82f2a 2855 }
85833c62
MC		 2856 return 0;
2857}
2858
c09c2627 2859static inline u16
35efa7c1 2860bnx2_get_hw_rx_cons(struct bnx2_napi *bnapi)
c09c2627 2861{
bb4f98ab
MC		 2862 u16 cons;
2863
43e80b89
MC		 2864 /* Tell compiler that status block fields can change. */
2865 barrier();
2866 cons = *bnapi->hw_rx_cons_ptr;
c09c2627
MC		 2867 if (unlikely((cons & MAX_RX_DESC_CNT) == MAX_RX_DESC_CNT))
2868 cons++;
2869 return cons;
2870}
2871
b6016b76 2872static int
35efa7c1 2873bnx2_rx_int(struct bnx2 *bp, struct bnx2_napi *bnapi, int budget)
b6016b76 2874{
bb4f98ab 2875 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
b6016b76
MC		 2876 u16 hw_cons, sw_cons, sw_ring_cons, sw_prod, sw_ring_prod;
2877 struct l2_fhdr *rx_hdr;
1db82f2a 2878 int rx_pkt = 0, pg_ring_used = 0;
b6016b76 2879
35efa7c1 2880 hw_cons = bnx2_get_hw_rx_cons(bnapi);
bb4f98ab
MC		 2881 sw_cons = rxr->rx_cons;
2882 sw_prod = rxr->rx_prod;
b6016b76
MC		 2883
2884 /* Memory barrier necessary as speculative reads of the rx
2885 * buffer can be ahead of the index in the status block
2886 */
2887 rmb();
2888 while (sw_cons != hw_cons) {
1db82f2a 2889 unsigned int len, hdr_len;
ade2bfe7 2890 u32 status;
b6016b76
MC		 2891 struct sw_bd *rx_buf;
2892 struct sk_buff *skb;
236b6394 2893 dma_addr_t dma_addr;
f22828e8
MC		 2894 u16 vtag = 0;
2895 int hw_vlan __maybe_unused = 0;
b6016b76
MC		 2896
2897 sw_ring_cons = RX_RING_IDX(sw_cons);
2898 sw_ring_prod = RX_RING_IDX(sw_prod);
2899
bb4f98ab 2900 rx_buf = &rxr->rx_buf_ring[sw_ring_cons];
b6016b76 2901 skb = rx_buf->skb;
236b6394
MC		 2902
2903 rx_buf->skb = NULL;
2904
2905 dma_addr = pci_unmap_addr(rx_buf, mapping);
2906
2907 pci_dma_sync_single_for_cpu(bp->pdev, dma_addr,
601d3d18
BL		 2908 BNX2_RX_OFFSET + BNX2_RX_COPY_THRESH,
2909 PCI_DMA_FROMDEVICE);
b6016b76
MC		 2910
2911 rx_hdr = (struct l2_fhdr *) skb->data;
1db82f2a 2912 len = rx_hdr->l2_fhdr_pkt_len;
b6016b76 2913
ade2bfe7 2914 if ((status = rx_hdr->l2_fhdr_status) &
b6016b76
MC		 2915 (L2_FHDR_ERRORS_BAD_CRC |
2916 L2_FHDR_ERRORS_PHY_DECODE |
2917 L2_FHDR_ERRORS_ALIGNMENT |
2918 L2_FHDR_ERRORS_TOO_SHORT |
2919 L2_FHDR_ERRORS_GIANT_FRAME)) {
2920
bb4f98ab 2921 bnx2_reuse_rx_skb(bp, rxr, skb, sw_ring_cons,
a1f60190 2922 sw_ring_prod);
85833c62 2923 goto next_rx;
b6016b76 2924 }
1db82f2a
MC		 2925 hdr_len = 0;
2926 if (status & L2_FHDR_STATUS_SPLIT) {
2927 hdr_len = rx_hdr->l2_fhdr_ip_xsum;
2928 pg_ring_used = 1;
2929 } else if (len > bp->rx_jumbo_thresh) {
2930 hdr_len = bp->rx_jumbo_thresh;
2931 pg_ring_used = 1;
2932 }
2933
2934 len -= 4;
b6016b76 2935
5d5d0015 2936 if (len <= bp->rx_copy_thresh) {
b6016b76
MC		 2937 struct sk_buff *new_skb;
2938
f22828e8 2939 new_skb = netdev_alloc_skb(bp->dev, len + 6);
85833c62 2940 if (new_skb == NULL) {
bb4f98ab 2941 bnx2_reuse_rx_skb(bp, rxr, skb, sw_ring_cons,
85833c62
MC		 2942 sw_ring_prod);
2943 goto next_rx;
2944 }
b6016b76
MC		 2945
2946 /* aligned copy */
d89cb6af 2947 skb_copy_from_linear_data_offset(skb,
f22828e8
MC		 2948 BNX2_RX_OFFSET - 6,
2949 new_skb->data, len + 6);
2950 skb_reserve(new_skb, 6);
b6016b76 2951 skb_put(new_skb, len);
b6016b76 2952
bb4f98ab 2953 bnx2_reuse_rx_skb(bp, rxr, skb,
b6016b76
MC		 2954 sw_ring_cons, sw_ring_prod);
2955
2956 skb = new_skb;
bb4f98ab 2957 } else if (unlikely(bnx2_rx_skb(bp, rxr, skb, len, hdr_len,
a1f60190 2958 dma_addr, (sw_ring_cons << 16) | sw_ring_prod)))
b6016b76 2959 goto next_rx;
b6016b76 2960
f22828e8
MC		 2961 if ((status & L2_FHDR_STATUS_L2_VLAN_TAG) &&
2962 !(bp->rx_mode & BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG)) {
2963 vtag = rx_hdr->l2_fhdr_vlan_tag;
2964#ifdef BCM_VLAN
2965 if (bp->vlgrp)
2966 hw_vlan = 1;
2967 else
2968#endif
2969 {
2970 struct vlan_ethhdr *ve = (struct vlan_ethhdr *)
2971 __skb_push(skb, 4);
2972
2973 memmove(ve, skb->data + 4, ETH_ALEN * 2);
2974 ve->h_vlan_proto = htons(ETH_P_8021Q);
2975 ve->h_vlan_TCI = htons(vtag);
2976 len += 4;
2977 }
2978 }
2979
b6016b76
MC		 2980 skb->protocol = eth_type_trans(skb, bp->dev);
2981
2982 if ((len > (bp->dev->mtu + ETH_HLEN)) &&
d1e100ba 2983 (ntohs(skb->protocol) != 0x8100)) {
b6016b76 2984
745720e5 2985 dev_kfree_skb(skb);
b6016b76
MC		 2986 goto next_rx;
2987
2988 }
2989
b6016b76
MC		 2990 skb->ip_summed = CHECKSUM_NONE;
2991 if (bp->rx_csum &&
2992 (status & (L2_FHDR_STATUS_TCP_SEGMENT |
2993 L2_FHDR_STATUS_UDP_DATAGRAM))) {
2994
ade2bfe7
MC		 2995 if (likely((status & (L2_FHDR_ERRORS_TCP_XSUM |
2996 L2_FHDR_ERRORS_UDP_XSUM)) == 0))
b6016b76
MC		 2997 skb->ip_summed = CHECKSUM_UNNECESSARY;
2998 }
2999
3000#ifdef BCM_VLAN
f22828e8
MC		 3001 if (hw_vlan)
3002 vlan_hwaccel_receive_skb(skb, bp->vlgrp, vtag);
b6016b76
MC		 3003 else
3004#endif
3005 netif_receive_skb(skb);
3006
b6016b76
MC		 3007 rx_pkt++;
3008
3009next_rx:
b6016b76
MC		 3010 sw_cons = NEXT_RX_BD(sw_cons);
3011 sw_prod = NEXT_RX_BD(sw_prod);
3012
3013 if ((rx_pkt == budget))
3014 break;
f4e418f7
MC		 3015
3016 /* Refresh hw_cons to see if there is new work */
3017 if (sw_cons == hw_cons) {
35efa7c1 3018 hw_cons = bnx2_get_hw_rx_cons(bnapi);
f4e418f7
MC		 3019 rmb();
3020 }
b6016b76 3021 }
bb4f98ab
MC		 3022 rxr->rx_cons = sw_cons;
3023 rxr->rx_prod = sw_prod;
b6016b76 3024
1db82f2a 3025 if (pg_ring_used)
bb4f98ab 3026 REG_WR16(bp, rxr->rx_pg_bidx_addr, rxr->rx_pg_prod);
1db82f2a 3027
bb4f98ab 3028 REG_WR16(bp, rxr->rx_bidx_addr, sw_prod);
b6016b76 3029
bb4f98ab 3030 REG_WR(bp, rxr->rx_bseq_addr, rxr->rx_prod_bseq);
b6016b76
MC		 3031
3032 mmiowb();
3033
3034 return rx_pkt;
3035
3036}
3037
3038/* MSI ISR - The only difference between this and the INTx ISR
3039 * is that the MSI interrupt is always serviced.
3040 */
3041static irqreturn_t
7d12e780 3042bnx2_msi(int irq, void *dev_instance)
b6016b76 3043{
f0ea2e63
MC		 3044 struct bnx2_napi *bnapi = dev_instance;
3045 struct bnx2 *bp = bnapi->bp;
3046 struct net_device *dev = bp->dev;
b6016b76 3047
43e80b89 3048 prefetch(bnapi->status_blk.msi);
b6016b76
MC		 3049 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3050 BNX2_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM |
3051 BNX2_PCICFG_INT_ACK_CMD_MASK_INT);
3052
3053 /* Return here if interrupt is disabled. */
73eef4cd
MC		 3054 if (unlikely(atomic_read(&bp->intr_sem) != 0))
3055 return IRQ_HANDLED;
b6016b76 3056
35efa7c1 3057 netif_rx_schedule(dev, &bnapi->napi);
b6016b76 3058
73eef4cd 3059 return IRQ_HANDLED;
b6016b76
MC		 3060}
3061
8e6a72c4
MC		 3062static irqreturn_t
3063bnx2_msi_1shot(int irq, void *dev_instance)
3064{
f0ea2e63
MC		 3065 struct bnx2_napi *bnapi = dev_instance;
3066 struct bnx2 *bp = bnapi->bp;
3067 struct net_device *dev = bp->dev;
8e6a72c4 3068
43e80b89 3069 prefetch(bnapi->status_blk.msi);
8e6a72c4
MC		 3070
3071 /* Return here if interrupt is disabled. */
3072 if (unlikely(atomic_read(&bp->intr_sem) != 0))
3073 return IRQ_HANDLED;
3074
35efa7c1 3075 netif_rx_schedule(dev, &bnapi->napi);
8e6a72c4
MC		 3076
3077 return IRQ_HANDLED;
3078}
3079
b6016b76 3080static irqreturn_t
7d12e780 3081bnx2_interrupt(int irq, void *dev_instance)
b6016b76 3082{
f0ea2e63
MC		 3083 struct bnx2_napi *bnapi = dev_instance;
3084 struct bnx2 *bp = bnapi->bp;
3085 struct net_device *dev = bp->dev;
43e80b89 3086 struct status_block *sblk = bnapi->status_blk.msi;
b6016b76
MC		 3087
3088 /* When using INTx, it is possible for the interrupt to arrive
3089 * at the CPU before the status block posted prior to the
3090 * interrupt. Reading a register will flush the status block.
3091 * When using MSI, the MSI message will always complete after
3092 * the status block write.
3093 */
35efa7c1 3094 if ((sblk->status_idx == bnapi->last_status_idx) &&
b6016b76
MC		 3095 (REG_RD(bp, BNX2_PCICFG_MISC_STATUS) &
3096 BNX2_PCICFG_MISC_STATUS_INTA_VALUE))
73eef4cd 3097 return IRQ_NONE;
b6016b76
MC		 3098
3099 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3100 BNX2_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM |
3101 BNX2_PCICFG_INT_ACK_CMD_MASK_INT);
3102
b8a7ce7b
MC		 3103 /* Read back to deassert IRQ immediately to avoid too many
3104 * spurious interrupts.
3105 */
3106 REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD);
3107
b6016b76 3108 /* Return here if interrupt is shared and is disabled. */
73eef4cd
MC		 3109 if (unlikely(atomic_read(&bp->intr_sem) != 0))
3110 return IRQ_HANDLED;
b6016b76 3111
35efa7c1
MC		 3112 if (netif_rx_schedule_prep(dev, &bnapi->napi)) {
3113 bnapi->last_status_idx = sblk->status_idx;
3114 __netif_rx_schedule(dev, &bnapi->napi);
b8a7ce7b 3115 }
b6016b76 3116
73eef4cd 3117 return IRQ_HANDLED;
b6016b76
MC		 3118}
3119
f4e418f7 3120static inline int
43e80b89 3121bnx2_has_fast_work(struct bnx2_napi *bnapi)
f4e418f7 3122{
35e9010b 3123 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
bb4f98ab 3124 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
f4e418f7 3125
bb4f98ab 3126 if ((bnx2_get_hw_rx_cons(bnapi) != rxr->rx_cons) ||
35e9010b 3127 (bnx2_get_hw_tx_cons(bnapi) != txr->hw_tx_cons))
f4e418f7 3128 return 1;
43e80b89
MC		 3129 return 0;
3130}
3131
3132#define STATUS_ATTN_EVENTS (STATUS_ATTN_BITS_LINK_STATE | \
3133 STATUS_ATTN_BITS_TIMER_ABORT)
3134
3135static inline int
3136bnx2_has_work(struct bnx2_napi *bnapi)
3137{
3138 struct status_block *sblk = bnapi->status_blk.msi;
3139
3140 if (bnx2_has_fast_work(bnapi))
3141 return 1;
f4e418f7 3142
da3e4fbe
MC		 3143 if ((sblk->status_attn_bits & STATUS_ATTN_EVENTS) !=
3144 (sblk->status_attn_bits_ack & STATUS_ATTN_EVENTS))
f4e418f7
MC		 3145 return 1;
3146
3147 return 0;
3148}
3149
43e80b89 3150static void bnx2_poll_link(struct bnx2 *bp, struct bnx2_napi *bnapi)
b6016b76 3151{
43e80b89 3152 struct status_block *sblk = bnapi->status_blk.msi;
da3e4fbe
MC		 3153 u32 status_attn_bits = sblk->status_attn_bits;
3154 u32 status_attn_bits_ack = sblk->status_attn_bits_ack;
b6016b76 3155
da3e4fbe
MC		 3156 if ((status_attn_bits & STATUS_ATTN_EVENTS) !=
3157 (status_attn_bits_ack & STATUS_ATTN_EVENTS)) {
b6016b76 3158
35efa7c1 3159 bnx2_phy_int(bp, bnapi);
bf5295bb
MC		 3160
3161 /* This is needed to take care of transient status
3162 * during link changes.
3163 */
3164 REG_WR(bp, BNX2_HC_COMMAND,
3165 bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT);
3166 REG_RD(bp, BNX2_HC_COMMAND);
b6016b76 3167 }
43e80b89
MC		 3168}
3169
3170static int bnx2_poll_work(struct bnx2 *bp, struct bnx2_napi *bnapi,
3171 int work_done, int budget)
3172{
3173 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
3174 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
b6016b76 3175
35e9010b 3176 if (bnx2_get_hw_tx_cons(bnapi) != txr->hw_tx_cons)
57851d84 3177 bnx2_tx_int(bp, bnapi, 0);
b6016b76 3178
bb4f98ab 3179 if (bnx2_get_hw_rx_cons(bnapi) != rxr->rx_cons)
35efa7c1 3180 work_done += bnx2_rx_int(bp, bnapi, budget - work_done);
6aa20a22 3181
6f535763
DM		 3182 return work_done;
3183}
3184
f0ea2e63
MC		 3185static int bnx2_poll_msix(struct napi_struct *napi, int budget)
3186{
3187 struct bnx2_napi *bnapi = container_of(napi, struct bnx2_napi, napi);
3188 struct bnx2 *bp = bnapi->bp;
3189 int work_done = 0;
3190 struct status_block_msix *sblk = bnapi->status_blk.msix;
3191
3192 while (1) {
3193 work_done = bnx2_poll_work(bp, bnapi, work_done, budget);
3194 if (unlikely(work_done >= budget))
3195 break;
3196
3197 bnapi->last_status_idx = sblk->status_idx;
3198 /* status idx must be read before checking for more work. */
3199 rmb();
3200 if (likely(!bnx2_has_fast_work(bnapi))) {
3201
3202 netif_rx_complete(bp->dev, napi);
3203 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, bnapi->int_num |
3204 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
3205 bnapi->last_status_idx);
3206 break;
3207 }
3208 }
3209 return work_done;
3210}
3211
6f535763
DM		 3212static int bnx2_poll(struct napi_struct *napi, int budget)
3213{
35efa7c1
MC		 3214 struct bnx2_napi *bnapi = container_of(napi, struct bnx2_napi, napi);
3215 struct bnx2 *bp = bnapi->bp;
6f535763 3216 int work_done = 0;
43e80b89 3217 struct status_block *sblk = bnapi->status_blk.msi;
6f535763
DM		 3218
3219 while (1) {
43e80b89
MC		 3220 bnx2_poll_link(bp, bnapi);
3221
35efa7c1 3222 work_done = bnx2_poll_work(bp, bnapi, work_done, budget);
f4e418f7 3223
6f535763
DM		 3224 if (unlikely(work_done >= budget))
3225 break;
3226
35efa7c1 3227 /* bnapi->last_status_idx is used below to tell the hw how
6dee6421
MC		 3228 * much work has been processed, so we must read it before
3229 * checking for more work.
3230 */
35efa7c1 3231 bnapi->last_status_idx = sblk->status_idx;
6dee6421 3232 rmb();
35efa7c1 3233 if (likely(!bnx2_has_work(bnapi))) {
6f535763 3234 netif_rx_complete(bp->dev, napi);
f86e82fb 3235 if (likely(bp->flags & BNX2_FLAG_USING_MSI_OR_MSIX)) {
6f535763
DM		 3236 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3237 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
35efa7c1 3238 bnapi->last_status_idx);
6dee6421 3239 break;
6f535763 3240 }
1269a8a6
MC		 3241 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3242 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
6f535763 3243 BNX2_PCICFG_INT_ACK_CMD_MASK_INT |
35efa7c1 3244 bnapi->last_status_idx);
1269a8a6 3245
6f535763
DM		 3246 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD,
3247 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID |
35efa7c1 3248 bnapi->last_status_idx);
6f535763
DM		 3249 break;
3250 }
b6016b76
MC		 3251 }
3252
bea3348e 3253 return work_done;
b6016b76
MC		 3254}
3255
932ff279 3256/* Called with rtnl_lock from vlan functions and also netif_tx_lock
b6016b76
MC		 3257 * from set_multicast.
3258 */
3259static void
3260bnx2_set_rx_mode(struct net_device *dev)
3261{
972ec0d4 3262 struct bnx2 *bp = netdev_priv(dev);
b6016b76 3263 u32 rx_mode, sort_mode;
5fcaed01 3264 struct dev_addr_list *uc_ptr;
b6016b76 3265 int i;
b6016b76 3266
9f52b564
MC		 3267 if (!netif_running(dev))
3268 return;
3269
c770a65c 3270 spin_lock_bh(&bp->phy_lock);
b6016b76
MC		 3271
3272 rx_mode = bp->rx_mode & ~(BNX2_EMAC_RX_MODE_PROMISCUOUS |
3273 BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG);
3274 sort_mode = 1 | BNX2_RPM_SORT_USER0_BC_EN;
3275#ifdef BCM_VLAN
7c6337a1 3276 if (!bp->vlgrp && (bp->flags & BNX2_FLAG_CAN_KEEP_VLAN))
b6016b76 3277 rx_mode |= BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG;
b6016b76 3278#else
7c6337a1 3279 if (bp->flags & BNX2_FLAG_CAN_KEEP_VLAN)
e29054f9 3280 rx_mode |= BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG;
b6016b76
MC		 3281#endif
3282 if (dev->flags & IFF_PROMISC) {
3283 /* Promiscuous mode. */
3284 rx_mode |= BNX2_EMAC_RX_MODE_PROMISCUOUS;
7510873d
MC		 3285 sort_mode |= BNX2_RPM_SORT_USER0_PROM_EN |
3286 BNX2_RPM_SORT_USER0_PROM_VLAN;
b6016b76
MC		 3287 }
3288 else if (dev->flags & IFF_ALLMULTI) {
3289 for (i = 0; i < NUM_MC_HASH_REGISTERS; i++) {
3290 REG_WR(bp, BNX2_EMAC_MULTICAST_HASH0 + (i * 4),
3291 0xffffffff);
3292 }
3293 sort_mode |= BNX2_RPM_SORT_USER0_MC_EN;
3294 }
3295 else {
3296 /* Accept one or more multicast(s). */
3297 struct dev_mc_list *mclist;
3298 u32 mc_filter[NUM_MC_HASH_REGISTERS];
3299 u32 regidx;
3300 u32 bit;
3301 u32 crc;
3302
3303 memset(mc_filter, 0, 4 * NUM_MC_HASH_REGISTERS);
3304
3305 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
3306 i++, mclist = mclist->next) {
3307
3308 crc = ether_crc_le(ETH_ALEN, mclist->dmi_addr);
3309 bit = crc & 0xff;
3310 regidx = (bit & 0xe0) >> 5;
3311 bit &= 0x1f;
3312 mc_filter[regidx] |= (1 << bit);
3313 }
3314
3315 for (i = 0; i < NUM_MC_HASH_REGISTERS; i++) {
3316 REG_WR(bp, BNX2_EMAC_MULTICAST_HASH0 + (i * 4),
3317 mc_filter[i]);
3318 }
3319
3320 sort_mode |= BNX2_RPM_SORT_USER0_MC_HSH_EN;
3321 }
3322
5fcaed01
BL		 3323 uc_ptr = NULL;
3324 if (dev->uc_count > BNX2_MAX_UNICAST_ADDRESSES) {
3325 rx_mode |= BNX2_EMAC_RX_MODE_PROMISCUOUS;
3326 sort_mode |= BNX2_RPM_SORT_USER0_PROM_EN |
3327 BNX2_RPM_SORT_USER0_PROM_VLAN;
3328 } else if (!(dev->flags & IFF_PROMISC)) {
3329 uc_ptr = dev->uc_list;
3330
3331 /* Add all entries into to the match filter list */
3332 for (i = 0; i < dev->uc_count; i++) {
3333 bnx2_set_mac_addr(bp, uc_ptr->da_addr,
3334 i + BNX2_START_UNICAST_ADDRESS_INDEX);
3335 sort_mode |= (1 <<
3336 (i + BNX2_START_UNICAST_ADDRESS_INDEX));
3337 uc_ptr = uc_ptr->next;
3338 }
3339
3340 }
3341
b6016b76
MC		 3342 if (rx_mode != bp->rx_mode) {
3343 bp->rx_mode = rx_mode;
3344 REG_WR(bp, BNX2_EMAC_RX_MODE, rx_mode);
3345 }
3346
3347 REG_WR(bp, BNX2_RPM_SORT_USER0, 0x0);
3348 REG_WR(bp, BNX2_RPM_SORT_USER0, sort_mode);
3349 REG_WR(bp, BNX2_RPM_SORT_USER0, sort_mode | BNX2_RPM_SORT_USER0_ENA);
3350
c770a65c 3351 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 3352}
3353
3354static void
b491edd5 3355load_rv2p_fw(struct bnx2 *bp, __le32 *rv2p_code, u32 rv2p_code_len,
b6016b76
MC		 3356 u32 rv2p_proc)
3357{
3358 int i;
3359 u32 val;
3360
d25be1d3
MC		 3361 if (rv2p_proc == RV2P_PROC2 && CHIP_NUM(bp) == CHIP_NUM_5709) {
3362 val = le32_to_cpu(rv2p_code[XI_RV2P_PROC2_MAX_BD_PAGE_LOC]);
3363 val &= ~XI_RV2P_PROC2_BD_PAGE_SIZE_MSK;
3364 val |= XI_RV2P_PROC2_BD_PAGE_SIZE;
3365 rv2p_code[XI_RV2P_PROC2_MAX_BD_PAGE_LOC] = cpu_to_le32(val);
3366 }
b6016b76
MC		 3367
3368 for (i = 0; i < rv2p_code_len; i += 8) {
b491edd5 3369 REG_WR(bp, BNX2_RV2P_INSTR_HIGH, le32_to_cpu(*rv2p_code));
b6016b76 3370 rv2p_code++;
b491edd5 3371 REG_WR(bp, BNX2_RV2P_INSTR_LOW, le32_to_cpu(*rv2p_code));
b6016b76
MC		 3372 rv2p_code++;
3373
3374 if (rv2p_proc == RV2P_PROC1) {
3375 val = (i / 8) | BNX2_RV2P_PROC1_ADDR_CMD_RDWR;
3376 REG_WR(bp, BNX2_RV2P_PROC1_ADDR_CMD, val);
3377 }
3378 else {
3379 val = (i / 8) | BNX2_RV2P_PROC2_ADDR_CMD_RDWR;
3380 REG_WR(bp, BNX2_RV2P_PROC2_ADDR_CMD, val);
3381 }
3382 }
3383
3384 /* Reset the processor, un-stall is done later. */
3385 if (rv2p_proc == RV2P_PROC1) {
3386 REG_WR(bp, BNX2_RV2P_COMMAND, BNX2_RV2P_COMMAND_PROC1_RESET);
3387 }
3388 else {
3389 REG_WR(bp, BNX2_RV2P_COMMAND, BNX2_RV2P_COMMAND_PROC2_RESET);
3390 }
3391}
3392
af3ee519 3393static int
10343cca 3394load_cpu_fw(struct bnx2 *bp, const struct cpu_reg *cpu_reg, struct fw_info *fw)
b6016b76
MC		 3395{
3396 u32 offset;
3397 u32 val;
af3ee519 3398 int rc;
b6016b76
MC		 3399
3400 /* Halt the CPU. */
2726d6e1 3401 val = bnx2_reg_rd_ind(bp, cpu_reg->mode);
b6016b76 3402 val |= cpu_reg->mode_value_halt;
2726d6e1
MC		 3403 bnx2_reg_wr_ind(bp, cpu_reg->mode, val);
3404 bnx2_reg_wr_ind(bp, cpu_reg->state, cpu_reg->state_value_clear);
b6016b76
MC		 3405
3406 /* Load the Text area. */
3407 offset = cpu_reg->spad_base + (fw->text_addr - cpu_reg->mips_view_base);
af3ee519 3408 if (fw->gz_text) {
b6016b76
MC		 3409 int j;
3410
ea1f8d5c
MC		 3411 rc = zlib_inflate_blob(fw->text, FW_BUF_SIZE, fw->gz_text,
3412 fw->gz_text_len);
3413 if (rc < 0)
b3448b0b 3414 return rc;
ea1f8d5c 3415
b6016b76 3416 for (j = 0; j < (fw->text_len / 4); j++, offset += 4) {
2726d6e1 3417 bnx2_reg_wr_ind(bp, offset, le32_to_cpu(fw->text[j]));
b6016b76
MC		 3418 }
3419 }
3420
3421 /* Load the Data area. */
3422 offset = cpu_reg->spad_base + (fw->data_addr - cpu_reg->mips_view_base);
3423 if (fw->data) {
3424 int j;
3425
3426 for (j = 0; j < (fw->data_len / 4); j++, offset += 4) {
2726d6e1 3427 bnx2_reg_wr_ind(bp, offset, fw->data[j]);
b6016b76
MC		 3428 }
3429 }
3430
3431 /* Load the SBSS area. */
3432 offset = cpu_reg->spad_base + (fw->sbss_addr - cpu_reg->mips_view_base);
ea1f8d5c 3433 if (fw->sbss_len) {
b6016b76
MC		 3434 int j;
3435
3436 for (j = 0; j < (fw->sbss_len / 4); j++, offset += 4) {
2726d6e1 3437 bnx2_reg_wr_ind(bp, offset, 0);
b6016b76
MC		 3438 }
3439 }
3440
3441 /* Load the BSS area. */
3442 offset = cpu_reg->spad_base + (fw->bss_addr - cpu_reg->mips_view_base);
ea1f8d5c 3443 if (fw->bss_len) {
b6016b76
MC		 3444 int j;
3445
3446 for (j = 0; j < (fw->bss_len/4); j++, offset += 4) {
2726d6e1 3447 bnx2_reg_wr_ind(bp, offset, 0);
b6016b76
MC		 3448 }
3449 }
3450
3451 /* Load the Read-Only area. */
3452 offset = cpu_reg->spad_base +
3453 (fw->rodata_addr - cpu_reg->mips_view_base);
3454 if (fw->rodata) {
3455 int j;
3456
3457 for (j = 0; j < (fw->rodata_len / 4); j++, offset += 4) {
2726d6e1 3458 bnx2_reg_wr_ind(bp, offset, fw->rodata[j]);
b6016b76
MC		 3459 }
3460 }
3461
3462 /* Clear the pre-fetch instruction. */
2726d6e1
MC		 3463 bnx2_reg_wr_ind(bp, cpu_reg->inst, 0);
3464 bnx2_reg_wr_ind(bp, cpu_reg->pc, fw->start_addr);
b6016b76
MC		 3465
3466 /* Start the CPU. */
2726d6e1 3467 val = bnx2_reg_rd_ind(bp, cpu_reg->mode);
b6016b76 3468 val &= ~cpu_reg->mode_value_halt;
2726d6e1
MC		 3469 bnx2_reg_wr_ind(bp, cpu_reg->state, cpu_reg->state_value_clear);
3470 bnx2_reg_wr_ind(bp, cpu_reg->mode, val);
af3ee519
MC		 3471
3472 return 0;
b6016b76
MC		 3473}
3474
fba9fe91 3475static int
b6016b76
MC		 3476bnx2_init_cpus(struct bnx2 *bp)
3477{
af3ee519 3478 struct fw_info *fw;
110d0ef9
MC		 3479 int rc, rv2p_len;
3480 void *text, *rv2p;
b6016b76
MC		 3481
3482 /* Initialize the RV2P processor. */
b3448b0b
DV		 3483 text = vmalloc(FW_BUF_SIZE);
3484 if (!text)
3485 return -ENOMEM;
110d0ef9
MC		 3486 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
3487 rv2p = bnx2_xi_rv2p_proc1;
3488 rv2p_len = sizeof(bnx2_xi_rv2p_proc1);
3489 } else {
3490 rv2p = bnx2_rv2p_proc1;
3491 rv2p_len = sizeof(bnx2_rv2p_proc1);
3492 }
3493 rc = zlib_inflate_blob(text, FW_BUF_SIZE, rv2p, rv2p_len);
ea1f8d5c 3494 if (rc < 0)
fba9fe91 3495 goto init_cpu_err;
ea1f8d5c 3496
b3448b0b 3497 load_rv2p_fw(bp, text, rc /* == len */, RV2P_PROC1);
fba9fe91 3498
110d0ef9
MC		 3499 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
3500 rv2p = bnx2_xi_rv2p_proc2;
3501 rv2p_len = sizeof(bnx2_xi_rv2p_proc2);
3502 } else {
3503 rv2p = bnx2_rv2p_proc2;
3504 rv2p_len = sizeof(bnx2_rv2p_proc2);
3505 }
3506 rc = zlib_inflate_blob(text, FW_BUF_SIZE, rv2p, rv2p_len);
ea1f8d5c 3507 if (rc < 0)
fba9fe91 3508 goto init_cpu_err;
ea1f8d5c 3509
b3448b0b 3510 load_rv2p_fw(bp, text, rc /* == len */, RV2P_PROC2);
b6016b76
MC		 3511
3512 /* Initialize the RX Processor. */
d43584c8
MC		 3513 if (CHIP_NUM(bp) == CHIP_NUM_5709)
3514 fw = &bnx2_rxp_fw_09;
3515 else
3516 fw = &bnx2_rxp_fw_06;
fba9fe91 3517
ea1f8d5c 3518 fw->text = text;
10343cca 3519 rc = load_cpu_fw(bp, &cpu_reg_rxp, fw);
fba9fe91
MC		 3520 if (rc)
3521 goto init_cpu_err;
3522
b6016b76 3523 /* Initialize the TX Processor. */
d43584c8
MC		 3524 if (CHIP_NUM(bp) == CHIP_NUM_5709)
3525 fw = &bnx2_txp_fw_09;
3526 else
3527 fw = &bnx2_txp_fw_06;
fba9fe91 3528
ea1f8d5c 3529 fw->text = text;
10343cca 3530 rc = load_cpu_fw(bp, &cpu_reg_txp, fw);
fba9fe91
MC		 3531 if (rc)
3532 goto init_cpu_err;
3533
b6016b76 3534 /* Initialize the TX Patch-up Processor. */
d43584c8
MC		 3535 if (CHIP_NUM(bp) == CHIP_NUM_5709)
3536 fw = &bnx2_tpat_fw_09;
3537 else
3538 fw = &bnx2_tpat_fw_06;
fba9fe91 3539
ea1f8d5c 3540 fw->text = text;
10343cca 3541 rc = load_cpu_fw(bp, &cpu_reg_tpat, fw);
fba9fe91
MC		 3542 if (rc)
3543 goto init_cpu_err;
3544
b6016b76 3545 /* Initialize the Completion Processor. */
d43584c8
MC		 3546 if (CHIP_NUM(bp) == CHIP_NUM_5709)
3547 fw = &bnx2_com_fw_09;
3548 else
3549 fw = &bnx2_com_fw_06;
fba9fe91 3550
ea1f8d5c 3551 fw->text = text;
10343cca 3552 rc = load_cpu_fw(bp, &cpu_reg_com, fw);
fba9fe91
MC		 3553 if (rc)
3554 goto init_cpu_err;
3555
d43584c8 3556 /* Initialize the Command Processor. */
110d0ef9 3557 if (CHIP_NUM(bp) == CHIP_NUM_5709)
d43584c8 3558 fw = &bnx2_cp_fw_09;
110d0ef9
MC		 3559 else
3560 fw = &bnx2_cp_fw_06;
3561
3562 fw->text = text;
10343cca 3563 rc = load_cpu_fw(bp, &cpu_reg_cp, fw);
b6016b76 3564
fba9fe91 3565init_cpu_err:
ea1f8d5c 3566 vfree(text);
fba9fe91 3567 return rc;
b6016b76
MC		 3568}
3569
3570static int
829ca9a3 3571bnx2_set_power_state(struct bnx2 *bp, pci_power_t state)
b6016b76
MC		 3572{
3573 u16 pmcsr;
3574
3575 pci_read_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL, &pmcsr);
3576
3577 switch (state) {
829ca9a3 3578 case PCI_D0: {
b6016b76
MC		 3579 u32 val;
3580
3581 pci_write_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL,
3582 (pmcsr & ~PCI_PM_CTRL_STATE_MASK) |
3583 PCI_PM_CTRL_PME_STATUS);
3584
3585 if (pmcsr & PCI_PM_CTRL_STATE_MASK)
3586 /* delay required during transition out of D3hot */
3587 msleep(20);
3588
3589 val = REG_RD(bp, BNX2_EMAC_MODE);
3590 val |= BNX2_EMAC_MODE_MPKT_RCVD | BNX2_EMAC_MODE_ACPI_RCVD;
3591 val &= ~BNX2_EMAC_MODE_MPKT;
3592 REG_WR(bp, BNX2_EMAC_MODE, val);
3593
3594 val = REG_RD(bp, BNX2_RPM_CONFIG);
3595 val &= ~BNX2_RPM_CONFIG_ACPI_ENA;
3596 REG_WR(bp, BNX2_RPM_CONFIG, val);
3597 break;
3598 }
829ca9a3 3599 case PCI_D3hot: {
b6016b76
MC		 3600 int i;
3601 u32 val, wol_msg;
3602
3603 if (bp->wol) {
3604 u32 advertising;
3605 u8 autoneg;
3606
3607 autoneg = bp->autoneg;
3608 advertising = bp->advertising;
3609
239cd343
MC		 3610 if (bp->phy_port == PORT_TP) {
3611 bp->autoneg = AUTONEG_SPEED;
3612 bp->advertising = ADVERTISED_10baseT_Half |
3613 ADVERTISED_10baseT_Full |
3614 ADVERTISED_100baseT_Half |
3615 ADVERTISED_100baseT_Full |
3616 ADVERTISED_Autoneg;
3617 }
b6016b76 3618
239cd343
MC		 3619 spin_lock_bh(&bp->phy_lock);
3620 bnx2_setup_phy(bp, bp->phy_port);
3621 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 3622
3623 bp->autoneg = autoneg;
3624 bp->advertising = advertising;
3625
5fcaed01 3626 bnx2_set_mac_addr(bp, bp->dev->dev_addr, 0);
b6016b76
MC		 3627
3628 val = REG_RD(bp, BNX2_EMAC_MODE);
3629
3630 /* Enable port mode. */
3631 val &= ~BNX2_EMAC_MODE_PORT;
239cd343 3632 val |= BNX2_EMAC_MODE_MPKT_RCVD |
b6016b76 3633 BNX2_EMAC_MODE_ACPI_RCVD |
b6016b76 3634 BNX2_EMAC_MODE_MPKT;
239cd343
MC		 3635 if (bp->phy_port == PORT_TP)
3636 val |= BNX2_EMAC_MODE_PORT_MII;
3637 else {
3638 val |= BNX2_EMAC_MODE_PORT_GMII;
3639 if (bp->line_speed == SPEED_2500)
3640 val |= BNX2_EMAC_MODE_25G_MODE;
3641 }
b6016b76
MC		 3642
3643 REG_WR(bp, BNX2_EMAC_MODE, val);
3644
3645 /* receive all multicast */
3646 for (i = 0; i < NUM_MC_HASH_REGISTERS; i++) {
3647 REG_WR(bp, BNX2_EMAC_MULTICAST_HASH0 + (i * 4),
3648 0xffffffff);
3649 }
3650 REG_WR(bp, BNX2_EMAC_RX_MODE,
3651 BNX2_EMAC_RX_MODE_SORT_MODE);
3652
3653 val = 1 | BNX2_RPM_SORT_USER0_BC_EN |
3654 BNX2_RPM_SORT_USER0_MC_EN;
3655 REG_WR(bp, BNX2_RPM_SORT_USER0, 0x0);
3656 REG_WR(bp, BNX2_RPM_SORT_USER0, val);
3657 REG_WR(bp, BNX2_RPM_SORT_USER0, val |
3658 BNX2_RPM_SORT_USER0_ENA);
3659
3660 /* Need to enable EMAC and RPM for WOL. */
3661 REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS,
3662 BNX2_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE |
3663 BNX2_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE |
3664 BNX2_MISC_ENABLE_SET_BITS_EMAC_ENABLE);
3665
3666 val = REG_RD(bp, BNX2_RPM_CONFIG);
3667 val &= ~BNX2_RPM_CONFIG_ACPI_ENA;
3668 REG_WR(bp, BNX2_RPM_CONFIG, val);
3669
3670 wol_msg = BNX2_DRV_MSG_CODE_SUSPEND_WOL;
3671 }
3672 else {
3673 wol_msg = BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL;
3674 }
3675
f86e82fb 3676 if (!(bp->flags & BNX2_FLAG_NO_WOL))
a2f13890
MC		 3677 bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT3 | wol_msg,
3678 1, 0);
b6016b76
MC		 3679
3680 pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
3681 if ((CHIP_ID(bp) == CHIP_ID_5706_A0) ||
3682 (CHIP_ID(bp) == CHIP_ID_5706_A1)) {
3683
3684 if (bp->wol)
3685 pmcsr |= 3;
3686 }
3687 else {
3688 pmcsr |= 3;
3689 }
3690 if (bp->wol) {
3691 pmcsr |= PCI_PM_CTRL_PME_ENABLE;
3692 }
3693 pci_write_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL,
3694 pmcsr);
3695
3696 /* No more memory access after this point until
3697 * device is brought back to D0.
3698 */
3699 udelay(50);
3700 break;
3701 }
3702 default:
3703 return -EINVAL;
3704 }
3705 return 0;
3706}
3707
3708static int
3709bnx2_acquire_nvram_lock(struct bnx2 *bp)
3710{
3711 u32 val;
3712 int j;
3713
3714 /* Request access to the flash interface. */
3715 REG_WR(bp, BNX2_NVM_SW_ARB, BNX2_NVM_SW_ARB_ARB_REQ_SET2);
3716 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
3717 val = REG_RD(bp, BNX2_NVM_SW_ARB);
3718 if (val & BNX2_NVM_SW_ARB_ARB_ARB2)
3719 break;
3720
3721 udelay(5);
3722 }
3723
3724 if (j >= NVRAM_TIMEOUT_COUNT)
3725 return -EBUSY;
3726
3727 return 0;
3728}
3729
3730static int
3731bnx2_release_nvram_lock(struct bnx2 *bp)
3732{
3733 int j;
3734 u32 val;
3735
3736 /* Relinquish nvram interface. */
3737 REG_WR(bp, BNX2_NVM_SW_ARB, BNX2_NVM_SW_ARB_ARB_REQ_CLR2);
3738
3739 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
3740 val = REG_RD(bp, BNX2_NVM_SW_ARB);
3741 if (!(val & BNX2_NVM_SW_ARB_ARB_ARB2))
3742 break;
3743
3744 udelay(5);
3745 }
3746
3747 if (j >= NVRAM_TIMEOUT_COUNT)
3748 return -EBUSY;
3749
3750 return 0;
3751}
3752
3753
3754static int
3755bnx2_enable_nvram_write(struct bnx2 *bp)
3756{
3757 u32 val;
3758
3759 val = REG_RD(bp, BNX2_MISC_CFG);
3760 REG_WR(bp, BNX2_MISC_CFG, val | BNX2_MISC_CFG_NVM_WR_EN_PCI);
3761
e30372c9 3762 if (bp->flash_info->flags & BNX2_NV_WREN) {
b6016b76
MC		 3763 int j;
3764
3765 REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE);
3766 REG_WR(bp, BNX2_NVM_COMMAND,
3767 BNX2_NVM_COMMAND_WREN | BNX2_NVM_COMMAND_DOIT);
3768
3769 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
3770 udelay(5);
3771
3772 val = REG_RD(bp, BNX2_NVM_COMMAND);
3773 if (val & BNX2_NVM_COMMAND_DONE)
3774 break;
3775 }
3776
3777 if (j >= NVRAM_TIMEOUT_COUNT)
3778 return -EBUSY;
3779 }
3780 return 0;
3781}
3782
3783static void
3784bnx2_disable_nvram_write(struct bnx2 *bp)
3785{
3786 u32 val;
3787
3788 val = REG_RD(bp, BNX2_MISC_CFG);
3789 REG_WR(bp, BNX2_MISC_CFG, val & ~BNX2_MISC_CFG_NVM_WR_EN);
3790}
3791
3792
3793static void
3794bnx2_enable_nvram_access(struct bnx2 *bp)
3795{
3796 u32 val;
3797
3798 val = REG_RD(bp, BNX2_NVM_ACCESS_ENABLE);
3799 /* Enable both bits, even on read. */
6aa20a22 3800 REG_WR(bp, BNX2_NVM_ACCESS_ENABLE,
b6016b76
MC		 3801 val | BNX2_NVM_ACCESS_ENABLE_EN | BNX2_NVM_ACCESS_ENABLE_WR_EN);
3802}
3803
3804static void
3805bnx2_disable_nvram_access(struct bnx2 *bp)
3806{
3807 u32 val;
3808
3809 val = REG_RD(bp, BNX2_NVM_ACCESS_ENABLE);
3810 /* Disable both bits, even after read. */
6aa20a22 3811 REG_WR(bp, BNX2_NVM_ACCESS_ENABLE,
b6016b76
MC		 3812 val & ~(BNX2_NVM_ACCESS_ENABLE_EN |
3813 BNX2_NVM_ACCESS_ENABLE_WR_EN));
3814}
3815
3816static int
3817bnx2_nvram_erase_page(struct bnx2 *bp, u32 offset)
3818{
3819 u32 cmd;
3820 int j;
3821
e30372c9 3822 if (bp->flash_info->flags & BNX2_NV_BUFFERED)
b6016b76
MC		 3823 /* Buffered flash, no erase needed */
3824 return 0;
3825
3826 /* Build an erase command */
3827 cmd = BNX2_NVM_COMMAND_ERASE | BNX2_NVM_COMMAND_WR |
3828 BNX2_NVM_COMMAND_DOIT;
3829
3830 /* Need to clear DONE bit separately. */
3831 REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE);
3832
3833 /* Address of the NVRAM to read from. */
3834 REG_WR(bp, BNX2_NVM_ADDR, offset & BNX2_NVM_ADDR_NVM_ADDR_VALUE);
3835
3836 /* Issue an erase command. */
3837 REG_WR(bp, BNX2_NVM_COMMAND, cmd);
3838
3839 /* Wait for completion. */
3840 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
3841 u32 val;
3842
3843 udelay(5);
3844
3845 val = REG_RD(bp, BNX2_NVM_COMMAND);
3846 if (val & BNX2_NVM_COMMAND_DONE)
3847 break;
3848 }
3849
3850 if (j >= NVRAM_TIMEOUT_COUNT)
3851 return -EBUSY;
3852
3853 return 0;
3854}
3855
3856static int
3857bnx2_nvram_read_dword(struct bnx2 *bp, u32 offset, u8 *ret_val, u32 cmd_flags)
3858{
3859 u32 cmd;
3860 int j;
3861
3862 /* Build the command word. */
3863 cmd = BNX2_NVM_COMMAND_DOIT | cmd_flags;
3864
e30372c9
MC		 3865 /* Calculate an offset of a buffered flash, not needed for 5709. */
3866 if (bp->flash_info->flags & BNX2_NV_TRANSLATE) {
b6016b76
MC		 3867 offset = ((offset / bp->flash_info->page_size) <<
3868 bp->flash_info->page_bits) +
3869 (offset % bp->flash_info->page_size);
3870 }
3871
3872 /* Need to clear DONE bit separately. */
3873 REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE);
3874
3875 /* Address of the NVRAM to read from. */
3876 REG_WR(bp, BNX2_NVM_ADDR, offset & BNX2_NVM_ADDR_NVM_ADDR_VALUE);
3877
3878 /* Issue a read command. */
3879 REG_WR(bp, BNX2_NVM_COMMAND, cmd);
3880
3881 /* Wait for completion. */
3882 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
3883 u32 val;
3884
3885 udelay(5);
3886
3887 val = REG_RD(bp, BNX2_NVM_COMMAND);
3888 if (val & BNX2_NVM_COMMAND_DONE) {
b491edd5
AV		 3889 __be32 v = cpu_to_be32(REG_RD(bp, BNX2_NVM_READ));
3890 memcpy(ret_val, &v, 4);
b6016b76
MC		 3891 break;
3892 }
3893 }
3894 if (j >= NVRAM_TIMEOUT_COUNT)
3895 return -EBUSY;
3896
3897 return 0;
3898}
3899
3900
3901static int
3902bnx2_nvram_write_dword(struct bnx2 *bp, u32 offset, u8 *val, u32 cmd_flags)
3903{
b491edd5
AV		 3904 u32 cmd;
3905 __be32 val32;
b6016b76
MC		 3906 int j;
3907
3908 /* Build the command word. */
3909 cmd = BNX2_NVM_COMMAND_DOIT | BNX2_NVM_COMMAND_WR | cmd_flags;
3910
e30372c9
MC		 3911 /* Calculate an offset of a buffered flash, not needed for 5709. */
3912 if (bp->flash_info->flags & BNX2_NV_TRANSLATE) {
b6016b76
MC		 3913 offset = ((offset / bp->flash_info->page_size) <<
3914 bp->flash_info->page_bits) +
3915 (offset % bp->flash_info->page_size);
3916 }
3917
3918 /* Need to clear DONE bit separately. */
3919 REG_WR(bp, BNX2_NVM_COMMAND, BNX2_NVM_COMMAND_DONE);
3920
3921 memcpy(&val32, val, 4);
b6016b76
MC		 3922
3923 /* Write the data. */
b491edd5 3924 REG_WR(bp, BNX2_NVM_WRITE, be32_to_cpu(val32));
b6016b76
MC		 3925
3926 /* Address of the NVRAM to write to. */
3927 REG_WR(bp, BNX2_NVM_ADDR, offset & BNX2_NVM_ADDR_NVM_ADDR_VALUE);
3928
3929 /* Issue the write command. */
3930 REG_WR(bp, BNX2_NVM_COMMAND, cmd);
3931
3932 /* Wait for completion. */
3933 for (j = 0; j < NVRAM_TIMEOUT_COUNT; j++) {
3934 udelay(5);
3935
3936 if (REG_RD(bp, BNX2_NVM_COMMAND) & BNX2_NVM_COMMAND_DONE)
3937 break;
3938 }
3939 if (j >= NVRAM_TIMEOUT_COUNT)
3940 return -EBUSY;
3941
3942 return 0;
3943}
3944
3945static int
3946bnx2_init_nvram(struct bnx2 *bp)
3947{
3948 u32 val;
e30372c9 3949 int j, entry_count, rc = 0;
b6016b76
MC		 3950 struct flash_spec *flash;
3951
e30372c9
MC		 3952 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
3953 bp->flash_info = &flash_5709;
3954 goto get_flash_size;
3955 }
3956
b6016b76
MC		 3957 /* Determine the selected interface. */
3958 val = REG_RD(bp, BNX2_NVM_CFG1);
3959
ff8ac609 3960 entry_count = ARRAY_SIZE(flash_table);
b6016b76 3961
b6016b76
MC		 3962 if (val & 0x40000000) {
3963
3964 /* Flash interface has been reconfigured */
3965 for (j = 0, flash = &flash_table[0]; j < entry_count;
37137709
MC		 3966 j++, flash++) {
3967 if ((val & FLASH_BACKUP_STRAP_MASK) ==
3968 (flash->config1 & FLASH_BACKUP_STRAP_MASK)) {
b6016b76
MC		 3969 bp->flash_info = flash;
3970 break;
3971 }
3972 }
3973 }
3974 else {
37137709 3975 u32 mask;
b6016b76
MC		 3976 /* Not yet been reconfigured */
3977
37137709
MC		 3978 if (val & (1 << 23))
3979 mask = FLASH_BACKUP_STRAP_MASK;
3980 else
3981 mask = FLASH_STRAP_MASK;
3982
b6016b76
MC		 3983 for (j = 0, flash = &flash_table[0]; j < entry_count;
3984 j++, flash++) {
3985
37137709 3986 if ((val & mask) == (flash->strapping & mask)) {
b6016b76
MC		 3987 bp->flash_info = flash;
3988
3989 /* Request access to the flash interface. */
3990 if ((rc = bnx2_acquire_nvram_lock(bp)) != 0)
3991 return rc;
3992
3993 /* Enable access to flash interface */
3994 bnx2_enable_nvram_access(bp);
3995
3996 /* Reconfigure the flash interface */
3997 REG_WR(bp, BNX2_NVM_CFG1, flash->config1);
3998 REG_WR(bp, BNX2_NVM_CFG2, flash->config2);
3999 REG_WR(bp, BNX2_NVM_CFG3, flash->config3);
4000 REG_WR(bp, BNX2_NVM_WRITE1, flash->write1);
4001
4002 /* Disable access to flash interface */
4003 bnx2_disable_nvram_access(bp);
4004 bnx2_release_nvram_lock(bp);
4005
4006 break;
4007 }
4008 }
4009 } /* if (val & 0x40000000) */
4010
4011 if (j == entry_count) {
4012 bp->flash_info = NULL;
2f23c523 4013 printk(KERN_ALERT PFX "Unknown flash/EEPROM type.\n");
1122db71 4014 return -ENODEV;
b6016b76
MC		 4015 }
4016
e30372c9 4017get_flash_size:
2726d6e1 4018 val = bnx2_shmem_rd(bp, BNX2_SHARED_HW_CFG_CONFIG2);
1122db71
MC		 4019 val &= BNX2_SHARED_HW_CFG2_NVM_SIZE_MASK;
4020 if (val)
4021 bp->flash_size = val;
4022 else
4023 bp->flash_size = bp->flash_info->total_size;
4024
b6016b76
MC		 4025 return rc;
4026}
4027
4028static int
4029bnx2_nvram_read(struct bnx2 *bp, u32 offset, u8 *ret_buf,
4030 int buf_size)
4031{
4032 int rc = 0;
4033 u32 cmd_flags, offset32, len32, extra;
4034
4035 if (buf_size == 0)
4036 return 0;
4037
4038 /* Request access to the flash interface. */
4039 if ((rc = bnx2_acquire_nvram_lock(bp)) != 0)
4040 return rc;
4041
4042 /* Enable access to flash interface */
4043 bnx2_enable_nvram_access(bp);
4044
4045 len32 = buf_size;
4046 offset32 = offset;
4047 extra = 0;
4048
4049 cmd_flags = 0;
4050
4051 if (offset32 & 3) {
4052 u8 buf[4];
4053 u32 pre_len;
4054
4055 offset32 &= ~3;
4056 pre_len = 4 - (offset & 3);
4057
4058 if (pre_len >= len32) {
4059 pre_len = len32;
4060 cmd_flags = BNX2_NVM_COMMAND_FIRST |
4061 BNX2_NVM_COMMAND_LAST;
4062 }
4063 else {
4064 cmd_flags = BNX2_NVM_COMMAND_FIRST;
4065 }
4066
4067 rc = bnx2_nvram_read_dword(bp, offset32, buf, cmd_flags);
4068
4069 if (rc)
4070 return rc;
4071
4072 memcpy(ret_buf, buf + (offset & 3), pre_len);
4073
4074 offset32 += 4;
4075 ret_buf += pre_len;
4076 len32 -= pre_len;
4077 }
4078 if (len32 & 3) {
4079 extra = 4 - (len32 & 3);
4080 len32 = (len32 + 4) & ~3;
4081 }
4082
4083 if (len32 == 4) {
4084 u8 buf[4];
4085
4086 if (cmd_flags)
4087 cmd_flags = BNX2_NVM_COMMAND_LAST;
4088 else
4089 cmd_flags = BNX2_NVM_COMMAND_FIRST |
4090 BNX2_NVM_COMMAND_LAST;
4091
4092 rc = bnx2_nvram_read_dword(bp, offset32, buf, cmd_flags);
4093
4094 memcpy(ret_buf, buf, 4 - extra);
4095 }
4096 else if (len32 > 0) {
4097 u8 buf[4];
4098
4099 /* Read the first word. */
4100 if (cmd_flags)
4101 cmd_flags = 0;
4102 else
4103 cmd_flags = BNX2_NVM_COMMAND_FIRST;
4104
4105 rc = bnx2_nvram_read_dword(bp, offset32, ret_buf, cmd_flags);
4106
4107 /* Advance to the next dword. */
4108 offset32 += 4;
4109 ret_buf += 4;
4110 len32 -= 4;
4111
4112 while (len32 > 4 && rc == 0) {
4113 rc = bnx2_nvram_read_dword(bp, offset32, ret_buf, 0);
4114
4115 /* Advance to the next dword. */
4116 offset32 += 4;
4117 ret_buf += 4;
4118 len32 -= 4;
4119 }
4120
4121 if (rc)
4122 return rc;
4123
4124 cmd_flags = BNX2_NVM_COMMAND_LAST;
4125 rc = bnx2_nvram_read_dword(bp, offset32, buf, cmd_flags);
4126
4127 memcpy(ret_buf, buf, 4 - extra);
4128 }
4129
4130 /* Disable access to flash interface */
4131 bnx2_disable_nvram_access(bp);
4132
4133 bnx2_release_nvram_lock(bp);
4134
4135 return rc;
4136}
4137
4138static int
4139bnx2_nvram_write(struct bnx2 *bp, u32 offset, u8 *data_buf,
4140 int buf_size)
4141{
4142 u32 written, offset32, len32;
e6be763f 4143 u8 *buf, start[4], end[4], *align_buf = NULL, *flash_buffer = NULL;
b6016b76
MC		 4144 int rc = 0;
4145 int align_start, align_end;
4146
4147 buf = data_buf;
4148 offset32 = offset;
4149 len32 = buf_size;
4150 align_start = align_end = 0;
4151
4152 if ((align_start = (offset32 & 3))) {
4153 offset32 &= ~3;
c873879c
MC		 4154 len32 += align_start;
4155 if (len32 < 4)
4156 len32 = 4;
b6016b76
MC		 4157 if ((rc = bnx2_nvram_read(bp, offset32, start, 4)))
4158 return rc;
4159 }
4160
4161 if (len32 & 3) {
c873879c
MC		 4162 align_end = 4 - (len32 & 3);
4163 len32 += align_end;
4164 if ((rc = bnx2_nvram_read(bp, offset32 + len32 - 4, end, 4)))
4165 return rc;
b6016b76
MC		 4166 }
4167
4168 if (align_start || align_end) {
e6be763f
MC		 4169 align_buf = kmalloc(len32, GFP_KERNEL);
4170 if (align_buf == NULL)
b6016b76
MC		 4171 return -ENOMEM;
4172 if (align_start) {
e6be763f 4173 memcpy(align_buf, start, 4);
b6016b76
MC		 4174 }
4175 if (align_end) {
e6be763f 4176 memcpy(align_buf + len32 - 4, end, 4);
b6016b76 4177 }
e6be763f
MC		 4178 memcpy(align_buf + align_start, data_buf, buf_size);
4179 buf = align_buf;
b6016b76
MC		 4180 }
4181
e30372c9 4182 if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) {
ae181bc4
MC		 4183 flash_buffer = kmalloc(264, GFP_KERNEL);
4184 if (flash_buffer == NULL) {
4185 rc = -ENOMEM;
4186 goto nvram_write_end;
4187 }
4188 }
4189
b6016b76
MC		 4190 written = 0;
4191 while ((written < len32) && (rc == 0)) {
4192 u32 page_start, page_end, data_start, data_end;
4193 u32 addr, cmd_flags;
4194 int i;
b6016b76
MC		 4195
4196 /* Find the page_start addr */
4197 page_start = offset32 + written;
4198 page_start -= (page_start % bp->flash_info->page_size);
4199 /* Find the page_end addr */
4200 page_end = page_start + bp->flash_info->page_size;
4201 /* Find the data_start addr */
4202 data_start = (written == 0) ? offset32 : page_start;
4203 /* Find the data_end addr */
6aa20a22 4204 data_end = (page_end > offset32 + len32) ?
b6016b76
MC		 4205 (offset32 + len32) : page_end;
4206
4207 /* Request access to the flash interface. */
4208 if ((rc = bnx2_acquire_nvram_lock(bp)) != 0)
4209 goto nvram_write_end;
4210
4211 /* Enable access to flash interface */
4212 bnx2_enable_nvram_access(bp);
4213
4214 cmd_flags = BNX2_NVM_COMMAND_FIRST;
e30372c9 4215 if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) {
b6016b76
MC		 4216 int j;
4217
4218 /* Read the whole page into the buffer
4219 * (non-buffer flash only) */
4220 for (j = 0; j < bp->flash_info->page_size; j += 4) {
4221 if (j == (bp->flash_info->page_size - 4)) {
4222 cmd_flags |= BNX2_NVM_COMMAND_LAST;
4223 }
4224 rc = bnx2_nvram_read_dword(bp,
6aa20a22
JG		 4225 page_start + j,
4226 &flash_buffer[j],
b6016b76
MC		 4227 cmd_flags);
4228
4229 if (rc)
4230 goto nvram_write_end;
4231
4232 cmd_flags = 0;
4233 }
4234 }
4235
4236 /* Enable writes to flash interface (unlock write-protect) */
4237 if ((rc = bnx2_enable_nvram_write(bp)) != 0)
4238 goto nvram_write_end;
4239
b6016b76
MC		 4240 /* Loop to write back the buffer data from page_start to
4241 * data_start */
4242 i = 0;
e30372c9 4243 if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) {
c873879c
MC		 4244 /* Erase the page */
4245 if ((rc = bnx2_nvram_erase_page(bp, page_start)) != 0)
4246 goto nvram_write_end;
4247
4248 /* Re-enable the write again for the actual write */
4249 bnx2_enable_nvram_write(bp);
4250
b6016b76
MC		 4251 for (addr = page_start; addr < data_start;
4252 addr += 4, i += 4) {
6aa20a22 4253
b6016b76
MC		 4254 rc = bnx2_nvram_write_dword(bp, addr,
4255 &flash_buffer[i], cmd_flags);
4256
4257 if (rc != 0)
4258 goto nvram_write_end;
4259
4260 cmd_flags = 0;
4261 }
4262 }
4263
4264 /* Loop to write the new data from data_start to data_end */
bae25761 4265 for (addr = data_start; addr < data_end; addr += 4, i += 4) {
b6016b76 4266 if ((addr == page_end - 4) ||
e30372c9 4267 ((bp->flash_info->flags & BNX2_NV_BUFFERED) &&
b6016b76
MC		 4268 (addr == data_end - 4))) {
4269
4270 cmd_flags |= BNX2_NVM_COMMAND_LAST;
4271 }
4272 rc = bnx2_nvram_write_dword(bp, addr, buf,
4273 cmd_flags);
4274
4275 if (rc != 0)
4276 goto nvram_write_end;
4277
4278 cmd_flags = 0;
4279 buf += 4;
4280 }
4281
4282 /* Loop to write back the buffer data from data_end
4283 * to page_end */
e30372c9 4284 if (!(bp->flash_info->flags & BNX2_NV_BUFFERED)) {
b6016b76
MC		 4285 for (addr = data_end; addr < page_end;
4286 addr += 4, i += 4) {
6aa20a22 4287
b6016b76
MC		 4288 if (addr == page_end-4) {
4289 cmd_flags = BNX2_NVM_COMMAND_LAST;
4290 }
4291 rc = bnx2_nvram_write_dword(bp, addr,
4292 &flash_buffer[i], cmd_flags);
4293
4294 if (rc != 0)
4295 goto nvram_write_end;
4296
4297 cmd_flags = 0;
4298 }
4299 }
4300
4301 /* Disable writes to flash interface (lock write-protect) */
4302 bnx2_disable_nvram_write(bp);
4303
4304 /* Disable access to flash interface */
4305 bnx2_disable_nvram_access(bp);
4306 bnx2_release_nvram_lock(bp);
4307
4308 /* Increment written */
4309 written += data_end - data_start;
4310 }
4311
4312nvram_write_end:
e6be763f
MC		 4313 kfree(flash_buffer);
4314 kfree(align_buf);
b6016b76
MC		 4315 return rc;
4316}
4317
0d8a6571 4318static void
7c62e83b 4319bnx2_init_fw_cap(struct bnx2 *bp)
0d8a6571 4320{
7c62e83b 4321 u32 val, sig = 0;
0d8a6571 4322
583c28e5 4323 bp->phy_flags &= ~BNX2_PHY_FLAG_REMOTE_PHY_CAP;
7c62e83b
MC		 4324 bp->flags &= ~BNX2_FLAG_CAN_KEEP_VLAN;
4325
4326 if (!(bp->flags & BNX2_FLAG_ASF_ENABLE))
4327 bp->flags |= BNX2_FLAG_CAN_KEEP_VLAN;
0d8a6571 4328
2726d6e1 4329 val = bnx2_shmem_rd(bp, BNX2_FW_CAP_MB);
0d8a6571
MC		 4330 if ((val & BNX2_FW_CAP_SIGNATURE_MASK) != BNX2_FW_CAP_SIGNATURE)
4331 return;
4332
7c62e83b
MC		 4333 if ((val & BNX2_FW_CAP_CAN_KEEP_VLAN) == BNX2_FW_CAP_CAN_KEEP_VLAN) {
4334 bp->flags |= BNX2_FLAG_CAN_KEEP_VLAN;
4335 sig |= BNX2_DRV_ACK_CAP_SIGNATURE | BNX2_FW_CAP_CAN_KEEP_VLAN;
4336 }
4337
4338 if ((bp->phy_flags & BNX2_PHY_FLAG_SERDES) &&
4339 (val & BNX2_FW_CAP_REMOTE_PHY_CAPABLE)) {
4340 u32 link;
4341
583c28e5 4342 bp->phy_flags |= BNX2_PHY_FLAG_REMOTE_PHY_CAP;
0d8a6571 4343
7c62e83b
MC		 4344 link = bnx2_shmem_rd(bp, BNX2_LINK_STATUS);
4345 if (link & BNX2_LINK_STATUS_SERDES_LINK)
0d8a6571
MC		 4346 bp->phy_port = PORT_FIBRE;
4347 else
4348 bp->phy_port = PORT_TP;
489310a4 4349
7c62e83b
MC		 4350 sig |= BNX2_DRV_ACK_CAP_SIGNATURE |
4351 BNX2_FW_CAP_REMOTE_PHY_CAPABLE;
0d8a6571 4352 }
7c62e83b
MC		 4353
4354 if (netif_running(bp->dev) && sig)
4355 bnx2_shmem_wr(bp, BNX2_DRV_ACK_CAP_MB, sig);
0d8a6571
MC		 4356}
4357
b4b36042
MC		 4358static void
4359bnx2_setup_msix_tbl(struct bnx2 *bp)
4360{
4361 REG_WR(bp, BNX2_PCI_GRC_WINDOW_ADDR, BNX2_PCI_GRC_WINDOW_ADDR_SEP_WIN);
4362
4363 REG_WR(bp, BNX2_PCI_GRC_WINDOW2_ADDR, BNX2_MSIX_TABLE_ADDR);
4364 REG_WR(bp, BNX2_PCI_GRC_WINDOW3_ADDR, BNX2_MSIX_PBA_ADDR);
4365}
4366
b6016b76
MC		 4367static int
4368bnx2_reset_chip(struct bnx2 *bp, u32 reset_code)
4369{
4370 u32 val;
4371 int i, rc = 0;
489310a4 4372 u8 old_port;
b6016b76
MC		 4373
4374 /* Wait for the current PCI transaction to complete before
4375 * issuing a reset. */
4376 REG_WR(bp, BNX2_MISC_ENABLE_CLR_BITS,
4377 BNX2_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE |
4378 BNX2_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE |
4379 BNX2_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE |
4380 BNX2_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE);
4381 val = REG_RD(bp, BNX2_MISC_ENABLE_CLR_BITS);
4382 udelay(5);
4383
b090ae2b 4384 /* Wait for the firmware to tell us it is ok to issue a reset. */
a2f13890 4385 bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT0 | reset_code, 1, 1);
b090ae2b 4386
b6016b76
MC		 4387 /* Deposit a driver reset signature so the firmware knows that
4388 * this is a soft reset. */
2726d6e1
MC		 4389 bnx2_shmem_wr(bp, BNX2_DRV_RESET_SIGNATURE,
4390 BNX2_DRV_RESET_SIGNATURE_MAGIC);
b6016b76 4391
b6016b76
MC		 4392 /* Do a dummy read to force the chip to complete all current transaction
4393 * before we issue a reset. */
4394 val = REG_RD(bp, BNX2_MISC_ID);
4395
234754d5
MC		 4396 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4397 REG_WR(bp, BNX2_MISC_COMMAND, BNX2_MISC_COMMAND_SW_RESET);
4398 REG_RD(bp, BNX2_MISC_COMMAND);
4399 udelay(5);
b6016b76 4400
234754d5
MC		 4401 val = BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA |
4402 BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP;
b6016b76 4403
234754d5 4404 pci_write_config_dword(bp->pdev, BNX2_PCICFG_MISC_CONFIG, val);
b6016b76 4405
234754d5
MC		 4406 } else {
4407 val = BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ |
4408 BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA |
4409 BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP;
4410
4411 /* Chip reset. */
4412 REG_WR(bp, BNX2_PCICFG_MISC_CONFIG, val);
4413
594a9dfa
MC		 4414 /* Reading back any register after chip reset will hang the
4415 * bus on 5706 A0 and A1. The msleep below provides plenty
4416 * of margin for write posting.
4417 */
234754d5 4418 if ((CHIP_ID(bp) == CHIP_ID_5706_A0) ||
8e545881
AV		 4419 (CHIP_ID(bp) == CHIP_ID_5706_A1))
4420 msleep(20);
b6016b76 4421
234754d5
MC		 4422 /* Reset takes approximate 30 usec */
4423 for (i = 0; i < 10; i++) {
4424 val = REG_RD(bp, BNX2_PCICFG_MISC_CONFIG);
4425 if ((val & (BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ |
4426 BNX2_PCICFG_MISC_CONFIG_CORE_RST_BSY)) == 0)
4427 break;
4428 udelay(10);
4429 }
4430
4431 if (val & (BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ |
4432 BNX2_PCICFG_MISC_CONFIG_CORE_RST_BSY)) {
4433 printk(KERN_ERR PFX "Chip reset did not complete\n");
4434 return -EBUSY;
4435 }
b6016b76
MC		 4436 }
4437
4438 /* Make sure byte swapping is properly configured. */
4439 val = REG_RD(bp, BNX2_PCI_SWAP_DIAG0);
4440 if (val != 0x01020304) {
4441 printk(KERN_ERR PFX "Chip not in correct endian mode\n");
4442 return -ENODEV;
4443 }
4444
b6016b76 4445 /* Wait for the firmware to finish its initialization. */
a2f13890 4446 rc = bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT1 | reset_code, 1, 0);
b090ae2b
MC		 4447 if (rc)
4448 return rc;
b6016b76 4449
0d8a6571 4450 spin_lock_bh(&bp->phy_lock);
489310a4 4451 old_port = bp->phy_port;
7c62e83b 4452 bnx2_init_fw_cap(bp);
583c28e5
MC		 4453 if ((bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) &&
4454 old_port != bp->phy_port)
0d8a6571
MC		 4455 bnx2_set_default_remote_link(bp);
4456 spin_unlock_bh(&bp->phy_lock);
4457
b6016b76
MC		 4458 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
4459 /* Adjust the voltage regular to two steps lower. The default
4460 * of this register is 0x0000000e. */
4461 REG_WR(bp, BNX2_MISC_VREG_CONTROL, 0x000000fa);
4462
4463 /* Remove bad rbuf memory from the free pool. */
4464 rc = bnx2_alloc_bad_rbuf(bp);
4465 }
4466
f86e82fb 4467 if (bp->flags & BNX2_FLAG_USING_MSIX)
b4b36042
MC		 4468 bnx2_setup_msix_tbl(bp);
4469
b6016b76
MC		 4470 return rc;
4471}
4472
4473static int
4474bnx2_init_chip(struct bnx2 *bp)
4475{
4476 u32 val;
b4b36042 4477 int rc, i;
b6016b76
MC		 4478
4479 /* Make sure the interrupt is not active. */
4480 REG_WR(bp, BNX2_PCICFG_INT_ACK_CMD, BNX2_PCICFG_INT_ACK_CMD_MASK_INT);
4481
4482 val = BNX2_DMA_CONFIG_DATA_BYTE_SWAP |
4483 BNX2_DMA_CONFIG_DATA_WORD_SWAP |
4484#ifdef __BIG_ENDIAN
6aa20a22 4485 BNX2_DMA_CONFIG_CNTL_BYTE_SWAP |
b6016b76 4486#endif
6aa20a22 4487 BNX2_DMA_CONFIG_CNTL_WORD_SWAP |
b6016b76
MC		 4488 DMA_READ_CHANS << 12 |
4489 DMA_WRITE_CHANS << 16;
4490
4491 val |= (0x2 << 20) | (1 << 11);
4492
f86e82fb 4493 if ((bp->flags & BNX2_FLAG_PCIX) && (bp->bus_speed_mhz == 133))
b6016b76
MC		 4494 val |= (1 << 23);
4495
4496 if ((CHIP_NUM(bp) == CHIP_NUM_5706) &&
f86e82fb 4497 (CHIP_ID(bp) != CHIP_ID_5706_A0) && !(bp->flags & BNX2_FLAG_PCIX))
b6016b76
MC		 4498 val |= BNX2_DMA_CONFIG_CNTL_PING_PONG_DMA;
4499
4500 REG_WR(bp, BNX2_DMA_CONFIG, val);
4501
4502 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
4503 val = REG_RD(bp, BNX2_TDMA_CONFIG);
4504 val |= BNX2_TDMA_CONFIG_ONE_DMA;
4505 REG_WR(bp, BNX2_TDMA_CONFIG, val);
4506 }
4507
f86e82fb 4508 if (bp->flags & BNX2_FLAG_PCIX) {
b6016b76
MC		 4509 u16 val16;
4510
4511 pci_read_config_word(bp->pdev, bp->pcix_cap + PCI_X_CMD,
4512 &val16);
4513 pci_write_config_word(bp->pdev, bp->pcix_cap + PCI_X_CMD,
4514 val16 & ~PCI_X_CMD_ERO);
4515 }
4516
4517 REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS,
4518 BNX2_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE |
4519 BNX2_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE |
4520 BNX2_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE);
4521
4522 /* Initialize context mapping and zero out the quick contexts. The
4523 * context block must have already been enabled. */
641bdcd5
MC		 4524 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4525 rc = bnx2_init_5709_context(bp);
4526 if (rc)
4527 return rc;
4528 } else
59b47d8a 4529 bnx2_init_context(bp);
b6016b76 4530
fba9fe91
MC		 4531 if ((rc = bnx2_init_cpus(bp)) != 0)
4532 return rc;
4533
b6016b76
MC		 4534 bnx2_init_nvram(bp);
4535
5fcaed01 4536 bnx2_set_mac_addr(bp, bp->dev->dev_addr, 0);
b6016b76
MC		 4537
4538 val = REG_RD(bp, BNX2_MQ_CONFIG);
4539 val &= ~BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE;
4540 val |= BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_256;
68c9f75a
MC		 4541 if (CHIP_ID(bp) == CHIP_ID_5709_A0 || CHIP_ID(bp) == CHIP_ID_5709_A1)
4542 val |= BNX2_MQ_CONFIG_HALT_DIS;
4543
b6016b76
MC		 4544 REG_WR(bp, BNX2_MQ_CONFIG, val);
4545
4546 val = 0x10000 + (MAX_CID_CNT * MB_KERNEL_CTX_SIZE);
4547 REG_WR(bp, BNX2_MQ_KNL_BYP_WIND_START, val);
4548 REG_WR(bp, BNX2_MQ_KNL_WIND_END, val);
4549
4550 val = (BCM_PAGE_BITS - 8) << 24;
4551 REG_WR(bp, BNX2_RV2P_CONFIG, val);
4552
4553 /* Configure page size. */
4554 val = REG_RD(bp, BNX2_TBDR_CONFIG);
4555 val &= ~BNX2_TBDR_CONFIG_PAGE_SIZE;
4556 val |= (BCM_PAGE_BITS - 8) << 24 | 0x40;
4557 REG_WR(bp, BNX2_TBDR_CONFIG, val);
4558
4559 val = bp->mac_addr[0] +
4560 (bp->mac_addr[1] << 8) +
4561 (bp->mac_addr[2] << 16) +
4562 bp->mac_addr[3] +
4563 (bp->mac_addr[4] << 8) +
4564 (bp->mac_addr[5] << 16);
4565 REG_WR(bp, BNX2_EMAC_BACKOFF_SEED, val);
4566
4567 /* Program the MTU. Also include 4 bytes for CRC32. */
4568 val = bp->dev->mtu + ETH_HLEN + 4;
4569 if (val > (MAX_ETHERNET_PACKET_SIZE + 4))
4570 val |= BNX2_EMAC_RX_MTU_SIZE_JUMBO_ENA;
4571 REG_WR(bp, BNX2_EMAC_RX_MTU_SIZE, val);
4572
b4b36042
MC		 4573 for (i = 0; i < BNX2_MAX_MSIX_VEC; i++)
4574 bp->bnx2_napi[i].last_status_idx = 0;
4575
b6016b76
MC		 4576 bp->rx_mode = BNX2_EMAC_RX_MODE_SORT_MODE;
4577
4578 /* Set up how to generate a link change interrupt. */
4579 REG_WR(bp, BNX2_EMAC_ATTENTION_ENA, BNX2_EMAC_ATTENTION_ENA_LINK);
4580
4581 REG_WR(bp, BNX2_HC_STATUS_ADDR_L,
4582 (u64) bp->status_blk_mapping & 0xffffffff);
4583 REG_WR(bp, BNX2_HC_STATUS_ADDR_H, (u64) bp->status_blk_mapping >> 32);
4584
4585 REG_WR(bp, BNX2_HC_STATISTICS_ADDR_L,
4586 (u64) bp->stats_blk_mapping & 0xffffffff);
4587 REG_WR(bp, BNX2_HC_STATISTICS_ADDR_H,
4588 (u64) bp->stats_blk_mapping >> 32);
4589
6aa20a22 4590 REG_WR(bp, BNX2_HC_TX_QUICK_CONS_TRIP,
b6016b76
MC		 4591 (bp->tx_quick_cons_trip_int << 16) | bp->tx_quick_cons_trip);
4592
4593 REG_WR(bp, BNX2_HC_RX_QUICK_CONS_TRIP,
4594 (bp->rx_quick_cons_trip_int << 16) | bp->rx_quick_cons_trip);
4595
4596 REG_WR(bp, BNX2_HC_COMP_PROD_TRIP,
4597 (bp->comp_prod_trip_int << 16) | bp->comp_prod_trip);
4598
4599 REG_WR(bp, BNX2_HC_TX_TICKS, (bp->tx_ticks_int << 16) | bp->tx_ticks);
4600
4601 REG_WR(bp, BNX2_HC_RX_TICKS, (bp->rx_ticks_int << 16) | bp->rx_ticks);
4602
4603 REG_WR(bp, BNX2_HC_COM_TICKS,
4604 (bp->com_ticks_int << 16) | bp->com_ticks);
4605
4606 REG_WR(bp, BNX2_HC_CMD_TICKS,
4607 (bp->cmd_ticks_int << 16) | bp->cmd_ticks);
4608
02537b06
MC		 4609 if (CHIP_NUM(bp) == CHIP_NUM_5708)
4610 REG_WR(bp, BNX2_HC_STATS_TICKS, 0);
4611 else
7ea6920e 4612 REG_WR(bp, BNX2_HC_STATS_TICKS, bp->stats_ticks);
b6016b76
MC		 4613 REG_WR(bp, BNX2_HC_STAT_COLLECT_TICKS, 0xbb8); /* 3ms */
4614
4615 if (CHIP_ID(bp) == CHIP_ID_5706_A1)
8e6a72c4 4616 val = BNX2_HC_CONFIG_COLLECT_STATS;
b6016b76 4617 else {
8e6a72c4
MC		 4618 val = BNX2_HC_CONFIG_RX_TMR_MODE | BNX2_HC_CONFIG_TX_TMR_MODE |
4619 BNX2_HC_CONFIG_COLLECT_STATS;
b6016b76
MC		 4620 }
4621
5e9ad9e1 4622 if (bp->irq_nvecs > 1) {
c76c0475
MC		 4623 REG_WR(bp, BNX2_HC_MSIX_BIT_VECTOR,
4624 BNX2_HC_MSIX_BIT_VECTOR_VAL);
4625
5e9ad9e1
MC		 4626 val |= BNX2_HC_CONFIG_SB_ADDR_INC_128B;
4627 }
4628
4629 if (bp->flags & BNX2_FLAG_ONE_SHOT_MSI)
4630 val |= BNX2_HC_CONFIG_ONE_SHOT;
4631
4632 REG_WR(bp, BNX2_HC_CONFIG, val);
4633
4634 for (i = 1; i < bp->irq_nvecs; i++) {
4635 u32 base = ((i - 1) * BNX2_HC_SB_CONFIG_SIZE) +
4636 BNX2_HC_SB_CONFIG_1;
4637
6f743ca0 4638 REG_WR(bp, base,
c76c0475 4639 BNX2_HC_SB_CONFIG_1_TX_TMR_MODE |
5e9ad9e1 4640 BNX2_HC_SB_CONFIG_1_RX_TMR_MODE |
c76c0475
MC		 4641 BNX2_HC_SB_CONFIG_1_ONE_SHOT);
4642
6f743ca0 4643 REG_WR(bp, base + BNX2_HC_TX_QUICK_CONS_TRIP_OFF,
c76c0475
MC		 4644 (bp->tx_quick_cons_trip_int << 16) |
4645 bp->tx_quick_cons_trip);
4646
6f743ca0 4647 REG_WR(bp, base + BNX2_HC_TX_TICKS_OFF,
c76c0475
MC		 4648 (bp->tx_ticks_int << 16) | bp->tx_ticks);
4649
5e9ad9e1
MC		 4650 REG_WR(bp, base + BNX2_HC_RX_QUICK_CONS_TRIP_OFF,
4651 (bp->rx_quick_cons_trip_int << 16) |
4652 bp->rx_quick_cons_trip);
8e6a72c4 4653
5e9ad9e1
MC		 4654 REG_WR(bp, base + BNX2_HC_RX_TICKS_OFF,
4655 (bp->rx_ticks_int << 16) | bp->rx_ticks);
4656 }
8e6a72c4 4657
b6016b76
MC		 4658 /* Clear internal stats counters. */
4659 REG_WR(bp, BNX2_HC_COMMAND, BNX2_HC_COMMAND_CLR_STAT_NOW);
4660
da3e4fbe 4661 REG_WR(bp, BNX2_HC_ATTN_BITS_ENABLE, STATUS_ATTN_EVENTS);
b6016b76
MC		 4662
4663 /* Initialize the receive filter. */
4664 bnx2_set_rx_mode(bp->dev);
4665
0aa38df7
MC		 4666 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4667 val = REG_RD(bp, BNX2_MISC_NEW_CORE_CTL);
4668 val |= BNX2_MISC_NEW_CORE_CTL_DMA_ENABLE;
4669 REG_WR(bp, BNX2_MISC_NEW_CORE_CTL, val);
4670 }
b090ae2b 4671 rc = bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT2 | BNX2_DRV_MSG_CODE_RESET,
a2f13890 4672 1, 0);
b6016b76 4673
df149d70 4674 REG_WR(bp, BNX2_MISC_ENABLE_SET_BITS, BNX2_MISC_ENABLE_DEFAULT);
b6016b76
MC		 4675 REG_RD(bp, BNX2_MISC_ENABLE_SET_BITS);
4676
4677 udelay(20);
4678
bf5295bb
MC		 4679 bp->hc_cmd = REG_RD(bp, BNX2_HC_COMMAND);
4680
b090ae2b 4681 return rc;
b6016b76
MC		 4682}
4683
c76c0475
MC		 4684static void
4685bnx2_clear_ring_states(struct bnx2 *bp)
4686{
4687 struct bnx2_napi *bnapi;
35e9010b 4688 struct bnx2_tx_ring_info *txr;
bb4f98ab 4689 struct bnx2_rx_ring_info *rxr;
c76c0475
MC		 4690 int i;
4691
4692 for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) {
4693 bnapi = &bp->bnx2_napi[i];
35e9010b 4694 txr = &bnapi->tx_ring;
bb4f98ab 4695 rxr = &bnapi->rx_ring;
c76c0475 4696
35e9010b
MC		 4697 txr->tx_cons = 0;
4698 txr->hw_tx_cons = 0;
bb4f98ab
MC		 4699 rxr->rx_prod_bseq = 0;
4700 rxr->rx_prod = 0;
4701 rxr->rx_cons = 0;
4702 rxr->rx_pg_prod = 0;
4703 rxr->rx_pg_cons = 0;
c76c0475
MC		 4704 }
4705}
4706
59b47d8a 4707static void
35e9010b 4708bnx2_init_tx_context(struct bnx2 *bp, u32 cid, struct bnx2_tx_ring_info *txr)
59b47d8a
MC		 4709{
4710 u32 val, offset0, offset1, offset2, offset3;
62a8313c 4711 u32 cid_addr = GET_CID_ADDR(cid);
59b47d8a
MC		 4712
4713 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4714 offset0 = BNX2_L2CTX_TYPE_XI;
4715 offset1 = BNX2_L2CTX_CMD_TYPE_XI;
4716 offset2 = BNX2_L2CTX_TBDR_BHADDR_HI_XI;
4717 offset3 = BNX2_L2CTX_TBDR_BHADDR_LO_XI;
4718 } else {
4719 offset0 = BNX2_L2CTX_TYPE;
4720 offset1 = BNX2_L2CTX_CMD_TYPE;
4721 offset2 = BNX2_L2CTX_TBDR_BHADDR_HI;
4722 offset3 = BNX2_L2CTX_TBDR_BHADDR_LO;
4723 }
4724 val = BNX2_L2CTX_TYPE_TYPE_L2 | BNX2_L2CTX_TYPE_SIZE_L2;
62a8313c 4725 bnx2_ctx_wr(bp, cid_addr, offset0, val);
59b47d8a
MC		 4726
4727 val = BNX2_L2CTX_CMD_TYPE_TYPE_L2 | (8 << 16);
62a8313c 4728 bnx2_ctx_wr(bp, cid_addr, offset1, val);
59b47d8a 4729
35e9010b 4730 val = (u64) txr->tx_desc_mapping >> 32;
62a8313c 4731 bnx2_ctx_wr(bp, cid_addr, offset2, val);
59b47d8a 4732
35e9010b 4733 val = (u64) txr->tx_desc_mapping & 0xffffffff;
62a8313c 4734 bnx2_ctx_wr(bp, cid_addr, offset3, val);
59b47d8a 4735}
b6016b76
MC		 4736
4737static void
35e9010b 4738bnx2_init_tx_ring(struct bnx2 *bp, int ring_num)
b6016b76
MC		 4739{
4740 struct tx_bd *txbd;
c76c0475
MC		 4741 u32 cid = TX_CID;
4742 struct bnx2_napi *bnapi;
35e9010b 4743 struct bnx2_tx_ring_info *txr;
c76c0475 4744
35e9010b
MC		 4745 bnapi = &bp->bnx2_napi[ring_num];
4746 txr = &bnapi->tx_ring;
4747
4748 if (ring_num == 0)
4749 cid = TX_CID;
4750 else
4751 cid = TX_TSS_CID + ring_num - 1;
b6016b76 4752
2f8af120
MC		 4753 bp->tx_wake_thresh = bp->tx_ring_size / 2;
4754
35e9010b 4755 txbd = &txr->tx_desc_ring[MAX_TX_DESC_CNT];
6aa20a22 4756
35e9010b
MC		 4757 txbd->tx_bd_haddr_hi = (u64) txr->tx_desc_mapping >> 32;
4758 txbd->tx_bd_haddr_lo = (u64) txr->tx_desc_mapping & 0xffffffff;
b6016b76 4759
35e9010b
MC		 4760 txr->tx_prod = 0;
4761 txr->tx_prod_bseq = 0;
6aa20a22 4762
35e9010b
MC		 4763 txr->tx_bidx_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_TX_HOST_BIDX;
4764 txr->tx_bseq_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_TX_HOST_BSEQ;
b6016b76 4765
35e9010b 4766 bnx2_init_tx_context(bp, cid, txr);
b6016b76
MC		 4767}
4768
4769static void
5d5d0015
MC		 4770bnx2_init_rxbd_rings(struct rx_bd *rx_ring[], dma_addr_t dma[], u32 buf_size,
4771 int num_rings)
b6016b76 4772{
b6016b76 4773 int i;
5d5d0015 4774 struct rx_bd *rxbd;
6aa20a22 4775
5d5d0015 4776 for (i = 0; i < num_rings; i++) {
13daffa2 4777 int j;
b6016b76 4778
5d5d0015 4779 rxbd = &rx_ring[i][0];
13daffa2 4780 for (j = 0; j < MAX_RX_DESC_CNT; j++, rxbd++) {
5d5d0015 4781 rxbd->rx_bd_len = buf_size;
13daffa2
MC		 4782 rxbd->rx_bd_flags = RX_BD_FLAGS_START | RX_BD_FLAGS_END;
4783 }
5d5d0015 4784 if (i == (num_rings - 1))
13daffa2
MC		 4785 j = 0;
4786 else
4787 j = i + 1;
5d5d0015
MC		 4788 rxbd->rx_bd_haddr_hi = (u64) dma[j] >> 32;
4789 rxbd->rx_bd_haddr_lo = (u64) dma[j] & 0xffffffff;
13daffa2 4790 }
5d5d0015
MC		 4791}
4792
4793static void
bb4f98ab 4794bnx2_init_rx_ring(struct bnx2 *bp, int ring_num)
5d5d0015
MC		 4795{
4796 int i;
4797 u16 prod, ring_prod;
bb4f98ab
MC		 4798 u32 cid, rx_cid_addr, val;
4799 struct bnx2_napi *bnapi = &bp->bnx2_napi[ring_num];
4800 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
4801
4802 if (ring_num == 0)
4803 cid = RX_CID;
4804 else
4805 cid = RX_RSS_CID + ring_num - 1;
4806
4807 rx_cid_addr = GET_CID_ADDR(cid);
5d5d0015 4808
bb4f98ab 4809 bnx2_init_rxbd_rings(rxr->rx_desc_ring, rxr->rx_desc_mapping,
5d5d0015
MC		 4810 bp->rx_buf_use_size, bp->rx_max_ring);
4811
bb4f98ab 4812 bnx2_init_rx_context(bp, cid);
83e3fc89
MC		 4813
4814 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
4815 val = REG_RD(bp, BNX2_MQ_MAP_L2_5);
4816 REG_WR(bp, BNX2_MQ_MAP_L2_5, val | BNX2_MQ_MAP_L2_5_ARM);
4817 }
4818
62a8313c 4819 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_PG_BUF_SIZE, 0);
47bf4246 4820 if (bp->rx_pg_ring_size) {
bb4f98ab
MC		 4821 bnx2_init_rxbd_rings(rxr->rx_pg_desc_ring,
4822 rxr->rx_pg_desc_mapping,
47bf4246
MC		 4823 PAGE_SIZE, bp->rx_max_pg_ring);
4824 val = (bp->rx_buf_use_size << 16) | PAGE_SIZE;
62a8313c
MC		 4825 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_PG_BUF_SIZE, val);
4826 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_RBDC_KEY,
5e9ad9e1 4827 BNX2_L2CTX_RBDC_JUMBO_KEY - ring_num);
47bf4246 4828
bb4f98ab 4829 val = (u64) rxr->rx_pg_desc_mapping[0] >> 32;
62a8313c 4830 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_PG_BDHADDR_HI, val);
47bf4246 4831
bb4f98ab 4832 val = (u64) rxr->rx_pg_desc_mapping[0] & 0xffffffff;
62a8313c 4833 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_PG_BDHADDR_LO, val);
47bf4246
MC		 4834
4835 if (CHIP_NUM(bp) == CHIP_NUM_5709)
4836 REG_WR(bp, BNX2_MQ_MAP_L2_3, BNX2_MQ_MAP_L2_3_DEFAULT);
4837 }
b6016b76 4838
bb4f98ab 4839 val = (u64) rxr->rx_desc_mapping[0] >> 32;
62a8313c 4840 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_BDHADDR_HI, val);
b6016b76 4841
bb4f98ab 4842 val = (u64) rxr->rx_desc_mapping[0] & 0xffffffff;
62a8313c 4843 bnx2_ctx_wr(bp, rx_cid_addr, BNX2_L2CTX_NX_BDHADDR_LO, val);
b6016b76 4844
bb4f98ab 4845 ring_prod = prod = rxr->rx_pg_prod;
47bf4246 4846 for (i = 0; i < bp->rx_pg_ring_size; i++) {
bb4f98ab 4847 if (bnx2_alloc_rx_page(bp, rxr, ring_prod) < 0)
47bf4246
MC		 4848 break;
4849 prod = NEXT_RX_BD(prod);
4850 ring_prod = RX_PG_RING_IDX(prod);
4851 }
bb4f98ab 4852 rxr->rx_pg_prod = prod;
47bf4246 4853
bb4f98ab 4854 ring_prod = prod = rxr->rx_prod;
236b6394 4855 for (i = 0; i < bp->rx_ring_size; i++) {
bb4f98ab 4856 if (bnx2_alloc_rx_skb(bp, rxr, ring_prod) < 0)
b6016b76 4857 break;
b6016b76
MC		 4858 prod = NEXT_RX_BD(prod);
4859 ring_prod = RX_RING_IDX(prod);
4860 }
bb4f98ab 4861 rxr->rx_prod = prod;
b6016b76 4862
bb4f98ab
MC		 4863 rxr->rx_bidx_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_HOST_BDIDX;
4864 rxr->rx_bseq_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_HOST_BSEQ;
4865 rxr->rx_pg_bidx_addr = MB_GET_CID_ADDR(cid) + BNX2_L2CTX_HOST_PG_BDIDX;
b6016b76 4866
bb4f98ab
MC		 4867 REG_WR16(bp, rxr->rx_pg_bidx_addr, rxr->rx_pg_prod);
4868 REG_WR16(bp, rxr->rx_bidx_addr, prod);
4869
4870 REG_WR(bp, rxr->rx_bseq_addr, rxr->rx_prod_bseq);
b6016b76
MC		 4871}
4872
35e9010b
MC		 4873static void
4874bnx2_init_all_rings(struct bnx2 *bp)
4875{
4876 int i;
5e9ad9e1 4877 u32 val;
35e9010b
MC		 4878
4879 bnx2_clear_ring_states(bp);
4880
4881 REG_WR(bp, BNX2_TSCH_TSS_CFG, 0);
4882 for (i = 0; i < bp->num_tx_rings; i++)
4883 bnx2_init_tx_ring(bp, i);
4884
4885 if (bp->num_tx_rings > 1)
4886 REG_WR(bp, BNX2_TSCH_TSS_CFG, ((bp->num_tx_rings - 1) << 24) |
4887 (TX_TSS_CID << 7));
4888
5e9ad9e1
MC		 4889 REG_WR(bp, BNX2_RLUP_RSS_CONFIG, 0);
4890 bnx2_reg_wr_ind(bp, BNX2_RXP_SCRATCH_RSS_TBL_SZ, 0);
4891
bb4f98ab
MC		 4892 for (i = 0; i < bp->num_rx_rings; i++)
4893 bnx2_init_rx_ring(bp, i);
5e9ad9e1
MC		 4894
4895 if (bp->num_rx_rings > 1) {
4896 u32 tbl_32;
4897 u8 *tbl = (u8 *) &tbl_32;
4898
4899 bnx2_reg_wr_ind(bp, BNX2_RXP_SCRATCH_RSS_TBL_SZ,
4900 BNX2_RXP_SCRATCH_RSS_TBL_MAX_ENTRIES);
4901
4902 for (i = 0; i < BNX2_RXP_SCRATCH_RSS_TBL_MAX_ENTRIES; i++) {
4903 tbl[i % 4] = i % (bp->num_rx_rings - 1);
4904 if ((i % 4) == 3)
4905 bnx2_reg_wr_ind(bp,
4906 BNX2_RXP_SCRATCH_RSS_TBL + i,
4907 cpu_to_be32(tbl_32));
4908 }
4909
4910 val = BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_ALL_XI |
4911 BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_ALL_XI;
4912
4913 REG_WR(bp, BNX2_RLUP_RSS_CONFIG, val);
4914
4915 }
35e9010b
MC		 4916}
4917
5d5d0015 4918static u32 bnx2_find_max_ring(u32 ring_size, u32 max_size)
13daffa2 4919{
5d5d0015 4920 u32 max, num_rings = 1;
13daffa2 4921
5d5d0015
MC		 4922 while (ring_size > MAX_RX_DESC_CNT) {
4923 ring_size -= MAX_RX_DESC_CNT;
13daffa2
MC		 4924 num_rings++;
4925 }
4926 /* round to next power of 2 */
5d5d0015 4927 max = max_size;
13daffa2
MC		 4928 while ((max & num_rings) == 0)
4929 max >>= 1;
4930
4931 if (num_rings != max)
4932 max <<= 1;
4933
5d5d0015
MC		 4934 return max;
4935}
4936
4937static void
4938bnx2_set_rx_ring_size(struct bnx2 *bp, u32 size)
4939{
84eaa187 4940 u32 rx_size, rx_space, jumbo_size;
5d5d0015
MC		 4941
4942 /* 8 for CRC and VLAN */
d89cb6af 4943 rx_size = bp->dev->mtu + ETH_HLEN + BNX2_RX_OFFSET + 8;
5d5d0015 4944
84eaa187
MC		 4945 rx_space = SKB_DATA_ALIGN(rx_size + BNX2_RX_ALIGN) + NET_SKB_PAD +
4946 sizeof(struct skb_shared_info);
4947
601d3d18 4948 bp->rx_copy_thresh = BNX2_RX_COPY_THRESH;
47bf4246
MC		 4949 bp->rx_pg_ring_size = 0;
4950 bp->rx_max_pg_ring = 0;
4951 bp->rx_max_pg_ring_idx = 0;
f86e82fb 4952 if ((rx_space > PAGE_SIZE) && !(bp->flags & BNX2_FLAG_JUMBO_BROKEN)) {
84eaa187
MC		 4953 int pages = PAGE_ALIGN(bp->dev->mtu - 40) >> PAGE_SHIFT;
4954
4955 jumbo_size = size * pages;
4956 if (jumbo_size > MAX_TOTAL_RX_PG_DESC_CNT)
4957 jumbo_size = MAX_TOTAL_RX_PG_DESC_CNT;
4958
4959 bp->rx_pg_ring_size = jumbo_size;
4960 bp->rx_max_pg_ring = bnx2_find_max_ring(jumbo_size,
4961 MAX_RX_PG_RINGS);
4962 bp->rx_max_pg_ring_idx = (bp->rx_max_pg_ring * RX_DESC_CNT) - 1;
601d3d18 4963 rx_size = BNX2_RX_COPY_THRESH + BNX2_RX_OFFSET;
84eaa187
MC		 4964 bp->rx_copy_thresh = 0;
4965 }
5d5d0015
MC		 4966
4967 bp->rx_buf_use_size = rx_size;
4968 /* hw alignment */
4969 bp->rx_buf_size = bp->rx_buf_use_size + BNX2_RX_ALIGN;
d89cb6af 4970 bp->rx_jumbo_thresh = rx_size - BNX2_RX_OFFSET;
5d5d0015
MC		 4971 bp->rx_ring_size = size;
4972 bp->rx_max_ring = bnx2_find_max_ring(size, MAX_RX_RINGS);
13daffa2
MC		 4973 bp->rx_max_ring_idx = (bp->rx_max_ring * RX_DESC_CNT) - 1;
4974}
4975
b6016b76
MC		 4976static void
4977bnx2_free_tx_skbs(struct bnx2 *bp)
4978{
4979 int i;
4980
35e9010b
MC		 4981 for (i = 0; i < bp->num_tx_rings; i++) {
4982 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
4983 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
4984 int j;
b6016b76 4985
35e9010b 4986 if (txr->tx_buf_ring == NULL)
b6016b76 4987 continue;
b6016b76 4988
35e9010b 4989 for (j = 0; j < TX_DESC_CNT; ) {
3d16af86 4990 struct sw_tx_bd *tx_buf = &txr->tx_buf_ring[j];
35e9010b 4991 struct sk_buff *skb = tx_buf->skb;
35e9010b
MC		 4992
4993 if (skb == NULL) {
4994 j++;
4995 continue;
4996 }
4997
3d16af86 4998 skb_dma_unmap(&bp->pdev->dev, skb, DMA_TO_DEVICE);
b6016b76 4999
35e9010b 5000 tx_buf->skb = NULL;
b6016b76 5001
3d16af86 5002 j += skb_shinfo(skb)->nr_frags + 1;
35e9010b 5003 dev_kfree_skb(skb);
b6016b76 5004 }
b6016b76 5005 }
b6016b76
MC		 5006}
5007
5008static void
5009bnx2_free_rx_skbs(struct bnx2 *bp)
5010{
5011 int i;
5012
bb4f98ab
MC		 5013 for (i = 0; i < bp->num_rx_rings; i++) {
5014 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
5015 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
5016 int j;
b6016b76 5017
bb4f98ab
MC		 5018 if (rxr->rx_buf_ring == NULL)
5019 return;
b6016b76 5020
bb4f98ab
MC		 5021 for (j = 0; j < bp->rx_max_ring_idx; j++) {
5022 struct sw_bd *rx_buf = &rxr->rx_buf_ring[j];
5023 struct sk_buff *skb = rx_buf->skb;
b6016b76 5024
bb4f98ab
MC		 5025 if (skb == NULL)
5026 continue;
b6016b76 5027
bb4f98ab
MC		 5028 pci_unmap_single(bp->pdev,
5029 pci_unmap_addr(rx_buf, mapping),
5030 bp->rx_buf_use_size,
5031 PCI_DMA_FROMDEVICE);
b6016b76 5032
bb4f98ab
MC		 5033 rx_buf->skb = NULL;
5034
5035 dev_kfree_skb(skb);
5036 }
5037 for (j = 0; j < bp->rx_max_pg_ring_idx; j++)
5038 bnx2_free_rx_page(bp, rxr, j);
b6016b76
MC		 5039 }
5040}
5041
5042static void
5043bnx2_free_skbs(struct bnx2 *bp)
5044{
5045 bnx2_free_tx_skbs(bp);
5046 bnx2_free_rx_skbs(bp);
5047}
5048
5049static int
5050bnx2_reset_nic(struct bnx2 *bp, u32 reset_code)
5051{
5052 int rc;
5053
5054 rc = bnx2_reset_chip(bp, reset_code);
5055 bnx2_free_skbs(bp);
5056 if (rc)
5057 return rc;
5058
fba9fe91
MC		 5059 if ((rc = bnx2_init_chip(bp)) != 0)
5060 return rc;
5061
35e9010b 5062 bnx2_init_all_rings(bp);
b6016b76
MC		 5063 return 0;
5064}
5065
5066static int
9a120bc5 5067bnx2_init_nic(struct bnx2 *bp, int reset_phy)
b6016b76
MC		 5068{
5069 int rc;
5070
5071 if ((rc = bnx2_reset_nic(bp, BNX2_DRV_MSG_CODE_RESET)) != 0)
5072 return rc;
5073
80be4434 5074 spin_lock_bh(&bp->phy_lock);
9a120bc5 5075 bnx2_init_phy(bp, reset_phy);
b6016b76 5076 bnx2_set_link(bp);
543a827d
MC		 5077 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
5078 bnx2_remote_phy_event(bp);
0d8a6571 5079 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 5080 return 0;
5081}
5082
74bf4ba3
MC		 5083static int
5084bnx2_shutdown_chip(struct bnx2 *bp)
5085{
5086 u32 reset_code;
5087
5088 if (bp->flags & BNX2_FLAG_NO_WOL)
5089 reset_code = BNX2_DRV_MSG_CODE_UNLOAD_LNK_DN;
5090 else if (bp->wol)
5091 reset_code = BNX2_DRV_MSG_CODE_SUSPEND_WOL;
5092 else
5093 reset_code = BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL;
5094
5095 return bnx2_reset_chip(bp, reset_code);
5096}
5097
b6016b76
MC		 5098static int
5099bnx2_test_registers(struct bnx2 *bp)
5100{
5101 int ret;
5bae30c9 5102 int i, is_5709;
f71e1309 5103 static const struct {
b6016b76
MC		 5104 u16 offset;
5105 u16 flags;
5bae30c9 5106#define BNX2_FL_NOT_5709 1
b6016b76
MC		 5107 u32 rw_mask;
5108 u32 ro_mask;
5109 } reg_tbl[] = {
5110 { 0x006c, 0, 0x00000000, 0x0000003f },
5111 { 0x0090, 0, 0xffffffff, 0x00000000 },
5112 { 0x0094, 0, 0x00000000, 0x00000000 },
5113
5bae30c9
MC		 5114 { 0x0404, BNX2_FL_NOT_5709, 0x00003f00, 0x00000000 },
5115 { 0x0418, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5116 { 0x041c, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5117 { 0x0420, BNX2_FL_NOT_5709, 0x00000000, 0x80ffffff },
5118 { 0x0424, BNX2_FL_NOT_5709, 0x00000000, 0x00000000 },
5119 { 0x0428, BNX2_FL_NOT_5709, 0x00000000, 0x00000001 },
5120 { 0x0450, BNX2_FL_NOT_5709, 0x00000000, 0x0000ffff },
5121 { 0x0454, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5122 { 0x0458, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5123
5124 { 0x0808, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5125 { 0x0854, BNX2_FL_NOT_5709, 0x00000000, 0xffffffff },
5126 { 0x0868, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 },
5127 { 0x086c, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 },
5128 { 0x0870, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 },
5129 { 0x0874, BNX2_FL_NOT_5709, 0x00000000, 0x77777777 },
5130
5131 { 0x0c00, BNX2_FL_NOT_5709, 0x00000000, 0x00000001 },
5132 { 0x0c04, BNX2_FL_NOT_5709, 0x00000000, 0x03ff0001 },
5133 { 0x0c08, BNX2_FL_NOT_5709, 0x0f0ff073, 0x00000000 },
b6016b76
MC		 5134
5135 { 0x1000, 0, 0x00000000, 0x00000001 },
15b169cc 5136 { 0x1004, BNX2_FL_NOT_5709, 0x00000000, 0x000f0001 },
b6016b76
MC		 5137
5138 { 0x1408, 0, 0x01c00800, 0x00000000 },
5139 { 0x149c, 0, 0x8000ffff, 0x00000000 },
5140 { 0x14a8, 0, 0x00000000, 0x000001ff },
5b0c76ad 5141 { 0x14ac, 0, 0x0fffffff, 0x10000000 },
b6016b76
MC		 5142 { 0x14b0, 0, 0x00000002, 0x00000001 },
5143 { 0x14b8, 0, 0x00000000, 0x00000000 },
5144 { 0x14c0, 0, 0x00000000, 0x00000009 },
5145 { 0x14c4, 0, 0x00003fff, 0x00000000 },
5146 { 0x14cc, 0, 0x00000000, 0x00000001 },
5147 { 0x14d0, 0, 0xffffffff, 0x00000000 },
b6016b76
MC		 5148
5149 { 0x1800, 0, 0x00000000, 0x00000001 },
5150 { 0x1804, 0, 0x00000000, 0x00000003 },
b6016b76
MC		 5151
5152 { 0x2800, 0, 0x00000000, 0x00000001 },
5153 { 0x2804, 0, 0x00000000, 0x00003f01 },
5154 { 0x2808, 0, 0x0f3f3f03, 0x00000000 },
5155 { 0x2810, 0, 0xffff0000, 0x00000000 },
5156 { 0x2814, 0, 0xffff0000, 0x00000000 },
5157 { 0x2818, 0, 0xffff0000, 0x00000000 },
5158 { 0x281c, 0, 0xffff0000, 0x00000000 },
5159 { 0x2834, 0, 0xffffffff, 0x00000000 },
5160 { 0x2840, 0, 0x00000000, 0xffffffff },
5161 { 0x2844, 0, 0x00000000, 0xffffffff },
5162 { 0x2848, 0, 0xffffffff, 0x00000000 },
5163 { 0x284c, 0, 0xf800f800, 0x07ff07ff },
5164
5165 { 0x2c00, 0, 0x00000000, 0x00000011 },
5166 { 0x2c04, 0, 0x00000000, 0x00030007 },
5167
b6016b76
MC		 5168 { 0x3c00, 0, 0x00000000, 0x00000001 },
5169 { 0x3c04, 0, 0x00000000, 0x00070000 },
5170 { 0x3c08, 0, 0x00007f71, 0x07f00000 },
5171 { 0x3c0c, 0, 0x1f3ffffc, 0x00000000 },
5172 { 0x3c10, 0, 0xffffffff, 0x00000000 },
5173 { 0x3c14, 0, 0x00000000, 0xffffffff },
5174 { 0x3c18, 0, 0x00000000, 0xffffffff },
5175 { 0x3c1c, 0, 0xfffff000, 0x00000000 },
5176 { 0x3c20, 0, 0xffffff00, 0x00000000 },
b6016b76
MC		 5177
5178 { 0x5004, 0, 0x00000000, 0x0000007f },
5179 { 0x5008, 0, 0x0f0007ff, 0x00000000 },
b6016b76 5180
b6016b76
MC		 5181 { 0x5c00, 0, 0x00000000, 0x00000001 },
5182 { 0x5c04, 0, 0x00000000, 0x0003000f },
5183 { 0x5c08, 0, 0x00000003, 0x00000000 },
5184 { 0x5c0c, 0, 0x0000fff8, 0x00000000 },
5185 { 0x5c10, 0, 0x00000000, 0xffffffff },
5186 { 0x5c80, 0, 0x00000000, 0x0f7113f1 },
5187 { 0x5c84, 0, 0x00000000, 0x0000f333 },
5188 { 0x5c88, 0, 0x00000000, 0x00077373 },
5189 { 0x5c8c, 0, 0x00000000, 0x0007f737 },
5190
5191 { 0x6808, 0, 0x0000ff7f, 0x00000000 },
5192 { 0x680c, 0, 0xffffffff, 0x00000000 },
5193 { 0x6810, 0, 0xffffffff, 0x00000000 },
5194 { 0x6814, 0, 0xffffffff, 0x00000000 },
5195 { 0x6818, 0, 0xffffffff, 0x00000000 },
5196 { 0x681c, 0, 0xffffffff, 0x00000000 },
5197 { 0x6820, 0, 0x00ff00ff, 0x00000000 },
5198 { 0x6824, 0, 0x00ff00ff, 0x00000000 },
5199 { 0x6828, 0, 0x00ff00ff, 0x00000000 },
5200 { 0x682c, 0, 0x03ff03ff, 0x00000000 },
5201 { 0x6830, 0, 0x03ff03ff, 0x00000000 },
5202 { 0x6834, 0, 0x03ff03ff, 0x00000000 },
5203 { 0x6838, 0, 0x03ff03ff, 0x00000000 },
5204 { 0x683c, 0, 0x0000ffff, 0x00000000 },
5205 { 0x6840, 0, 0x00000ff0, 0x00000000 },
5206 { 0x6844, 0, 0x00ffff00, 0x00000000 },
5207 { 0x684c, 0, 0xffffffff, 0x00000000 },
5208 { 0x6850, 0, 0x7f7f7f7f, 0x00000000 },
5209 { 0x6854, 0, 0x7f7f7f7f, 0x00000000 },
5210 { 0x6858, 0, 0x7f7f7f7f, 0x00000000 },
5211 { 0x685c, 0, 0x7f7f7f7f, 0x00000000 },
5212 { 0x6908, 0, 0x00000000, 0x0001ff0f },
5213 { 0x690c, 0, 0x00000000, 0x0ffe00f0 },
5214
5215 { 0xffff, 0, 0x00000000, 0x00000000 },
5216 };
5217
5218 ret = 0;
5bae30c9
MC		 5219 is_5709 = 0;
5220 if (CHIP_NUM(bp) == CHIP_NUM_5709)
5221 is_5709 = 1;
5222
b6016b76
MC		 5223 for (i = 0; reg_tbl[i].offset != 0xffff; i++) {
5224 u32 offset, rw_mask, ro_mask, save_val, val;
5bae30c9
MC		 5225 u16 flags = reg_tbl[i].flags;
5226
5227 if (is_5709 && (flags & BNX2_FL_NOT_5709))
5228 continue;
b6016b76
MC		 5229
5230 offset = (u32) reg_tbl[i].offset;
5231 rw_mask = reg_tbl[i].rw_mask;
5232 ro_mask = reg_tbl[i].ro_mask;
5233
14ab9b86 5234 save_val = readl(bp->regview + offset);
b6016b76 5235
14ab9b86 5236 writel(0, bp->regview + offset);
b6016b76 5237
14ab9b86 5238 val = readl(bp->regview + offset);
b6016b76
MC		 5239 if ((val & rw_mask) != 0) {
5240 goto reg_test_err;
5241 }
5242
5243 if ((val & ro_mask) != (save_val & ro_mask)) {
5244 goto reg_test_err;
5245 }
5246
14ab9b86 5247 writel(0xffffffff, bp->regview + offset);
b6016b76 5248
14ab9b86 5249 val = readl(bp->regview + offset);
b6016b76
MC		 5250 if ((val & rw_mask) != rw_mask) {
5251 goto reg_test_err;
5252 }
5253
5254 if ((val & ro_mask) != (save_val & ro_mask)) {
5255 goto reg_test_err;
5256 }
5257
14ab9b86 5258 writel(save_val, bp->regview + offset);
b6016b76
MC		 5259 continue;
5260
5261reg_test_err:
14ab9b86 5262 writel(save_val, bp->regview + offset);
b6016b76
MC		 5263 ret = -ENODEV;
5264 break;
5265 }
5266 return ret;
5267}
5268
5269static int
5270bnx2_do_mem_test(struct bnx2 *bp, u32 start, u32 size)
5271{
f71e1309 5272 static const u32 test_pattern[] = { 0x00000000, 0xffffffff, 0x55555555,
b6016b76
MC		 5273 0xaaaaaaaa , 0xaa55aa55, 0x55aa55aa };
5274 int i;
5275
5276 for (i = 0; i < sizeof(test_pattern) / 4; i++) {
5277 u32 offset;
5278
5279 for (offset = 0; offset < size; offset += 4) {
5280
2726d6e1 5281 bnx2_reg_wr_ind(bp, start + offset, test_pattern[i]);
b6016b76 5282
2726d6e1 5283 if (bnx2_reg_rd_ind(bp, start + offset) !=
b6016b76
MC		 5284 test_pattern[i]) {
5285 return -ENODEV;
5286 }
5287 }
5288 }
5289 return 0;
5290}
5291
5292static int
5293bnx2_test_memory(struct bnx2 *bp)
5294{
5295 int ret = 0;
5296 int i;
5bae30c9 5297 static struct mem_entry {
b6016b76
MC		 5298 u32 offset;
5299 u32 len;
5bae30c9 5300 } mem_tbl_5706[] = {
b6016b76 5301 { 0x60000, 0x4000 },
5b0c76ad 5302 { 0xa0000, 0x3000 },
b6016b76
MC		 5303 { 0xe0000, 0x4000 },
5304 { 0x120000, 0x4000 },
5305 { 0x1a0000, 0x4000 },
5306 { 0x160000, 0x4000 },
5307 { 0xffffffff, 0 },
5bae30c9
MC		 5308 },
5309 mem_tbl_5709[] = {
5310 { 0x60000, 0x4000 },
5311 { 0xa0000, 0x3000 },
5312 { 0xe0000, 0x4000 },
5313 { 0x120000, 0x4000 },
5314 { 0x1a0000, 0x4000 },
5315 { 0xffffffff, 0 },
b6016b76 5316 };
5bae30c9
MC		 5317 struct mem_entry *mem_tbl;
5318
5319 if (CHIP_NUM(bp) == CHIP_NUM_5709)
5320 mem_tbl = mem_tbl_5709;
5321 else
5322 mem_tbl = mem_tbl_5706;
b6016b76
MC		 5323
5324 for (i = 0; mem_tbl[i].offset != 0xffffffff; i++) {
5325 if ((ret = bnx2_do_mem_test(bp, mem_tbl[i].offset,
5326 mem_tbl[i].len)) != 0) {
5327 return ret;
5328 }
5329 }
6aa20a22 5330
b6016b76
MC		 5331 return ret;
5332}
5333
bc5a0690
MC		 5334#define BNX2_MAC_LOOPBACK 0
5335#define BNX2_PHY_LOOPBACK 1
5336
b6016b76 5337static int
bc5a0690 5338bnx2_run_loopback(struct bnx2 *bp, int loopback_mode)
b6016b76
MC		 5339{
5340 unsigned int pkt_size, num_pkts, i;
5341 struct sk_buff *skb, *rx_skb;
5342 unsigned char *packet;
bc5a0690 5343 u16 rx_start_idx, rx_idx;
b6016b76
MC		 5344 dma_addr_t map;
5345 struct tx_bd *txbd;
5346 struct sw_bd *rx_buf;
5347 struct l2_fhdr *rx_hdr;
5348 int ret = -ENODEV;
c76c0475 5349 struct bnx2_napi *bnapi = &bp->bnx2_napi[0], *tx_napi;
35e9010b 5350 struct bnx2_tx_ring_info *txr = &bnapi->tx_ring;
bb4f98ab 5351 struct bnx2_rx_ring_info *rxr = &bnapi->rx_ring;
c76c0475
MC		 5352
5353 tx_napi = bnapi;
b6016b76 5354
35e9010b 5355 txr = &tx_napi->tx_ring;
bb4f98ab 5356 rxr = &bnapi->rx_ring;
bc5a0690
MC		 5357 if (loopback_mode == BNX2_MAC_LOOPBACK) {
5358 bp->loopback = MAC_LOOPBACK;
5359 bnx2_set_mac_loopback(bp);
5360 }
5361 else if (loopback_mode == BNX2_PHY_LOOPBACK) {
583c28e5 5362 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
489310a4
MC		 5363 return 0;
5364
80be4434 5365 bp->loopback = PHY_LOOPBACK;
bc5a0690
MC		 5366 bnx2_set_phy_loopback(bp);
5367 }
5368 else
5369 return -EINVAL;
b6016b76 5370
84eaa187 5371 pkt_size = min(bp->dev->mtu + ETH_HLEN, bp->rx_jumbo_thresh - 4);
932f3772 5372 skb = netdev_alloc_skb(bp->dev, pkt_size);
b6cbc3b6
JL		 5373 if (!skb)
5374 return -ENOMEM;
b6016b76 5375 packet = skb_put(skb, pkt_size);
6634292b 5376 memcpy(packet, bp->dev->dev_addr, 6);
b6016b76
MC		 5377 memset(packet + 6, 0x0, 8);
5378 for (i = 14; i < pkt_size; i++)
5379 packet[i] = (unsigned char) (i & 0xff);
5380
3d16af86
BL		 5381 if (skb_dma_map(&bp->pdev->dev, skb, DMA_TO_DEVICE)) {
5382 dev_kfree_skb(skb);
5383 return -EIO;
5384 }
5385 map = skb_shinfo(skb)->dma_maps[0];
b6016b76 5386
bf5295bb
MC		 5387 REG_WR(bp, BNX2_HC_COMMAND,
5388 bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT);
5389
b6016b76
MC		 5390 REG_RD(bp, BNX2_HC_COMMAND);
5391
5392 udelay(5);
35efa7c1 5393 rx_start_idx = bnx2_get_hw_rx_cons(bnapi);
b6016b76 5394
b6016b76
MC		 5395 num_pkts = 0;
5396
35e9010b 5397 txbd = &txr->tx_desc_ring[TX_RING_IDX(txr->tx_prod)];
b6016b76
MC		 5398
5399 txbd->tx_bd_haddr_hi = (u64) map >> 32;
5400 txbd->tx_bd_haddr_lo = (u64) map & 0xffffffff;
5401 txbd->tx_bd_mss_nbytes = pkt_size;
5402 txbd->tx_bd_vlan_tag_flags = TX_BD_FLAGS_START | TX_BD_FLAGS_END;
5403
5404 num_pkts++;
35e9010b
MC		 5405 txr->tx_prod = NEXT_TX_BD(txr->tx_prod);
5406 txr->tx_prod_bseq += pkt_size;
b6016b76 5407
35e9010b
MC		 5408 REG_WR16(bp, txr->tx_bidx_addr, txr->tx_prod);
5409 REG_WR(bp, txr->tx_bseq_addr, txr->tx_prod_bseq);
b6016b76
MC		 5410
5411 udelay(100);
5412
bf5295bb
MC		 5413 REG_WR(bp, BNX2_HC_COMMAND,
5414 bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT);
5415
b6016b76
MC		 5416 REG_RD(bp, BNX2_HC_COMMAND);
5417
5418 udelay(5);
5419
3d16af86 5420 skb_dma_unmap(&bp->pdev->dev, skb, DMA_TO_DEVICE);
745720e5 5421 dev_kfree_skb(skb);
b6016b76 5422
35e9010b 5423 if (bnx2_get_hw_tx_cons(tx_napi) != txr->tx_prod)
b6016b76 5424 goto loopback_test_done;
b6016b76 5425
35efa7c1 5426 rx_idx = bnx2_get_hw_rx_cons(bnapi);
b6016b76
MC		 5427 if (rx_idx != rx_start_idx + num_pkts) {
5428 goto loopback_test_done;
5429 }
5430
bb4f98ab 5431 rx_buf = &rxr->rx_buf_ring[rx_start_idx];
b6016b76
MC		 5432 rx_skb = rx_buf->skb;
5433
5434 rx_hdr = (struct l2_fhdr *) rx_skb->data;
d89cb6af 5435 skb_reserve(rx_skb, BNX2_RX_OFFSET);
b6016b76
MC		 5436
5437 pci_dma_sync_single_for_cpu(bp->pdev,
5438 pci_unmap_addr(rx_buf, mapping),
5439 bp->rx_buf_size, PCI_DMA_FROMDEVICE);
5440
ade2bfe7 5441 if (rx_hdr->l2_fhdr_status &
b6016b76
MC		 5442 (L2_FHDR_ERRORS_BAD_CRC |
5443 L2_FHDR_ERRORS_PHY_DECODE |
5444 L2_FHDR_ERRORS_ALIGNMENT |
5445 L2_FHDR_ERRORS_TOO_SHORT |
5446 L2_FHDR_ERRORS_GIANT_FRAME)) {
5447
5448 goto loopback_test_done;
5449 }
5450
5451 if ((rx_hdr->l2_fhdr_pkt_len - 4) != pkt_size) {
5452 goto loopback_test_done;
5453 }
5454
5455 for (i = 14; i < pkt_size; i++) {
5456 if (*(rx_skb->data + i) != (unsigned char) (i & 0xff)) {
5457 goto loopback_test_done;
5458 }
5459 }
5460
5461 ret = 0;
5462
5463loopback_test_done:
5464 bp->loopback = 0;
5465 return ret;
5466}
5467
bc5a0690
MC		 5468#define BNX2_MAC_LOOPBACK_FAILED 1
5469#define BNX2_PHY_LOOPBACK_FAILED 2
5470#define BNX2_LOOPBACK_FAILED (BNX2_MAC_LOOPBACK_FAILED | \
5471 BNX2_PHY_LOOPBACK_FAILED)
5472
5473static int
5474bnx2_test_loopback(struct bnx2 *bp)
5475{
5476 int rc = 0;
5477
5478 if (!netif_running(bp->dev))
5479 return BNX2_LOOPBACK_FAILED;
5480
5481 bnx2_reset_nic(bp, BNX2_DRV_MSG_CODE_RESET);
5482 spin_lock_bh(&bp->phy_lock);
9a120bc5 5483 bnx2_init_phy(bp, 1);
bc5a0690
MC		 5484 spin_unlock_bh(&bp->phy_lock);
5485 if (bnx2_run_loopback(bp, BNX2_MAC_LOOPBACK))
5486 rc |= BNX2_MAC_LOOPBACK_FAILED;
5487 if (bnx2_run_loopback(bp, BNX2_PHY_LOOPBACK))
5488 rc |= BNX2_PHY_LOOPBACK_FAILED;
5489 return rc;
5490}
5491
b6016b76
MC		 5492#define NVRAM_SIZE 0x200
5493#define CRC32_RESIDUAL 0xdebb20e3
5494
5495static int
5496bnx2_test_nvram(struct bnx2 *bp)
5497{
b491edd5 5498 __be32 buf[NVRAM_SIZE / 4];
b6016b76
MC		 5499 u8 *data = (u8 *) buf;
5500 int rc = 0;
5501 u32 magic, csum;
5502
5503 if ((rc = bnx2_nvram_read(bp, 0, data, 4)) != 0)
5504 goto test_nvram_done;
5505
5506 magic = be32_to_cpu(buf[0]);
5507 if (magic != 0x669955aa) {
5508 rc = -ENODEV;
5509 goto test_nvram_done;
5510 }
5511
5512 if ((rc = bnx2_nvram_read(bp, 0x100, data, NVRAM_SIZE)) != 0)
5513 goto test_nvram_done;
5514
5515 csum = ether_crc_le(0x100, data);
5516 if (csum != CRC32_RESIDUAL) {
5517 rc = -ENODEV;
5518 goto test_nvram_done;
5519 }
5520
5521 csum = ether_crc_le(0x100, data + 0x100);
5522 if (csum != CRC32_RESIDUAL) {
5523 rc = -ENODEV;
5524 }
5525
5526test_nvram_done:
5527 return rc;
5528}
5529
5530static int
5531bnx2_test_link(struct bnx2 *bp)
5532{
5533 u32 bmsr;
5534
9f52b564
MC		 5535 if (!netif_running(bp->dev))
5536 return -ENODEV;
5537
583c28e5 5538 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) {
489310a4
MC		 5539 if (bp->link_up)
5540 return 0;
5541 return -ENODEV;
5542 }
c770a65c 5543 spin_lock_bh(&bp->phy_lock);
27a005b8
MC		 5544 bnx2_enable_bmsr1(bp);
5545 bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr);
5546 bnx2_read_phy(bp, bp->mii_bmsr1, &bmsr);
5547 bnx2_disable_bmsr1(bp);
c770a65c 5548 spin_unlock_bh(&bp->phy_lock);
6aa20a22 5549
b6016b76
MC		 5550 if (bmsr & BMSR_LSTATUS) {
5551 return 0;
5552 }
5553 return -ENODEV;
5554}
5555
5556static int
5557bnx2_test_intr(struct bnx2 *bp)
5558{
5559 int i;
b6016b76
MC		 5560 u16 status_idx;
5561
5562 if (!netif_running(bp->dev))
5563 return -ENODEV;
5564
5565 status_idx = REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD) & 0xffff;
5566
5567 /* This register is not touched during run-time. */
bf5295bb 5568 REG_WR(bp, BNX2_HC_COMMAND, bp->hc_cmd | BNX2_HC_COMMAND_COAL_NOW);
b6016b76
MC		 5569 REG_RD(bp, BNX2_HC_COMMAND);
5570
5571 for (i = 0; i < 10; i++) {
5572 if ((REG_RD(bp, BNX2_PCICFG_INT_ACK_CMD) & 0xffff) !=
5573 status_idx) {
5574
5575 break;
5576 }
5577
5578 msleep_interruptible(10);
5579 }
5580 if (i < 10)
5581 return 0;
5582
5583 return -ENODEV;
5584}
5585
38ea3686 5586/* Determining link for parallel detection. */
b2fadeae
MC		 5587static int
5588bnx2_5706_serdes_has_link(struct bnx2 *bp)
5589{
5590 u32 mode_ctl, an_dbg, exp;
5591
38ea3686
MC		 5592 if (bp->phy_flags & BNX2_PHY_FLAG_NO_PARALLEL)
5593 return 0;
5594
b2fadeae
MC		 5595 bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_MODE_CTL);
5596 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &mode_ctl);
5597
5598 if (!(mode_ctl & MISC_SHDW_MODE_CTL_SIG_DET))
5599 return 0;
5600
5601 bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_AN_DBG);
5602 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg);
5603 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &an_dbg);
5604
f3014c0c 5605 if (an_dbg & (MISC_SHDW_AN_DBG_NOSYNC | MISC_SHDW_AN_DBG_RUDI_INVALID))
b2fadeae
MC		 5606 return 0;
5607
5608 bnx2_write_phy(bp, MII_BNX2_DSP_ADDRESS, MII_EXPAND_REG1);
5609 bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &exp);
5610 bnx2_read_phy(bp, MII_BNX2_DSP_RW_PORT, &exp);
5611
5612 if (exp & MII_EXPAND_REG1_RUDI_C) /* receiving CONFIG */
5613 return 0;
5614
5615 return 1;
5616}
5617
b6016b76 5618static void
48b01e2d 5619bnx2_5706_serdes_timer(struct bnx2 *bp)
b6016b76 5620{
b2fadeae
MC		 5621 int check_link = 1;
5622
48b01e2d 5623 spin_lock(&bp->phy_lock);
b2fadeae 5624 if (bp->serdes_an_pending) {
48b01e2d 5625 bp->serdes_an_pending--;
b2fadeae
MC		 5626 check_link = 0;
5627 } else if ((bp->link_up == 0) && (bp->autoneg & AUTONEG_SPEED)) {
48b01e2d 5628 u32 bmcr;
b6016b76 5629
ac392abc 5630 bp->current_interval = BNX2_TIMER_INTERVAL;
cd339a0e 5631
ca58c3af 5632 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76 5633
48b01e2d 5634 if (bmcr & BMCR_ANENABLE) {
b2fadeae 5635 if (bnx2_5706_serdes_has_link(bp)) {
48b01e2d
MC		 5636 bmcr &= ~BMCR_ANENABLE;
5637 bmcr |= BMCR_SPEED1000 | BMCR_FULLDPLX;
ca58c3af 5638 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
583c28e5 5639 bp->phy_flags |= BNX2_PHY_FLAG_PARALLEL_DETECT;
48b01e2d 5640 }
b6016b76 5641 }
48b01e2d
MC		 5642 }
5643 else if ((bp->link_up) && (bp->autoneg & AUTONEG_SPEED) &&
583c28e5 5644 (bp->phy_flags & BNX2_PHY_FLAG_PARALLEL_DETECT)) {
48b01e2d 5645 u32 phy2;
b6016b76 5646
48b01e2d
MC		 5647 bnx2_write_phy(bp, 0x17, 0x0f01);
5648 bnx2_read_phy(bp, 0x15, &phy2);
5649 if (phy2 & 0x20) {
5650 u32 bmcr;
cd339a0e 5651
ca58c3af 5652 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
48b01e2d 5653 bmcr |= BMCR_ANENABLE;
ca58c3af 5654 bnx2_write_phy(bp, bp->mii_bmcr, bmcr);
b6016b76 5655
583c28e5 5656 bp->phy_flags &= ~BNX2_PHY_FLAG_PARALLEL_DETECT;
48b01e2d
MC		 5657 }
5658 } else
ac392abc 5659 bp->current_interval = BNX2_TIMER_INTERVAL;
b6016b76 5660
a2724e25 5661 if (check_link) {
b2fadeae
MC		 5662 u32 val;
5663
5664 bnx2_write_phy(bp, MII_BNX2_MISC_SHADOW, MISC_SHDW_AN_DBG);
5665 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &val);
5666 bnx2_read_phy(bp, MII_BNX2_MISC_SHADOW, &val);
5667
a2724e25
MC		 5668 if (bp->link_up && (val & MISC_SHDW_AN_DBG_NOSYNC)) {
5669 if (!(bp->phy_flags & BNX2_PHY_FLAG_FORCED_DOWN)) {
5670 bnx2_5706s_force_link_dn(bp, 1);
5671 bp->phy_flags |= BNX2_PHY_FLAG_FORCED_DOWN;
5672 } else
5673 bnx2_set_link(bp);
5674 } else if (!bp->link_up && !(val & MISC_SHDW_AN_DBG_NOSYNC))
5675 bnx2_set_link(bp);
b2fadeae 5676 }
48b01e2d
MC		 5677 spin_unlock(&bp->phy_lock);
5678}
b6016b76 5679
f8dd064e
MC		 5680static void
5681bnx2_5708_serdes_timer(struct bnx2 *bp)
5682{
583c28e5 5683 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
0d8a6571
MC		 5684 return;
5685
583c28e5 5686 if ((bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) == 0) {
f8dd064e
MC		 5687 bp->serdes_an_pending = 0;
5688 return;
5689 }
b6016b76 5690
f8dd064e
MC		 5691 spin_lock(&bp->phy_lock);
5692 if (bp->serdes_an_pending)
5693 bp->serdes_an_pending--;
5694 else if ((bp->link_up == 0) && (bp->autoneg & AUTONEG_SPEED)) {
5695 u32 bmcr;
b6016b76 5696
ca58c3af 5697 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
f8dd064e 5698 if (bmcr & BMCR_ANENABLE) {
605a9e20 5699 bnx2_enable_forced_2g5(bp);
f8dd064e
MC		 5700 bp->current_interval = SERDES_FORCED_TIMEOUT;
5701 } else {
605a9e20 5702 bnx2_disable_forced_2g5(bp);
f8dd064e 5703 bp->serdes_an_pending = 2;
ac392abc 5704 bp->current_interval = BNX2_TIMER_INTERVAL;
b6016b76 5705 }
b6016b76 5706
f8dd064e 5707 } else
ac392abc 5708 bp->current_interval = BNX2_TIMER_INTERVAL;
b6016b76 5709
f8dd064e
MC		 5710 spin_unlock(&bp->phy_lock);
5711}
5712
48b01e2d
MC		 5713static void
5714bnx2_timer(unsigned long data)
5715{
5716 struct bnx2 *bp = (struct bnx2 *) data;
b6016b76 5717
48b01e2d
MC		 5718 if (!netif_running(bp->dev))
5719 return;
b6016b76 5720
48b01e2d
MC		 5721 if (atomic_read(&bp->intr_sem) != 0)
5722 goto bnx2_restart_timer;
b6016b76 5723
df149d70 5724 bnx2_send_heart_beat(bp);
b6016b76 5725
2726d6e1
MC		 5726 bp->stats_blk->stat_FwRxDrop =
5727 bnx2_reg_rd_ind(bp, BNX2_FW_RX_DROP_COUNT);
b6016b76 5728
02537b06
MC		 5729 /* workaround occasional corrupted counters */
5730 if (CHIP_NUM(bp) == CHIP_NUM_5708 && bp->stats_ticks)
5731 REG_WR(bp, BNX2_HC_COMMAND, bp->hc_cmd |
5732 BNX2_HC_COMMAND_STATS_NOW);
5733
583c28e5 5734 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
f8dd064e
MC		 5735 if (CHIP_NUM(bp) == CHIP_NUM_5706)
5736 bnx2_5706_serdes_timer(bp);
27a005b8 5737 else
f8dd064e 5738 bnx2_5708_serdes_timer(bp);
b6016b76
MC		 5739 }
5740
5741bnx2_restart_timer:
cd339a0e 5742 mod_timer(&bp->timer, jiffies + bp->current_interval);
b6016b76
MC		 5743}
5744
8e6a72c4
MC		 5745static int
5746bnx2_request_irq(struct bnx2 *bp)
5747{
6d866ffc 5748 unsigned long flags;
b4b36042
MC		 5749 struct bnx2_irq *irq;
5750 int rc = 0, i;
8e6a72c4 5751
f86e82fb 5752 if (bp->flags & BNX2_FLAG_USING_MSI_OR_MSIX)
6d866ffc
MC		 5753 flags = 0;
5754 else
5755 flags = IRQF_SHARED;
b4b36042
MC		 5756
5757 for (i = 0; i < bp->irq_nvecs; i++) {
5758 irq = &bp->irq_tbl[i];
c76c0475 5759 rc = request_irq(irq->vector, irq->handler, flags, irq->name,
f0ea2e63 5760 &bp->bnx2_napi[i]);
b4b36042
MC		 5761 if (rc)
5762 break;
5763 irq->requested = 1;
5764 }
8e6a72c4
MC		 5765 return rc;
5766}
5767
5768static void
5769bnx2_free_irq(struct bnx2 *bp)
5770{
b4b36042
MC		 5771 struct bnx2_irq *irq;
5772 int i;
8e6a72c4 5773
b4b36042
MC		 5774 for (i = 0; i < bp->irq_nvecs; i++) {
5775 irq = &bp->irq_tbl[i];
5776 if (irq->requested)
f0ea2e63 5777 free_irq(irq->vector, &bp->bnx2_napi[i]);
b4b36042 5778 irq->requested = 0;
6d866ffc 5779 }
f86e82fb 5780 if (bp->flags & BNX2_FLAG_USING_MSI)
b4b36042 5781 pci_disable_msi(bp->pdev);
f86e82fb 5782 else if (bp->flags & BNX2_FLAG_USING_MSIX)
b4b36042
MC		 5783 pci_disable_msix(bp->pdev);
5784
f86e82fb 5785 bp->flags &= ~(BNX2_FLAG_USING_MSI_OR_MSIX | BNX2_FLAG_ONE_SHOT_MSI);
b4b36042
MC		 5786}
5787
5788static void
5e9ad9e1 5789bnx2_enable_msix(struct bnx2 *bp, int msix_vecs)
b4b36042 5790{
57851d84
MC		 5791 int i, rc;
5792 struct msix_entry msix_ent[BNX2_MAX_MSIX_VEC];
5793
b4b36042
MC		 5794 bnx2_setup_msix_tbl(bp);
5795 REG_WR(bp, BNX2_PCI_MSIX_CONTROL, BNX2_MAX_MSIX_HW_VEC - 1);
5796 REG_WR(bp, BNX2_PCI_MSIX_TBL_OFF_BIR, BNX2_PCI_GRC_WINDOW2_BASE);
5797 REG_WR(bp, BNX2_PCI_MSIX_PBA_OFF_BIT, BNX2_PCI_GRC_WINDOW3_BASE);
57851d84
MC		 5798
5799 for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) {
5800 msix_ent[i].entry = i;
5801 msix_ent[i].vector = 0;
35e9010b
MC		 5802
5803 strcpy(bp->irq_tbl[i].name, bp->dev->name);
f0ea2e63 5804 bp->irq_tbl[i].handler = bnx2_msi_1shot;
57851d84
MC		 5805 }
5806
5807 rc = pci_enable_msix(bp->pdev, msix_ent, BNX2_MAX_MSIX_VEC);
5808 if (rc != 0)
5809 return;
5810
5e9ad9e1 5811 bp->irq_nvecs = msix_vecs;
f86e82fb 5812 bp->flags |= BNX2_FLAG_USING_MSIX | BNX2_FLAG_ONE_SHOT_MSI;
57851d84
MC		 5813 for (i = 0; i < BNX2_MAX_MSIX_VEC; i++)
5814 bp->irq_tbl[i].vector = msix_ent[i].vector;
6d866ffc
MC		 5815}
5816
5817static void
5818bnx2_setup_int_mode(struct bnx2 *bp, int dis_msi)
5819{
5e9ad9e1 5820 int cpus = num_online_cpus();
706bf240 5821 int msix_vecs = min(cpus + 1, RX_MAX_RINGS);
5e9ad9e1 5822
6d866ffc
MC		 5823 bp->irq_tbl[0].handler = bnx2_interrupt;
5824 strcpy(bp->irq_tbl[0].name, bp->dev->name);
b4b36042
MC		 5825 bp->irq_nvecs = 1;
5826 bp->irq_tbl[0].vector = bp->pdev->irq;
5827
5e9ad9e1
MC		 5828 if ((bp->flags & BNX2_FLAG_MSIX_CAP) && !dis_msi && cpus > 1)
5829 bnx2_enable_msix(bp, msix_vecs);
6d866ffc 5830
f86e82fb
DM		 5831 if ((bp->flags & BNX2_FLAG_MSI_CAP) && !dis_msi &&
5832 !(bp->flags & BNX2_FLAG_USING_MSIX)) {
6d866ffc 5833 if (pci_enable_msi(bp->pdev) == 0) {
f86e82fb 5834 bp->flags |= BNX2_FLAG_USING_MSI;
6d866ffc 5835 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
f86e82fb 5836 bp->flags |= BNX2_FLAG_ONE_SHOT_MSI;
6d866ffc
MC		 5837 bp->irq_tbl[0].handler = bnx2_msi_1shot;
5838 } else
5839 bp->irq_tbl[0].handler = bnx2_msi;
b4b36042
MC		 5840
5841 bp->irq_tbl[0].vector = bp->pdev->irq;
6d866ffc
MC		 5842 }
5843 }
706bf240
BL		 5844
5845 bp->num_tx_rings = rounddown_pow_of_two(bp->irq_nvecs);
5846 bp->dev->real_num_tx_queues = bp->num_tx_rings;
5847
5e9ad9e1 5848 bp->num_rx_rings = bp->irq_nvecs;
8e6a72c4
MC		 5849}
5850
b6016b76
MC		 5851/* Called with rtnl_lock */
5852static int
5853bnx2_open(struct net_device *dev)
5854{
972ec0d4 5855 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 5856 int rc;
5857
1b2f922f
MC		 5858 netif_carrier_off(dev);
5859
829ca9a3 5860 bnx2_set_power_state(bp, PCI_D0);
b6016b76
MC		 5861 bnx2_disable_int(bp);
5862
35e9010b
MC		 5863 bnx2_setup_int_mode(bp, disable_msi);
5864 bnx2_napi_enable(bp);
b6016b76 5865 rc = bnx2_alloc_mem(bp);
2739a8bb
MC		 5866 if (rc)
5867 goto open_err;
b6016b76 5868
8e6a72c4 5869 rc = bnx2_request_irq(bp);
2739a8bb
MC		 5870 if (rc)
5871 goto open_err;
b6016b76 5872
9a120bc5 5873 rc = bnx2_init_nic(bp, 1);
2739a8bb
MC		 5874 if (rc)
5875 goto open_err;
6aa20a22 5876
cd339a0e 5877 mod_timer(&bp->timer, jiffies + bp->current_interval);
b6016b76
MC		 5878
5879 atomic_set(&bp->intr_sem, 0);
5880
5881 bnx2_enable_int(bp);
5882
f86e82fb 5883 if (bp->flags & BNX2_FLAG_USING_MSI) {
b6016b76
MC		 5884 /* Test MSI to make sure it is working
5885 * If MSI test fails, go back to INTx mode
5886 */
5887 if (bnx2_test_intr(bp) != 0) {
5888 printk(KERN_WARNING PFX "%s: No interrupt was generated"
5889 " using MSI, switching to INTx mode. Please"
5890 " report this failure to the PCI maintainer"
5891 " and include system chipset information.\n",
5892 bp->dev->name);
5893
5894 bnx2_disable_int(bp);
8e6a72c4 5895 bnx2_free_irq(bp);
b6016b76 5896
6d866ffc
MC		 5897 bnx2_setup_int_mode(bp, 1);
5898
9a120bc5 5899 rc = bnx2_init_nic(bp, 0);
b6016b76 5900
8e6a72c4
MC		 5901 if (!rc)
5902 rc = bnx2_request_irq(bp);
5903
b6016b76 5904 if (rc) {
b6016b76 5905 del_timer_sync(&bp->timer);
2739a8bb 5906 goto open_err;
b6016b76
MC		 5907 }
5908 bnx2_enable_int(bp);
5909 }
5910 }
f86e82fb 5911 if (bp->flags & BNX2_FLAG_USING_MSI)
b6016b76 5912 printk(KERN_INFO PFX "%s: using MSI\n", dev->name);
f86e82fb 5913 else if (bp->flags & BNX2_FLAG_USING_MSIX)
57851d84 5914 printk(KERN_INFO PFX "%s: using MSIX\n", dev->name);
b6016b76 5915
706bf240 5916 netif_tx_start_all_queues(dev);
b6016b76
MC		 5917
5918 return 0;
2739a8bb
MC		 5919
5920open_err:
5921 bnx2_napi_disable(bp);
5922 bnx2_free_skbs(bp);
5923 bnx2_free_irq(bp);
5924 bnx2_free_mem(bp);
5925 return rc;
b6016b76
MC		 5926}
5927
5928static void
c4028958 5929bnx2_reset_task(struct work_struct *work)
b6016b76 5930{
c4028958 5931 struct bnx2 *bp = container_of(work, struct bnx2, reset_task);
b6016b76 5932
afdc08b9
MC		 5933 if (!netif_running(bp->dev))
5934 return;
5935
b6016b76
MC		 5936 bnx2_netif_stop(bp);
5937
9a120bc5 5938 bnx2_init_nic(bp, 1);
b6016b76
MC		 5939
5940 atomic_set(&bp->intr_sem, 1);
5941 bnx2_netif_start(bp);
5942}
5943
5944static void
5945bnx2_tx_timeout(struct net_device *dev)
5946{
972ec0d4 5947 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 5948
5949 /* This allows the netif to be shutdown gracefully before resetting */
5950 schedule_work(&bp->reset_task);
5951}
5952
5953#ifdef BCM_VLAN
5954/* Called with rtnl_lock */
5955static void
5956bnx2_vlan_rx_register(struct net_device *dev, struct vlan_group *vlgrp)
5957{
972ec0d4 5958 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 5959
5960 bnx2_netif_stop(bp);
5961
5962 bp->vlgrp = vlgrp;
5963 bnx2_set_rx_mode(dev);
7c62e83b
MC		 5964 if (bp->flags & BNX2_FLAG_CAN_KEEP_VLAN)
5965 bnx2_fw_sync(bp, BNX2_DRV_MSG_CODE_KEEP_VLAN_UPDATE, 0, 1);
b6016b76
MC		 5966
5967 bnx2_netif_start(bp);
5968}
b6016b76
MC		 5969#endif
5970
932ff279 5971/* Called with netif_tx_lock.
2f8af120
MC		 5972 * bnx2_tx_int() runs without netif_tx_lock unless it needs to call
5973 * netif_wake_queue().
b6016b76
MC		 5974 */
5975static int
5976bnx2_start_xmit(struct sk_buff *skb, struct net_device *dev)
5977{
972ec0d4 5978 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 5979 dma_addr_t mapping;
5980 struct tx_bd *txbd;
3d16af86 5981 struct sw_tx_bd *tx_buf;
b6016b76
MC		 5982 u32 len, vlan_tag_flags, last_frag, mss;
5983 u16 prod, ring_prod;
5984 int i;
706bf240
BL		 5985 struct bnx2_napi *bnapi;
5986 struct bnx2_tx_ring_info *txr;
5987 struct netdev_queue *txq;
3d16af86 5988 struct skb_shared_info *sp;
706bf240
BL		 5989
5990 /* Determine which tx ring we will be placed on */
5991 i = skb_get_queue_mapping(skb);
5992 bnapi = &bp->bnx2_napi[i];
5993 txr = &bnapi->tx_ring;
5994 txq = netdev_get_tx_queue(dev, i);
b6016b76 5995
35e9010b 5996 if (unlikely(bnx2_tx_avail(bp, txr) <
a550c99b 5997 (skb_shinfo(skb)->nr_frags + 1))) {
706bf240 5998 netif_tx_stop_queue(txq);
b6016b76
MC		 5999 printk(KERN_ERR PFX "%s: BUG! Tx ring full when queue awake!\n",
6000 dev->name);
6001
6002 return NETDEV_TX_BUSY;
6003 }
6004 len = skb_headlen(skb);
35e9010b 6005 prod = txr->tx_prod;
b6016b76
MC		 6006 ring_prod = TX_RING_IDX(prod);
6007
6008 vlan_tag_flags = 0;
84fa7933 6009 if (skb->ip_summed == CHECKSUM_PARTIAL) {
b6016b76
MC		 6010 vlan_tag_flags |= TX_BD_FLAGS_TCP_UDP_CKSUM;
6011 }
6012
729b85cd 6013#ifdef BCM_VLAN
79ea13ce 6014 if (bp->vlgrp && vlan_tx_tag_present(skb)) {
b6016b76
MC		 6015 vlan_tag_flags |=
6016 (TX_BD_FLAGS_VLAN_TAG | (vlan_tx_tag_get(skb) << 16));
6017 }
729b85cd 6018#endif
fde82055 6019 if ((mss = skb_shinfo(skb)->gso_size)) {
a1efb4b6 6020 u32 tcp_opt_len;
eddc9ec5 6021 struct iphdr *iph;
b6016b76 6022
b6016b76
MC		 6023 vlan_tag_flags |= TX_BD_FLAGS_SW_LSO;
6024
4666f87a
MC		 6025 tcp_opt_len = tcp_optlen(skb);
6026
6027 if (skb_shinfo(skb)->gso_type & SKB_GSO_TCPV6) {
6028 u32 tcp_off = skb_transport_offset(skb) -
6029 sizeof(struct ipv6hdr) - ETH_HLEN;
ab6a5bb6 6030
4666f87a
MC		 6031 vlan_tag_flags |= ((tcp_opt_len >> 2) << 8) |
6032 TX_BD_FLAGS_SW_FLAGS;
6033 if (likely(tcp_off == 0))
6034 vlan_tag_flags &= ~TX_BD_FLAGS_TCP6_OFF0_MSK;
6035 else {
6036 tcp_off >>= 3;
6037 vlan_tag_flags |= ((tcp_off & 0x3) <<
6038 TX_BD_FLAGS_TCP6_OFF0_SHL) |
6039 ((tcp_off & 0x10) <<
6040 TX_BD_FLAGS_TCP6_OFF4_SHL);
6041 mss |= (tcp_off & 0xc) << TX_BD_TCP6_OFF2_SHL;
6042 }
6043 } else {
4666f87a 6044 iph = ip_hdr(skb);
4666f87a
MC		 6045 if (tcp_opt_len || (iph->ihl > 5)) {
6046 vlan_tag_flags |= ((iph->ihl - 5) +
6047 (tcp_opt_len >> 2)) << 8;
6048 }
b6016b76 6049 }
4666f87a 6050 } else
b6016b76 6051 mss = 0;
b6016b76 6052
3d16af86
BL		 6053 if (skb_dma_map(&bp->pdev->dev, skb, DMA_TO_DEVICE)) {
6054 dev_kfree_skb(skb);
6055 return NETDEV_TX_OK;
6056 }
6057
6058 sp = skb_shinfo(skb);
6059 mapping = sp->dma_maps[0];
6aa20a22 6060
35e9010b 6061 tx_buf = &txr->tx_buf_ring[ring_prod];
b6016b76 6062 tx_buf->skb = skb;
b6016b76 6063
35e9010b 6064 txbd = &txr->tx_desc_ring[ring_prod];
b6016b76
MC		 6065
6066 txbd->tx_bd_haddr_hi = (u64) mapping >> 32;
6067 txbd->tx_bd_haddr_lo = (u64) mapping & 0xffffffff;
6068 txbd->tx_bd_mss_nbytes = len | (mss << 16);
6069 txbd->tx_bd_vlan_tag_flags = vlan_tag_flags | TX_BD_FLAGS_START;
6070
6071 last_frag = skb_shinfo(skb)->nr_frags;
6072
6073 for (i = 0; i < last_frag; i++) {
6074 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
6075
6076 prod = NEXT_TX_BD(prod);
6077 ring_prod = TX_RING_IDX(prod);
35e9010b 6078 txbd = &txr->tx_desc_ring[ring_prod];
b6016b76
MC		 6079
6080 len = frag->size;
3d16af86 6081 mapping = sp->dma_maps[i + 1];
b6016b76
MC		 6082
6083 txbd->tx_bd_haddr_hi = (u64) mapping >> 32;
6084 txbd->tx_bd_haddr_lo = (u64) mapping & 0xffffffff;
6085 txbd->tx_bd_mss_nbytes = len | (mss << 16);
6086 txbd->tx_bd_vlan_tag_flags = vlan_tag_flags;
6087
6088 }
6089 txbd->tx_bd_vlan_tag_flags |= TX_BD_FLAGS_END;
6090
6091 prod = NEXT_TX_BD(prod);
35e9010b 6092 txr->tx_prod_bseq += skb->len;
b6016b76 6093
35e9010b
MC		 6094 REG_WR16(bp, txr->tx_bidx_addr, prod);
6095 REG_WR(bp, txr->tx_bseq_addr, txr->tx_prod_bseq);
b6016b76
MC		 6096
6097 mmiowb();
6098
35e9010b 6099 txr->tx_prod = prod;
b6016b76
MC		 6100 dev->trans_start = jiffies;
6101
35e9010b 6102 if (unlikely(bnx2_tx_avail(bp, txr) <= MAX_SKB_FRAGS)) {
706bf240 6103 netif_tx_stop_queue(txq);
35e9010b 6104 if (bnx2_tx_avail(bp, txr) > bp->tx_wake_thresh)
706bf240 6105 netif_tx_wake_queue(txq);
b6016b76
MC		 6106 }
6107
6108 return NETDEV_TX_OK;
6109}
6110
6111/* Called with rtnl_lock */
6112static int
6113bnx2_close(struct net_device *dev)
6114{
972ec0d4 6115 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6116
4bb073c0 6117 cancel_work_sync(&bp->reset_task);
afdc08b9 6118
bea3348e 6119 bnx2_disable_int_sync(bp);
35efa7c1 6120 bnx2_napi_disable(bp);
b6016b76 6121 del_timer_sync(&bp->timer);
74bf4ba3 6122 bnx2_shutdown_chip(bp);
8e6a72c4 6123 bnx2_free_irq(bp);
b6016b76
MC		 6124 bnx2_free_skbs(bp);
6125 bnx2_free_mem(bp);
6126 bp->link_up = 0;
6127 netif_carrier_off(bp->dev);
829ca9a3 6128 bnx2_set_power_state(bp, PCI_D3hot);
b6016b76
MC		 6129 return 0;
6130}
6131
6132#define GET_NET_STATS64(ctr) \
6133 (unsigned long) ((unsigned long) (ctr##_hi) << 32) + \
6134 (unsigned long) (ctr##_lo)
6135
6136#define GET_NET_STATS32(ctr) \
6137 (ctr##_lo)
6138
6139#if (BITS_PER_LONG == 64)
6140#define GET_NET_STATS GET_NET_STATS64
6141#else
6142#define GET_NET_STATS GET_NET_STATS32
6143#endif
6144
6145static struct net_device_stats *
6146bnx2_get_stats(struct net_device *dev)
6147{
972ec0d4 6148 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6149 struct statistics_block *stats_blk = bp->stats_blk;
6150 struct net_device_stats *net_stats = &bp->net_stats;
6151
6152 if (bp->stats_blk == NULL) {
6153 return net_stats;
6154 }
6155 net_stats->rx_packets =
6156 GET_NET_STATS(stats_blk->stat_IfHCInUcastPkts) +
6157 GET_NET_STATS(stats_blk->stat_IfHCInMulticastPkts) +
6158 GET_NET_STATS(stats_blk->stat_IfHCInBroadcastPkts);
6159
6160 net_stats->tx_packets =
6161 GET_NET_STATS(stats_blk->stat_IfHCOutUcastPkts) +
6162 GET_NET_STATS(stats_blk->stat_IfHCOutMulticastPkts) +
6163 GET_NET_STATS(stats_blk->stat_IfHCOutBroadcastPkts);
6164
6165 net_stats->rx_bytes =
6166 GET_NET_STATS(stats_blk->stat_IfHCInOctets);
6167
6168 net_stats->tx_bytes =
6169 GET_NET_STATS(stats_blk->stat_IfHCOutOctets);
6170
6aa20a22 6171 net_stats->multicast =
b6016b76
MC		 6172 GET_NET_STATS(stats_blk->stat_IfHCOutMulticastPkts);
6173
6aa20a22 6174 net_stats->collisions =
b6016b76
MC		 6175 (unsigned long) stats_blk->stat_EtherStatsCollisions;
6176
6aa20a22 6177 net_stats->rx_length_errors =
b6016b76
MC		 6178 (unsigned long) (stats_blk->stat_EtherStatsUndersizePkts +
6179 stats_blk->stat_EtherStatsOverrsizePkts);
6180
6aa20a22 6181 net_stats->rx_over_errors =
b6016b76
MC		 6182 (unsigned long) stats_blk->stat_IfInMBUFDiscards;
6183
6aa20a22 6184 net_stats->rx_frame_errors =
b6016b76
MC		 6185 (unsigned long) stats_blk->stat_Dot3StatsAlignmentErrors;
6186
6aa20a22 6187 net_stats->rx_crc_errors =
b6016b76
MC		 6188 (unsigned long) stats_blk->stat_Dot3StatsFCSErrors;
6189
6190 net_stats->rx_errors = net_stats->rx_length_errors +
6191 net_stats->rx_over_errors + net_stats->rx_frame_errors +
6192 net_stats->rx_crc_errors;
6193
6194 net_stats->tx_aborted_errors =
6195 (unsigned long) (stats_blk->stat_Dot3StatsExcessiveCollisions +
6196 stats_blk->stat_Dot3StatsLateCollisions);
6197
5b0c76ad
MC		 6198 if ((CHIP_NUM(bp) == CHIP_NUM_5706) ||
6199 (CHIP_ID(bp) == CHIP_ID_5708_A0))
b6016b76
MC		 6200 net_stats->tx_carrier_errors = 0;
6201 else {
6202 net_stats->tx_carrier_errors =
6203 (unsigned long)
6204 stats_blk->stat_Dot3StatsCarrierSenseErrors;
6205 }
6206
6207 net_stats->tx_errors =
6aa20a22 6208 (unsigned long)
b6016b76
MC		 6209 stats_blk->stat_emac_tx_stat_dot3statsinternalmactransmiterrors
6210 +
6211 net_stats->tx_aborted_errors +
6212 net_stats->tx_carrier_errors;
6213
cea94db9
MC		 6214 net_stats->rx_missed_errors =
6215 (unsigned long) (stats_blk->stat_IfInMBUFDiscards +
6216 stats_blk->stat_FwRxDrop);
6217
b6016b76
MC		 6218 return net_stats;
6219}
6220
6221/* All ethtool functions called with rtnl_lock */
6222
6223static int
6224bnx2_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
6225{
972ec0d4 6226 struct bnx2 *bp = netdev_priv(dev);
7b6b8347 6227 int support_serdes = 0, support_copper = 0;
b6016b76
MC		 6228
6229 cmd->supported = SUPPORTED_Autoneg;
583c28e5 6230 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) {
7b6b8347
MC		 6231 support_serdes = 1;
6232 support_copper = 1;
6233 } else if (bp->phy_port == PORT_FIBRE)
6234 support_serdes = 1;
6235 else
6236 support_copper = 1;
6237
6238 if (support_serdes) {
b6016b76
MC		 6239 cmd->supported |= SUPPORTED_1000baseT_Full |
6240 SUPPORTED_FIBRE;
583c28e5 6241 if (bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE)
605a9e20 6242 cmd->supported |= SUPPORTED_2500baseX_Full;
b6016b76 6243
b6016b76 6244 }
7b6b8347 6245 if (support_copper) {
b6016b76
MC		 6246 cmd->supported |= SUPPORTED_10baseT_Half |
6247 SUPPORTED_10baseT_Full |
6248 SUPPORTED_100baseT_Half |
6249 SUPPORTED_100baseT_Full |
6250 SUPPORTED_1000baseT_Full |
6251 SUPPORTED_TP;
6252
b6016b76
MC		 6253 }
6254
7b6b8347
MC		 6255 spin_lock_bh(&bp->phy_lock);
6256 cmd->port = bp->phy_port;
b6016b76
MC		 6257 cmd->advertising = bp->advertising;
6258
6259 if (bp->autoneg & AUTONEG_SPEED) {
6260 cmd->autoneg = AUTONEG_ENABLE;
6261 }
6262 else {
6263 cmd->autoneg = AUTONEG_DISABLE;
6264 }
6265
6266 if (netif_carrier_ok(dev)) {
6267 cmd->speed = bp->line_speed;
6268 cmd->duplex = bp->duplex;
6269 }
6270 else {
6271 cmd->speed = -1;
6272 cmd->duplex = -1;
6273 }
7b6b8347 6274 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 6275
6276 cmd->transceiver = XCVR_INTERNAL;
6277 cmd->phy_address = bp->phy_addr;
6278
6279 return 0;
6280}
6aa20a22 6281
b6016b76
MC		 6282static int
6283bnx2_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
6284{
972ec0d4 6285 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6286 u8 autoneg = bp->autoneg;
6287 u8 req_duplex = bp->req_duplex;
6288 u16 req_line_speed = bp->req_line_speed;
6289 u32 advertising = bp->advertising;
7b6b8347
MC		 6290 int err = -EINVAL;
6291
6292 spin_lock_bh(&bp->phy_lock);
6293
6294 if (cmd->port != PORT_TP && cmd->port != PORT_FIBRE)
6295 goto err_out_unlock;
6296
583c28e5
MC		 6297 if (cmd->port != bp->phy_port &&
6298 !(bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP))
7b6b8347 6299 goto err_out_unlock;
b6016b76 6300
d6b14486
MC		 6301 /* If device is down, we can store the settings only if the user
6302 * is setting the currently active port.
6303 */
6304 if (!netif_running(dev) && cmd->port != bp->phy_port)
6305 goto err_out_unlock;
6306
b6016b76
MC		 6307 if (cmd->autoneg == AUTONEG_ENABLE) {
6308 autoneg |= AUTONEG_SPEED;
6309
6aa20a22 6310 cmd->advertising &= ETHTOOL_ALL_COPPER_SPEED;
b6016b76
MC		 6311
6312 /* allow advertising 1 speed */
6313 if ((cmd->advertising == ADVERTISED_10baseT_Half) ||
6314 (cmd->advertising == ADVERTISED_10baseT_Full) ||
6315 (cmd->advertising == ADVERTISED_100baseT_Half) ||
6316 (cmd->advertising == ADVERTISED_100baseT_Full)) {
6317
7b6b8347
MC		 6318 if (cmd->port == PORT_FIBRE)
6319 goto err_out_unlock;
b6016b76
MC		 6320
6321 advertising = cmd->advertising;
6322
27a005b8 6323 } else if (cmd->advertising == ADVERTISED_2500baseX_Full) {
583c28e5 6324 if (!(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE) ||
7b6b8347
MC		 6325 (cmd->port == PORT_TP))
6326 goto err_out_unlock;
6327 } else if (cmd->advertising == ADVERTISED_1000baseT_Full)
b6016b76 6328 advertising = cmd->advertising;
7b6b8347
MC		 6329 else if (cmd->advertising == ADVERTISED_1000baseT_Half)
6330 goto err_out_unlock;
b6016b76 6331 else {
7b6b8347 6332 if (cmd->port == PORT_FIBRE)
b6016b76 6333 advertising = ETHTOOL_ALL_FIBRE_SPEED;
7b6b8347 6334 else
b6016b76 6335 advertising = ETHTOOL_ALL_COPPER_SPEED;
b6016b76
MC		 6336 }
6337 advertising |= ADVERTISED_Autoneg;
6338 }
6339 else {
7b6b8347 6340 if (cmd->port == PORT_FIBRE) {
80be4434
MC		 6341 if ((cmd->speed != SPEED_1000 &&
6342 cmd->speed != SPEED_2500) ||
6343 (cmd->duplex != DUPLEX_FULL))
7b6b8347 6344 goto err_out_unlock;
80be4434
MC		 6345
6346 if (cmd->speed == SPEED_2500 &&
583c28e5 6347 !(bp->phy_flags & BNX2_PHY_FLAG_2_5G_CAPABLE))
7b6b8347 6348 goto err_out_unlock;
b6016b76 6349 }
7b6b8347
MC		 6350 else if (cmd->speed == SPEED_1000 || cmd->speed == SPEED_2500)
6351 goto err_out_unlock;
6352
b6016b76
MC		 6353 autoneg &= ~AUTONEG_SPEED;
6354 req_line_speed = cmd->speed;
6355 req_duplex = cmd->duplex;
6356 advertising = 0;
6357 }
6358
6359 bp->autoneg = autoneg;
6360 bp->advertising = advertising;
6361 bp->req_line_speed = req_line_speed;
6362 bp->req_duplex = req_duplex;
6363
d6b14486
MC		 6364 err = 0;
6365 /* If device is down, the new settings will be picked up when it is
6366 * brought up.
6367 */
6368 if (netif_running(dev))
6369 err = bnx2_setup_phy(bp, cmd->port);
b6016b76 6370
7b6b8347 6371err_out_unlock:
c770a65c 6372 spin_unlock_bh(&bp->phy_lock);
b6016b76 6373
7b6b8347 6374 return err;
b6016b76
MC		 6375}
6376
6377static void
6378bnx2_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
6379{
972ec0d4 6380 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6381
6382 strcpy(info->driver, DRV_MODULE_NAME);
6383 strcpy(info->version, DRV_MODULE_VERSION);
6384 strcpy(info->bus_info, pci_name(bp->pdev));
58fc2ea4 6385 strcpy(info->fw_version, bp->fw_version);
b6016b76
MC		 6386}
6387
244ac4f4
MC		 6388#define BNX2_REGDUMP_LEN (32 * 1024)
6389
6390static int
6391bnx2_get_regs_len(struct net_device *dev)
6392{
6393 return BNX2_REGDUMP_LEN;
6394}
6395
6396static void
6397bnx2_get_regs(struct net_device *dev, struct ethtool_regs *regs, void *_p)
6398{
6399 u32 *p = _p, i, offset;
6400 u8 *orig_p = _p;
6401 struct bnx2 *bp = netdev_priv(dev);
6402 u32 reg_boundaries[] = { 0x0000, 0x0098, 0x0400, 0x045c,
6403 0x0800, 0x0880, 0x0c00, 0x0c10,
6404 0x0c30, 0x0d08, 0x1000, 0x101c,
6405 0x1040, 0x1048, 0x1080, 0x10a4,
6406 0x1400, 0x1490, 0x1498, 0x14f0,
6407 0x1500, 0x155c, 0x1580, 0x15dc,
6408 0x1600, 0x1658, 0x1680, 0x16d8,
6409 0x1800, 0x1820, 0x1840, 0x1854,
6410 0x1880, 0x1894, 0x1900, 0x1984,
6411 0x1c00, 0x1c0c, 0x1c40, 0x1c54,
6412 0x1c80, 0x1c94, 0x1d00, 0x1d84,
6413 0x2000, 0x2030, 0x23c0, 0x2400,
6414 0x2800, 0x2820, 0x2830, 0x2850,
6415 0x2b40, 0x2c10, 0x2fc0, 0x3058,
6416 0x3c00, 0x3c94, 0x4000, 0x4010,
6417 0x4080, 0x4090, 0x43c0, 0x4458,
6418 0x4c00, 0x4c18, 0x4c40, 0x4c54,
6419 0x4fc0, 0x5010, 0x53c0, 0x5444,
6420 0x5c00, 0x5c18, 0x5c80, 0x5c90,
6421 0x5fc0, 0x6000, 0x6400, 0x6428,
6422 0x6800, 0x6848, 0x684c, 0x6860,
6423 0x6888, 0x6910, 0x8000 };
6424
6425 regs->version = 0;
6426
6427 memset(p, 0, BNX2_REGDUMP_LEN);
6428
6429 if (!netif_running(bp->dev))
6430 return;
6431
6432 i = 0;
6433 offset = reg_boundaries[0];
6434 p += offset;
6435 while (offset < BNX2_REGDUMP_LEN) {
6436 *p++ = REG_RD(bp, offset);
6437 offset += 4;
6438 if (offset == reg_boundaries[i + 1]) {
6439 offset = reg_boundaries[i + 2];
6440 p = (u32 *) (orig_p + offset);
6441 i += 2;
6442 }
6443 }
6444}
6445
b6016b76
MC		 6446static void
6447bnx2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
6448{
972ec0d4 6449 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6450
f86e82fb 6451 if (bp->flags & BNX2_FLAG_NO_WOL) {
b6016b76
MC		 6452 wol->supported = 0;
6453 wol->wolopts = 0;
6454 }
6455 else {
6456 wol->supported = WAKE_MAGIC;
6457 if (bp->wol)
6458 wol->wolopts = WAKE_MAGIC;
6459 else
6460 wol->wolopts = 0;
6461 }
6462 memset(&wol->sopass, 0, sizeof(wol->sopass));
6463}
6464
6465static int
6466bnx2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
6467{
972ec0d4 6468 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6469
6470 if (wol->wolopts & ~WAKE_MAGIC)
6471 return -EINVAL;
6472
6473 if (wol->wolopts & WAKE_MAGIC) {
f86e82fb 6474 if (bp->flags & BNX2_FLAG_NO_WOL)
b6016b76
MC		 6475 return -EINVAL;
6476
6477 bp->wol = 1;
6478 }
6479 else {
6480 bp->wol = 0;
6481 }
6482 return 0;
6483}
6484
6485static int
6486bnx2_nway_reset(struct net_device *dev)
6487{
972ec0d4 6488 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6489 u32 bmcr;
6490
9f52b564
MC		 6491 if (!netif_running(dev))
6492 return -EAGAIN;
6493
b6016b76
MC		 6494 if (!(bp->autoneg & AUTONEG_SPEED)) {
6495 return -EINVAL;
6496 }
6497
c770a65c 6498 spin_lock_bh(&bp->phy_lock);
b6016b76 6499
583c28e5 6500 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP) {
7b6b8347
MC		 6501 int rc;
6502
6503 rc = bnx2_setup_remote_phy(bp, bp->phy_port);
6504 spin_unlock_bh(&bp->phy_lock);
6505 return rc;
6506 }
6507
b6016b76 6508 /* Force a link down visible on the other side */
583c28e5 6509 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
ca58c3af 6510 bnx2_write_phy(bp, bp->mii_bmcr, BMCR_LOOPBACK);
c770a65c 6511 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 6512
6513 msleep(20);
6514
c770a65c 6515 spin_lock_bh(&bp->phy_lock);
f8dd064e
MC		 6516
6517 bp->current_interval = SERDES_AN_TIMEOUT;
6518 bp->serdes_an_pending = 1;
6519 mod_timer(&bp->timer, jiffies + bp->current_interval);
b6016b76
MC		 6520 }
6521
ca58c3af 6522 bnx2_read_phy(bp, bp->mii_bmcr, &bmcr);
b6016b76 6523 bmcr &= ~BMCR_LOOPBACK;
ca58c3af 6524 bnx2_write_phy(bp, bp->mii_bmcr, bmcr | BMCR_ANRESTART | BMCR_ANENABLE);
b6016b76 6525
c770a65c 6526 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 6527
6528 return 0;
6529}
6530
6531static int
6532bnx2_get_eeprom_len(struct net_device *dev)
6533{
972ec0d4 6534 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6535
1122db71 6536 if (bp->flash_info == NULL)
b6016b76
MC		 6537 return 0;
6538
1122db71 6539 return (int) bp->flash_size;
b6016b76
MC		 6540}
6541
6542static int
6543bnx2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
6544 u8 *eebuf)
6545{
972ec0d4 6546 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6547 int rc;
6548
9f52b564
MC		 6549 if (!netif_running(dev))
6550 return -EAGAIN;
6551
1064e944 6552 /* parameters already validated in ethtool_get_eeprom */
b6016b76
MC		 6553
6554 rc = bnx2_nvram_read(bp, eeprom->offset, eebuf, eeprom->len);
6555
6556 return rc;
6557}
6558
6559static int
6560bnx2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
6561 u8 *eebuf)
6562{
972ec0d4 6563 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6564 int rc;
6565
9f52b564
MC		 6566 if (!netif_running(dev))
6567 return -EAGAIN;
6568
1064e944 6569 /* parameters already validated in ethtool_set_eeprom */
b6016b76
MC		 6570
6571 rc = bnx2_nvram_write(bp, eeprom->offset, eebuf, eeprom->len);
6572
6573 return rc;
6574}
6575
6576static int
6577bnx2_get_coalesce(struct net_device *dev, struct ethtool_coalesce *coal)
6578{
972ec0d4 6579 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6580
6581 memset(coal, 0, sizeof(struct ethtool_coalesce));
6582
6583 coal->rx_coalesce_usecs = bp->rx_ticks;
6584 coal->rx_max_coalesced_frames = bp->rx_quick_cons_trip;
6585 coal->rx_coalesce_usecs_irq = bp->rx_ticks_int;
6586 coal->rx_max_coalesced_frames_irq = bp->rx_quick_cons_trip_int;
6587
6588 coal->tx_coalesce_usecs = bp->tx_ticks;
6589 coal->tx_max_coalesced_frames = bp->tx_quick_cons_trip;
6590 coal->tx_coalesce_usecs_irq = bp->tx_ticks_int;
6591 coal->tx_max_coalesced_frames_irq = bp->tx_quick_cons_trip_int;
6592
6593 coal->stats_block_coalesce_usecs = bp->stats_ticks;
6594
6595 return 0;
6596}
6597
6598static int
6599bnx2_set_coalesce(struct net_device *dev, struct ethtool_coalesce *coal)
6600{
972ec0d4 6601 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6602
6603 bp->rx_ticks = (u16) coal->rx_coalesce_usecs;
6604 if (bp->rx_ticks > 0x3ff) bp->rx_ticks = 0x3ff;
6605
6aa20a22 6606 bp->rx_quick_cons_trip = (u16) coal->rx_max_coalesced_frames;
b6016b76
MC		 6607 if (bp->rx_quick_cons_trip > 0xff) bp->rx_quick_cons_trip = 0xff;
6608
6609 bp->rx_ticks_int = (u16) coal->rx_coalesce_usecs_irq;
6610 if (bp->rx_ticks_int > 0x3ff) bp->rx_ticks_int = 0x3ff;
6611
6612 bp->rx_quick_cons_trip_int = (u16) coal->rx_max_coalesced_frames_irq;
6613 if (bp->rx_quick_cons_trip_int > 0xff)
6614 bp->rx_quick_cons_trip_int = 0xff;
6615
6616 bp->tx_ticks = (u16) coal->tx_coalesce_usecs;
6617 if (bp->tx_ticks > 0x3ff) bp->tx_ticks = 0x3ff;
6618
6619 bp->tx_quick_cons_trip = (u16) coal->tx_max_coalesced_frames;
6620 if (bp->tx_quick_cons_trip > 0xff) bp->tx_quick_cons_trip = 0xff;
6621
6622 bp->tx_ticks_int = (u16) coal->tx_coalesce_usecs_irq;
6623 if (bp->tx_ticks_int > 0x3ff) bp->tx_ticks_int = 0x3ff;
6624
6625 bp->tx_quick_cons_trip_int = (u16) coal->tx_max_coalesced_frames_irq;
6626 if (bp->tx_quick_cons_trip_int > 0xff) bp->tx_quick_cons_trip_int =
6627 0xff;
6628
6629 bp->stats_ticks = coal->stats_block_coalesce_usecs;
02537b06
MC		 6630 if (CHIP_NUM(bp) == CHIP_NUM_5708) {
6631 if (bp->stats_ticks != 0 && bp->stats_ticks != USEC_PER_SEC)
6632 bp->stats_ticks = USEC_PER_SEC;
6633 }
7ea6920e
MC		 6634 if (bp->stats_ticks > BNX2_HC_STATS_TICKS_HC_STAT_TICKS)
6635 bp->stats_ticks = BNX2_HC_STATS_TICKS_HC_STAT_TICKS;
6636 bp->stats_ticks &= BNX2_HC_STATS_TICKS_HC_STAT_TICKS;
b6016b76
MC		 6637
6638 if (netif_running(bp->dev)) {
6639 bnx2_netif_stop(bp);
9a120bc5 6640 bnx2_init_nic(bp, 0);
b6016b76
MC		 6641 bnx2_netif_start(bp);
6642 }
6643
6644 return 0;
6645}
6646
6647static void
6648bnx2_get_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
6649{
972ec0d4 6650 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6651
13daffa2 6652 ering->rx_max_pending = MAX_TOTAL_RX_DESC_CNT;
b6016b76 6653 ering->rx_mini_max_pending = 0;
47bf4246 6654 ering->rx_jumbo_max_pending = MAX_TOTAL_RX_PG_DESC_CNT;
b6016b76
MC		 6655
6656 ering->rx_pending = bp->rx_ring_size;
6657 ering->rx_mini_pending = 0;
47bf4246 6658 ering->rx_jumbo_pending = bp->rx_pg_ring_size;
b6016b76
MC		 6659
6660 ering->tx_max_pending = MAX_TX_DESC_CNT;
6661 ering->tx_pending = bp->tx_ring_size;
6662}
6663
6664static int
5d5d0015 6665bnx2_change_ring_size(struct bnx2 *bp, u32 rx, u32 tx)
b6016b76 6666{
13daffa2
MC		 6667 if (netif_running(bp->dev)) {
6668 bnx2_netif_stop(bp);
6669 bnx2_reset_chip(bp, BNX2_DRV_MSG_CODE_RESET);
6670 bnx2_free_skbs(bp);
6671 bnx2_free_mem(bp);
6672 }
6673
5d5d0015
MC		 6674 bnx2_set_rx_ring_size(bp, rx);
6675 bp->tx_ring_size = tx;
b6016b76
MC		 6676
6677 if (netif_running(bp->dev)) {
13daffa2
MC		 6678 int rc;
6679
6680 rc = bnx2_alloc_mem(bp);
6681 if (rc)
6682 return rc;
9a120bc5 6683 bnx2_init_nic(bp, 0);
b6016b76
MC		 6684 bnx2_netif_start(bp);
6685 }
b6016b76
MC		 6686 return 0;
6687}
6688
5d5d0015
MC		 6689static int
6690bnx2_set_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
6691{
6692 struct bnx2 *bp = netdev_priv(dev);
6693 int rc;
6694
6695 if ((ering->rx_pending > MAX_TOTAL_RX_DESC_CNT) ||
6696 (ering->tx_pending > MAX_TX_DESC_CNT) ||
6697 (ering->tx_pending <= MAX_SKB_FRAGS)) {
6698
6699 return -EINVAL;
6700 }
6701 rc = bnx2_change_ring_size(bp, ering->rx_pending, ering->tx_pending);
6702 return rc;
6703}
6704
b6016b76
MC		 6705static void
6706bnx2_get_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
6707{
972ec0d4 6708 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6709
6710 epause->autoneg = ((bp->autoneg & AUTONEG_FLOW_CTRL) != 0);
6711 epause->rx_pause = ((bp->flow_ctrl & FLOW_CTRL_RX) != 0);
6712 epause->tx_pause = ((bp->flow_ctrl & FLOW_CTRL_TX) != 0);
6713}
6714
6715static int
6716bnx2_set_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
6717{
972ec0d4 6718 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6719
6720 bp->req_flow_ctrl = 0;
6721 if (epause->rx_pause)
6722 bp->req_flow_ctrl |= FLOW_CTRL_RX;
6723 if (epause->tx_pause)
6724 bp->req_flow_ctrl |= FLOW_CTRL_TX;
6725
6726 if (epause->autoneg) {
6727 bp->autoneg |= AUTONEG_FLOW_CTRL;
6728 }
6729 else {
6730 bp->autoneg &= ~AUTONEG_FLOW_CTRL;
6731 }
6732
9f52b564
MC		 6733 if (netif_running(dev)) {
6734 spin_lock_bh(&bp->phy_lock);
6735 bnx2_setup_phy(bp, bp->phy_port);
6736 spin_unlock_bh(&bp->phy_lock);
6737 }
b6016b76
MC		 6738
6739 return 0;
6740}
6741
6742static u32
6743bnx2_get_rx_csum(struct net_device *dev)
6744{
972ec0d4 6745 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6746
6747 return bp->rx_csum;
6748}
6749
6750static int
6751bnx2_set_rx_csum(struct net_device *dev, u32 data)
6752{
972ec0d4 6753 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 6754
6755 bp->rx_csum = data;
6756 return 0;
6757}
6758
b11d6213
MC		 6759static int
6760bnx2_set_tso(struct net_device *dev, u32 data)
6761{
4666f87a
MC		 6762 struct bnx2 *bp = netdev_priv(dev);
6763
6764 if (data) {
b11d6213 6765 dev->features |= NETIF_F_TSO | NETIF_F_TSO_ECN;
4666f87a
MC		 6766 if (CHIP_NUM(bp) == CHIP_NUM_5709)
6767 dev->features |= NETIF_F_TSO6;
6768 } else
6769 dev->features &= ~(NETIF_F_TSO | NETIF_F_TSO6 |
6770 NETIF_F_TSO_ECN);
b11d6213
MC		 6771 return 0;
6772}
6773
cea94db9 6774#define BNX2_NUM_STATS 46
b6016b76 6775
14ab9b86 6776static struct {
b6016b76
MC		 6777 char string[ETH_GSTRING_LEN];
6778} bnx2_stats_str_arr[BNX2_NUM_STATS] = {
6779 { "rx_bytes" },
6780 { "rx_error_bytes" },
6781 { "tx_bytes" },
6782 { "tx_error_bytes" },
6783 { "rx_ucast_packets" },
6784 { "rx_mcast_packets" },
6785 { "rx_bcast_packets" },
6786 { "tx_ucast_packets" },
6787 { "tx_mcast_packets" },
6788 { "tx_bcast_packets" },
6789 { "tx_mac_errors" },
6790 { "tx_carrier_errors" },
6791 { "rx_crc_errors" },
6792 { "rx_align_errors" },
6793 { "tx_single_collisions" },
6794 { "tx_multi_collisions" },
6795 { "tx_deferred" },
6796 { "tx_excess_collisions" },
6797 { "tx_late_collisions" },
6798 { "tx_total_collisions" },
6799 { "rx_fragments" },
6800 { "rx_jabbers" },
6801 { "rx_undersize_packets" },
6802 { "rx_oversize_packets" },
6803 { "rx_64_byte_packets" },
6804 { "rx_65_to_127_byte_packets" },
6805 { "rx_128_to_255_byte_packets" },
6806 { "rx_256_to_511_byte_packets" },
6807 { "rx_512_to_1023_byte_packets" },
6808 { "rx_1024_to_1522_byte_packets" },
6809 { "rx_1523_to_9022_byte_packets" },
6810 { "tx_64_byte_packets" },
6811 { "tx_65_to_127_byte_packets" },
6812 { "tx_128_to_255_byte_packets" },
6813 { "tx_256_to_511_byte_packets" },
6814 { "tx_512_to_1023_byte_packets" },
6815 { "tx_1024_to_1522_byte_packets" },
6816 { "tx_1523_to_9022_byte_packets" },
6817 { "rx_xon_frames" },
6818 { "rx_xoff_frames" },
6819 { "tx_xon_frames" },
6820 { "tx_xoff_frames" },
6821 { "rx_mac_ctrl_frames" },
6822 { "rx_filtered_packets" },
6823 { "rx_discards" },
cea94db9 6824 { "rx_fw_discards" },
b6016b76
MC		 6825};
6826
6827#define STATS_OFFSET32(offset_name) (offsetof(struct statistics_block, offset_name) / 4)
6828
f71e1309 6829static const unsigned long bnx2_stats_offset_arr[BNX2_NUM_STATS] = {
b6016b76
MC		 6830 STATS_OFFSET32(stat_IfHCInOctets_hi),
6831 STATS_OFFSET32(stat_IfHCInBadOctets_hi),
6832 STATS_OFFSET32(stat_IfHCOutOctets_hi),
6833 STATS_OFFSET32(stat_IfHCOutBadOctets_hi),
6834 STATS_OFFSET32(stat_IfHCInUcastPkts_hi),
6835 STATS_OFFSET32(stat_IfHCInMulticastPkts_hi),
6836 STATS_OFFSET32(stat_IfHCInBroadcastPkts_hi),
6837 STATS_OFFSET32(stat_IfHCOutUcastPkts_hi),
6838 STATS_OFFSET32(stat_IfHCOutMulticastPkts_hi),
6839 STATS_OFFSET32(stat_IfHCOutBroadcastPkts_hi),
6840 STATS_OFFSET32(stat_emac_tx_stat_dot3statsinternalmactransmiterrors),
6aa20a22
JG		 6841 STATS_OFFSET32(stat_Dot3StatsCarrierSenseErrors),
6842 STATS_OFFSET32(stat_Dot3StatsFCSErrors),
6843 STATS_OFFSET32(stat_Dot3StatsAlignmentErrors),
6844 STATS_OFFSET32(stat_Dot3StatsSingleCollisionFrames),
6845 STATS_OFFSET32(stat_Dot3StatsMultipleCollisionFrames),
6846 STATS_OFFSET32(stat_Dot3StatsDeferredTransmissions),
6847 STATS_OFFSET32(stat_Dot3StatsExcessiveCollisions),
6848 STATS_OFFSET32(stat_Dot3StatsLateCollisions),
6849 STATS_OFFSET32(stat_EtherStatsCollisions),
6850 STATS_OFFSET32(stat_EtherStatsFragments),
6851 STATS_OFFSET32(stat_EtherStatsJabbers),
6852 STATS_OFFSET32(stat_EtherStatsUndersizePkts),
6853 STATS_OFFSET32(stat_EtherStatsOverrsizePkts),
6854 STATS_OFFSET32(stat_EtherStatsPktsRx64Octets),
6855 STATS_OFFSET32(stat_EtherStatsPktsRx65Octetsto127Octets),
6856 STATS_OFFSET32(stat_EtherStatsPktsRx128Octetsto255Octets),
6857 STATS_OFFSET32(stat_EtherStatsPktsRx256Octetsto511Octets),
6858 STATS_OFFSET32(stat_EtherStatsPktsRx512Octetsto1023Octets),
6859 STATS_OFFSET32(stat_EtherStatsPktsRx1024Octetsto1522Octets),
6860 STATS_OFFSET32(stat_EtherStatsPktsRx1523Octetsto9022Octets),
6861 STATS_OFFSET32(stat_EtherStatsPktsTx64Octets),
6862 STATS_OFFSET32(stat_EtherStatsPktsTx65Octetsto127Octets),
6863 STATS_OFFSET32(stat_EtherStatsPktsTx128Octetsto255Octets),
6864 STATS_OFFSET32(stat_EtherStatsPktsTx256Octetsto511Octets),
6865 STATS_OFFSET32(stat_EtherStatsPktsTx512Octetsto1023Octets),
6866 STATS_OFFSET32(stat_EtherStatsPktsTx1024Octetsto1522Octets),
6867 STATS_OFFSET32(stat_EtherStatsPktsTx1523Octetsto9022Octets),
6868 STATS_OFFSET32(stat_XonPauseFramesReceived),
6869 STATS_OFFSET32(stat_XoffPauseFramesReceived),
6870 STATS_OFFSET32(stat_OutXonSent),
6871 STATS_OFFSET32(stat_OutXoffSent),
6872 STATS_OFFSET32(stat_MacControlFramesReceived),
6873 STATS_OFFSET32(stat_IfInFramesL2FilterDiscards),
6874 STATS_OFFSET32(stat_IfInMBUFDiscards),
cea94db9 6875 STATS_OFFSET32(stat_FwRxDrop),
b6016b76
MC		 6876};
6877
6878/* stat_IfHCInBadOctets and stat_Dot3StatsCarrierSenseErrors are
6879 * skipped because of errata.
6aa20a22 6880 */
14ab9b86 6881static u8 bnx2_5706_stats_len_arr[BNX2_NUM_STATS] = {
b6016b76
MC		 6882 8,0,8,8,8,8,8,8,8,8,
6883 4,0,4,4,4,4,4,4,4,4,
6884 4,4,4,4,4,4,4,4,4,4,
6885 4,4,4,4,4,4,4,4,4,4,
cea94db9 6886 4,4,4,4,4,4,
b6016b76
MC		 6887};
6888
5b0c76ad
MC		 6889static u8 bnx2_5708_stats_len_arr[BNX2_NUM_STATS] = {
6890 8,0,8,8,8,8,8,8,8,8,
6891 4,4,4,4,4,4,4,4,4,4,
6892 4,4,4,4,4,4,4,4,4,4,
6893 4,4,4,4,4,4,4,4,4,4,
cea94db9 6894 4,4,4,4,4,4,
5b0c76ad
MC		 6895};
6896
b6016b76
MC		 6897#define BNX2_NUM_TESTS 6
6898
14ab9b86 6899static struct {
b6016b76
MC		 6900 char string[ETH_GSTRING_LEN];
6901} bnx2_tests_str_arr[BNX2_NUM_TESTS] = {
6902 { "register_test (offline)" },
6903 { "memory_test (offline)" },
6904 { "loopback_test (offline)" },
6905 { "nvram_test (online)" },
6906 { "interrupt_test (online)" },
6907 { "link_test (online)" },
6908};
6909
6910static int
b9f2c044 6911bnx2_get_sset_count(struct net_device *dev, int sset)
b6016b76 6912{
b9f2c044
JG		 6913 switch (sset) {
6914 case ETH_SS_TEST:
6915 return BNX2_NUM_TESTS;
6916 case ETH_SS_STATS:
6917 return BNX2_NUM_STATS;
6918 default:
6919 return -EOPNOTSUPP;
6920 }
b6016b76
MC		 6921}
6922
6923static void
6924bnx2_self_test(struct net_device *dev, struct ethtool_test *etest, u64 *buf)
6925{
972ec0d4 6926 struct bnx2 *bp = netdev_priv(dev);
b6016b76 6927
9f52b564
MC		 6928 bnx2_set_power_state(bp, PCI_D0);
6929
b6016b76
MC		 6930 memset(buf, 0, sizeof(u64) * BNX2_NUM_TESTS);
6931 if (etest->flags & ETH_TEST_FL_OFFLINE) {
80be4434
MC		 6932 int i;
6933
b6016b76
MC		 6934 bnx2_netif_stop(bp);
6935 bnx2_reset_chip(bp, BNX2_DRV_MSG_CODE_DIAG);
6936 bnx2_free_skbs(bp);
6937
6938 if (bnx2_test_registers(bp) != 0) {
6939 buf[0] = 1;
6940 etest->flags |= ETH_TEST_FL_FAILED;
6941 }
6942 if (bnx2_test_memory(bp) != 0) {
6943 buf[1] = 1;
6944 etest->flags |= ETH_TEST_FL_FAILED;
6945 }
bc5a0690 6946 if ((buf[2] = bnx2_test_loopback(bp)) != 0)
b6016b76 6947 etest->flags |= ETH_TEST_FL_FAILED;
b6016b76 6948
9f52b564
MC		 6949 if (!netif_running(bp->dev))
6950 bnx2_shutdown_chip(bp);
b6016b76 6951 else {
9a120bc5 6952 bnx2_init_nic(bp, 1);
b6016b76
MC		 6953 bnx2_netif_start(bp);
6954 }
6955
6956 /* wait for link up */
80be4434
MC		 6957 for (i = 0; i < 7; i++) {
6958 if (bp->link_up)
6959 break;
6960 msleep_interruptible(1000);
6961 }
b6016b76
MC		 6962 }
6963
6964 if (bnx2_test_nvram(bp) != 0) {
6965 buf[3] = 1;
6966 etest->flags |= ETH_TEST_FL_FAILED;
6967 }
6968 if (bnx2_test_intr(bp) != 0) {
6969 buf[4] = 1;
6970 etest->flags |= ETH_TEST_FL_FAILED;
6971 }
6972
6973 if (bnx2_test_link(bp) != 0) {
6974 buf[5] = 1;
6975 etest->flags |= ETH_TEST_FL_FAILED;
6976
6977 }
9f52b564
MC		 6978 if (!netif_running(bp->dev))
6979 bnx2_set_power_state(bp, PCI_D3hot);
b6016b76
MC		 6980}
6981
6982static void
6983bnx2_get_strings(struct net_device *dev, u32 stringset, u8 *buf)
6984{
6985 switch (stringset) {
6986 case ETH_SS_STATS:
6987 memcpy(buf, bnx2_stats_str_arr,
6988 sizeof(bnx2_stats_str_arr));
6989 break;
6990 case ETH_SS_TEST:
6991 memcpy(buf, bnx2_tests_str_arr,
6992 sizeof(bnx2_tests_str_arr));
6993 break;
6994 }
6995}
6996
b6016b76
MC		 6997static void
6998bnx2_get_ethtool_stats(struct net_device *dev,
6999 struct ethtool_stats *stats, u64 *buf)
7000{
972ec0d4 7001 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7002 int i;
7003 u32 *hw_stats = (u32 *) bp->stats_blk;
14ab9b86 7004 u8 *stats_len_arr = NULL;
b6016b76
MC		 7005
7006 if (hw_stats == NULL) {
7007 memset(buf, 0, sizeof(u64) * BNX2_NUM_STATS);
7008 return;
7009 }
7010
5b0c76ad
MC		 7011 if ((CHIP_ID(bp) == CHIP_ID_5706_A0) ||
7012 (CHIP_ID(bp) == CHIP_ID_5706_A1) ||
7013 (CHIP_ID(bp) == CHIP_ID_5706_A2) ||
7014 (CHIP_ID(bp) == CHIP_ID_5708_A0))
b6016b76 7015 stats_len_arr = bnx2_5706_stats_len_arr;
5b0c76ad
MC		 7016 else
7017 stats_len_arr = bnx2_5708_stats_len_arr;
b6016b76
MC		 7018
7019 for (i = 0; i < BNX2_NUM_STATS; i++) {
7020 if (stats_len_arr[i] == 0) {
7021 /* skip this counter */
7022 buf[i] = 0;
7023 continue;
7024 }
7025 if (stats_len_arr[i] == 4) {
7026 /* 4-byte counter */
7027 buf[i] = (u64)
7028 *(hw_stats + bnx2_stats_offset_arr[i]);
7029 continue;
7030 }
7031 /* 8-byte counter */
7032 buf[i] = (((u64) *(hw_stats +
7033 bnx2_stats_offset_arr[i])) << 32) +
7034 *(hw_stats + bnx2_stats_offset_arr[i] + 1);
7035 }
7036}
7037
7038static int
7039bnx2_phys_id(struct net_device *dev, u32 data)
7040{
972ec0d4 7041 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7042 int i;
7043 u32 save;
7044
9f52b564
MC		 7045 bnx2_set_power_state(bp, PCI_D0);
7046
b6016b76
MC		 7047 if (data == 0)
7048 data = 2;
7049
7050 save = REG_RD(bp, BNX2_MISC_CFG);
7051 REG_WR(bp, BNX2_MISC_CFG, BNX2_MISC_CFG_LEDMODE_MAC);
7052
7053 for (i = 0; i < (data * 2); i++) {
7054 if ((i % 2) == 0) {
7055 REG_WR(bp, BNX2_EMAC_LED, BNX2_EMAC_LED_OVERRIDE);
7056 }
7057 else {
7058 REG_WR(bp, BNX2_EMAC_LED, BNX2_EMAC_LED_OVERRIDE |
7059 BNX2_EMAC_LED_1000MB_OVERRIDE |
7060 BNX2_EMAC_LED_100MB_OVERRIDE |
7061 BNX2_EMAC_LED_10MB_OVERRIDE |
7062 BNX2_EMAC_LED_TRAFFIC_OVERRIDE |
7063 BNX2_EMAC_LED_TRAFFIC);
7064 }
7065 msleep_interruptible(500);
7066 if (signal_pending(current))
7067 break;
7068 }
7069 REG_WR(bp, BNX2_EMAC_LED, 0);
7070 REG_WR(bp, BNX2_MISC_CFG, save);
9f52b564
MC		 7071
7072 if (!netif_running(dev))
7073 bnx2_set_power_state(bp, PCI_D3hot);
7074
b6016b76
MC		 7075 return 0;
7076}
7077
4666f87a
MC		 7078static int
7079bnx2_set_tx_csum(struct net_device *dev, u32 data)
7080{
7081 struct bnx2 *bp = netdev_priv(dev);
7082
7083 if (CHIP_NUM(bp) == CHIP_NUM_5709)
6460d948 7084 return (ethtool_op_set_tx_ipv6_csum(dev, data));
4666f87a
MC		 7085 else
7086 return (ethtool_op_set_tx_csum(dev, data));
7087}
7088
7282d491 7089static const struct ethtool_ops bnx2_ethtool_ops = {
b6016b76
MC		 7090 .get_settings = bnx2_get_settings,
7091 .set_settings = bnx2_set_settings,
7092 .get_drvinfo = bnx2_get_drvinfo,
244ac4f4
MC		 7093 .get_regs_len = bnx2_get_regs_len,
7094 .get_regs = bnx2_get_regs,
b6016b76
MC		 7095 .get_wol = bnx2_get_wol,
7096 .set_wol = bnx2_set_wol,
7097 .nway_reset = bnx2_nway_reset,
7098 .get_link = ethtool_op_get_link,
7099 .get_eeprom_len = bnx2_get_eeprom_len,
7100 .get_eeprom = bnx2_get_eeprom,
7101 .set_eeprom = bnx2_set_eeprom,
7102 .get_coalesce = bnx2_get_coalesce,
7103 .set_coalesce = bnx2_set_coalesce,
7104 .get_ringparam = bnx2_get_ringparam,
7105 .set_ringparam = bnx2_set_ringparam,
7106 .get_pauseparam = bnx2_get_pauseparam,
7107 .set_pauseparam = bnx2_set_pauseparam,
7108 .get_rx_csum = bnx2_get_rx_csum,
7109 .set_rx_csum = bnx2_set_rx_csum,
4666f87a 7110 .set_tx_csum = bnx2_set_tx_csum,
b6016b76 7111 .set_sg = ethtool_op_set_sg,
b11d6213 7112 .set_tso = bnx2_set_tso,
b6016b76
MC		 7113 .self_test = bnx2_self_test,
7114 .get_strings = bnx2_get_strings,
7115 .phys_id = bnx2_phys_id,
b6016b76 7116 .get_ethtool_stats = bnx2_get_ethtool_stats,
b9f2c044 7117 .get_sset_count = bnx2_get_sset_count,
b6016b76
MC		 7118};
7119
7120/* Called with rtnl_lock */
7121static int
7122bnx2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
7123{
14ab9b86 7124 struct mii_ioctl_data *data = if_mii(ifr);
972ec0d4 7125 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7126 int err;
7127
7128 switch(cmd) {
7129 case SIOCGMIIPHY:
7130 data->phy_id = bp->phy_addr;
7131
7132 /* fallthru */
7133 case SIOCGMIIREG: {
7134 u32 mii_regval;
7135
583c28e5 7136 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
7b6b8347
MC		 7137 return -EOPNOTSUPP;
7138
dad3e452
MC		 7139 if (!netif_running(dev))
7140 return -EAGAIN;
7141
c770a65c 7142 spin_lock_bh(&bp->phy_lock);
b6016b76 7143 err = bnx2_read_phy(bp, data->reg_num & 0x1f, &mii_regval);
c770a65c 7144 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 7145
7146 data->val_out = mii_regval;
7147
7148 return err;
7149 }
7150
7151 case SIOCSMIIREG:
7152 if (!capable(CAP_NET_ADMIN))
7153 return -EPERM;
7154
583c28e5 7155 if (bp->phy_flags & BNX2_PHY_FLAG_REMOTE_PHY_CAP)
7b6b8347
MC		 7156 return -EOPNOTSUPP;
7157
dad3e452
MC		 7158 if (!netif_running(dev))
7159 return -EAGAIN;
7160
c770a65c 7161 spin_lock_bh(&bp->phy_lock);
b6016b76 7162 err = bnx2_write_phy(bp, data->reg_num & 0x1f, data->val_in);
c770a65c 7163 spin_unlock_bh(&bp->phy_lock);
b6016b76
MC		 7164
7165 return err;
7166
7167 default:
7168 /* do nothing */
7169 break;
7170 }
7171 return -EOPNOTSUPP;
7172}
7173
7174/* Called with rtnl_lock */
7175static int
7176bnx2_change_mac_addr(struct net_device *dev, void *p)
7177{
7178 struct sockaddr *addr = p;
972ec0d4 7179 struct bnx2 *bp = netdev_priv(dev);
b6016b76 7180
73eef4cd
MC		 7181 if (!is_valid_ether_addr(addr->sa_data))
7182 return -EINVAL;
7183
b6016b76
MC		 7184 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
7185 if (netif_running(dev))
5fcaed01 7186 bnx2_set_mac_addr(bp, bp->dev->dev_addr, 0);
b6016b76
MC		 7187
7188 return 0;
7189}
7190
7191/* Called with rtnl_lock */
7192static int
7193bnx2_change_mtu(struct net_device *dev, int new_mtu)
7194{
972ec0d4 7195 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7196
7197 if (((new_mtu + ETH_HLEN) > MAX_ETHERNET_JUMBO_PACKET_SIZE) ||
7198 ((new_mtu + ETH_HLEN) < MIN_ETHERNET_PACKET_SIZE))
7199 return -EINVAL;
7200
7201 dev->mtu = new_mtu;
5d5d0015 7202 return (bnx2_change_ring_size(bp, bp->rx_ring_size, bp->tx_ring_size));
b6016b76
MC		 7203}
7204
7205#if defined(HAVE_POLL_CONTROLLER) || defined(CONFIG_NET_POLL_CONTROLLER)
7206static void
7207poll_bnx2(struct net_device *dev)
7208{
972ec0d4 7209 struct bnx2 *bp = netdev_priv(dev);
b6016b76
MC		 7210
7211 disable_irq(bp->pdev->irq);
7d12e780 7212 bnx2_interrupt(bp->pdev->irq, dev);
b6016b76
MC		 7213 enable_irq(bp->pdev->irq);
7214}
7215#endif
7216
253c8b75
MC		 7217static void __devinit
7218bnx2_get_5709_media(struct bnx2 *bp)
7219{
7220 u32 val = REG_RD(bp, BNX2_MISC_DUAL_MEDIA_CTRL);
7221 u32 bond_id = val & BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID;
7222 u32 strap;
7223
7224 if (bond_id == BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_C)
7225 return;
7226 else if (bond_id == BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_S) {
583c28e5 7227 bp->phy_flags |= BNX2_PHY_FLAG_SERDES;
253c8b75
MC		 7228 return;
7229 }
7230
7231 if (val & BNX2_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE)
7232 strap = (val & BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL) >> 21;
7233 else
7234 strap = (val & BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP) >> 8;
7235
7236 if (PCI_FUNC(bp->pdev->devfn) == 0) {
7237 switch (strap) {
7238 case 0x4:
7239 case 0x5:
7240 case 0x6:
583c28e5 7241 bp->phy_flags |= BNX2_PHY_FLAG_SERDES;
253c8b75
MC		 7242 return;
7243 }
7244 } else {
7245 switch (strap) {
7246 case 0x1:
7247 case 0x2:
7248 case 0x4:
583c28e5 7249 bp->phy_flags |= BNX2_PHY_FLAG_SERDES;
253c8b75
MC		 7250 return;
7251 }
7252 }
7253}
7254
883e5151
MC		 7255static void __devinit
7256bnx2_get_pci_speed(struct bnx2 *bp)
7257{
7258 u32 reg;
7259
7260 reg = REG_RD(bp, BNX2_PCICFG_MISC_STATUS);
7261 if (reg & BNX2_PCICFG_MISC_STATUS_PCIX_DET) {
7262 u32 clkreg;
7263
f86e82fb 7264 bp->flags |= BNX2_FLAG_PCIX;
883e5151
MC		 7265
7266 clkreg = REG_RD(bp, BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS);
7267
7268 clkreg &= BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET;
7269 switch (clkreg) {
7270 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ:
7271 bp->bus_speed_mhz = 133;
7272 break;
7273
7274 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ:
7275 bp->bus_speed_mhz = 100;
7276 break;
7277
7278 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ:
7279 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ:
7280 bp->bus_speed_mhz = 66;
7281 break;
7282
7283 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ:
7284 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ:
7285 bp->bus_speed_mhz = 50;
7286 break;
7287
7288 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW:
7289 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ:
7290 case BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ:
7291 bp->bus_speed_mhz = 33;
7292 break;
7293 }
7294 }
7295 else {
7296 if (reg & BNX2_PCICFG_MISC_STATUS_M66EN)
7297 bp->bus_speed_mhz = 66;
7298 else
7299 bp->bus_speed_mhz = 33;
7300 }
7301
7302 if (reg & BNX2_PCICFG_MISC_STATUS_32BIT_DET)
f86e82fb 7303 bp->flags |= BNX2_FLAG_PCI_32BIT;
883e5151
MC		 7304
7305}
7306
b6016b76
MC		 7307static int __devinit
7308bnx2_init_board(struct pci_dev *pdev, struct net_device *dev)
7309{
7310 struct bnx2 *bp;
7311 unsigned long mem_len;
58fc2ea4 7312 int rc, i, j;
b6016b76 7313 u32 reg;
40453c83 7314 u64 dma_mask, persist_dma_mask;
b6016b76 7315
b6016b76 7316 SET_NETDEV_DEV(dev, &pdev->dev);
972ec0d4 7317 bp = netdev_priv(dev);
b6016b76
MC		 7318
7319 bp->flags = 0;
7320 bp->phy_flags = 0;
7321
7322 /* enable device (incl. PCI PM wakeup), and bus-mastering */
7323 rc = pci_enable_device(pdev);
7324 if (rc) {
898eb71c 7325 dev_err(&pdev->dev, "Cannot enable PCI device, aborting.\n");
b6016b76
MC		 7326 goto err_out;
7327 }
7328
7329 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
9b91cf9d 7330 dev_err(&pdev->dev,
2e8a538d 7331 "Cannot find PCI device base address, aborting.\n");
b6016b76
MC		 7332 rc = -ENODEV;
7333 goto err_out_disable;
7334 }
7335
7336 rc = pci_request_regions(pdev, DRV_MODULE_NAME);
7337 if (rc) {
9b91cf9d 7338 dev_err(&pdev->dev, "Cannot obtain PCI resources, aborting.\n");
b6016b76
MC		 7339 goto err_out_disable;
7340 }
7341
7342 pci_set_master(pdev);
6ff2da49 7343 pci_save_state(pdev);
b6016b76
MC		 7344
7345 bp->pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
7346 if (bp->pm_cap == 0) {
9b91cf9d 7347 dev_err(&pdev->dev,
2e8a538d 7348 "Cannot find power management capability, aborting.\n");
b6016b76
MC		 7349 rc = -EIO;
7350 goto err_out_release;
7351 }
7352
b6016b76
MC		 7353 bp->dev = dev;
7354 bp->pdev = pdev;
7355
7356 spin_lock_init(&bp->phy_lock);
1b8227c4 7357 spin_lock_init(&bp->indirect_lock);
c4028958 7358 INIT_WORK(&bp->reset_task, bnx2_reset_task);
b6016b76
MC		 7359
7360 dev->base_addr = dev->mem_start = pci_resource_start(pdev, 0);
706bf240 7361 mem_len = MB_GET_CID_ADDR(TX_TSS_CID + TX_MAX_TSS_RINGS);
b6016b76
MC		 7362 dev->mem_end = dev->mem_start + mem_len;
7363 dev->irq = pdev->irq;
7364
7365 bp->regview = ioremap_nocache(dev->base_addr, mem_len);
7366
7367 if (!bp->regview) {
9b91cf9d 7368 dev_err(&pdev->dev, "Cannot map register space, aborting.\n");
b6016b76
MC		 7369 rc = -ENOMEM;
7370 goto err_out_release;
7371 }
7372
7373 /* Configure byte swap and enable write to the reg_window registers.
7374 * Rely on CPU to do target byte swapping on big endian systems
7375 * The chip's target access swapping will not swap all accesses
7376 */
7377 pci_write_config_dword(bp->pdev, BNX2_PCICFG_MISC_CONFIG,
7378 BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA |
7379 BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP);
7380
829ca9a3 7381 bnx2_set_power_state(bp, PCI_D0);
b6016b76
MC		 7382
7383 bp->chip_id = REG_RD(bp, BNX2_MISC_ID);
7384
883e5151
MC		 7385 if (CHIP_NUM(bp) == CHIP_NUM_5709) {
7386 if (pci_find_capability(pdev, PCI_CAP_ID_EXP) == 0) {
7387 dev_err(&pdev->dev,
7388 "Cannot find PCIE capability, aborting.\n");
7389 rc = -EIO;
7390 goto err_out_unmap;
7391 }
f86e82fb 7392 bp->flags |= BNX2_FLAG_PCIE;
2dd201d7 7393 if (CHIP_REV(bp) == CHIP_REV_Ax)
f86e82fb 7394 bp->flags |= BNX2_FLAG_JUMBO_BROKEN;
883e5151 7395 } else {
59b47d8a
MC		 7396 bp->pcix_cap = pci_find_capability(pdev, PCI_CAP_ID_PCIX);
7397 if (bp->pcix_cap == 0) {
7398 dev_err(&pdev->dev,
7399 "Cannot find PCIX capability, aborting.\n");
7400 rc = -EIO;
7401 goto err_out_unmap;
7402 }
7403 }
7404
b4b36042
MC		 7405 if (CHIP_NUM(bp) == CHIP_NUM_5709 && CHIP_REV(bp) != CHIP_REV_Ax) {
7406 if (pci_find_capability(pdev, PCI_CAP_ID_MSIX))
f86e82fb 7407 bp->flags |= BNX2_FLAG_MSIX_CAP;
b4b36042
MC		 7408 }
7409
8e6a72c4
MC		 7410 if (CHIP_ID(bp) != CHIP_ID_5706_A0 && CHIP_ID(bp) != CHIP_ID_5706_A1) {
7411 if (pci_find_capability(pdev, PCI_CAP_ID_MSI))
f86e82fb 7412 bp->flags |= BNX2_FLAG_MSI_CAP;
8e6a72c4
MC		 7413 }
7414
40453c83
MC		 7415 /* 5708 cannot support DMA addresses > 40-bit. */
7416 if (CHIP_NUM(bp) == CHIP_NUM_5708)
7417 persist_dma_mask = dma_mask = DMA_40BIT_MASK;
7418 else
7419 persist_dma_mask = dma_mask = DMA_64BIT_MASK;
7420
7421 /* Configure DMA attributes. */
7422 if (pci_set_dma_mask(pdev, dma_mask) == 0) {
7423 dev->features |= NETIF_F_HIGHDMA;
7424 rc = pci_set_consistent_dma_mask(pdev, persist_dma_mask);
7425 if (rc) {
7426 dev_err(&pdev->dev,
7427 "pci_set_consistent_dma_mask failed, aborting.\n");
7428 goto err_out_unmap;
7429 }
7430 } else if ((rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK)) != 0) {
7431 dev_err(&pdev->dev, "System does not support DMA, aborting.\n");
7432 goto err_out_unmap;
7433 }
7434
f86e82fb 7435 if (!(bp->flags & BNX2_FLAG_PCIE))
883e5151 7436 bnx2_get_pci_speed(bp);
b6016b76
MC		 7437
7438 /* 5706A0 may falsely detect SERR and PERR. */
7439 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
7440 reg = REG_RD(bp, PCI_COMMAND);
7441 reg &= ~(PCI_COMMAND_SERR | PCI_COMMAND_PARITY);
7442 REG_WR(bp, PCI_COMMAND, reg);
7443 }
7444 else if ((CHIP_ID(bp) == CHIP_ID_5706_A1) &&
f86e82fb 7445 !(bp->flags & BNX2_FLAG_PCIX)) {
b6016b76 7446
9b91cf9d 7447 dev_err(&pdev->dev,
2e8a538d 7448 "5706 A1 can only be used in a PCIX bus, aborting.\n");
b6016b76
MC		 7449 goto err_out_unmap;
7450 }
7451
7452 bnx2_init_nvram(bp);
7453
2726d6e1 7454 reg = bnx2_reg_rd_ind(bp, BNX2_SHM_HDR_SIGNATURE);
e3648b3d
MC		 7455
7456 if ((reg & BNX2_SHM_HDR_SIGNATURE_SIG_MASK) ==
24cb230b
MC		 7457 BNX2_SHM_HDR_SIGNATURE_SIG) {
7458 u32 off = PCI_FUNC(pdev->devfn) << 2;
7459
2726d6e1 7460 bp->shmem_base = bnx2_reg_rd_ind(bp, BNX2_SHM_HDR_ADDR_0 + off);
24cb230b 7461 } else
e3648b3d
MC		 7462 bp->shmem_base = HOST_VIEW_SHMEM_BASE;
7463
b6016b76
MC		 7464 /* Get the permanent MAC address. First we need to make sure the
7465 * firmware is actually running.
7466 */
2726d6e1 7467 reg = bnx2_shmem_rd(bp, BNX2_DEV_INFO_SIGNATURE);
b6016b76
MC		 7468
7469 if ((reg & BNX2_DEV_INFO_SIGNATURE_MAGIC_MASK) !=
7470 BNX2_DEV_INFO_SIGNATURE_MAGIC) {
9b91cf9d 7471 dev_err(&pdev->dev, "Firmware not running, aborting.\n");
b6016b76
MC		 7472 rc = -ENODEV;
7473 goto err_out_unmap;
7474 }
7475
2726d6e1 7476 reg = bnx2_shmem_rd(bp, BNX2_DEV_INFO_BC_REV);
58fc2ea4
MC		 7477 for (i = 0, j = 0; i < 3; i++) {
7478 u8 num, k, skip0;
7479
7480 num = (u8) (reg >> (24 - (i * 8)));
7481 for (k = 100, skip0 = 1; k >= 1; num %= k, k /= 10) {
7482 if (num >= k || !skip0 || k == 1) {
7483 bp->fw_version[j++] = (num / k) + '0';
7484 skip0 = 0;
7485 }
7486 }
7487 if (i != 2)
7488 bp->fw_version[j++] = '.';
7489 }
2726d6e1 7490 reg = bnx2_shmem_rd(bp, BNX2_PORT_FEATURE);
846f5c62
MC		 7491 if (reg & BNX2_PORT_FEATURE_WOL_ENABLED)
7492 bp->wol = 1;
7493
7494 if (reg & BNX2_PORT_FEATURE_ASF_ENABLED) {
f86e82fb 7495 bp->flags |= BNX2_FLAG_ASF_ENABLE;
c2d3db8c
MC		 7496
7497 for (i = 0; i < 30; i++) {
2726d6e1 7498 reg = bnx2_shmem_rd(bp, BNX2_BC_STATE_CONDITION);
c2d3db8c
MC		 7499 if (reg & BNX2_CONDITION_MFW_RUN_MASK)
7500 break;
7501 msleep(10);
7502 }
7503 }
2726d6e1 7504 reg = bnx2_shmem_rd(bp, BNX2_BC_STATE_CONDITION);
58fc2ea4
MC		 7505 reg &= BNX2_CONDITION_MFW_RUN_MASK;
7506 if (reg != BNX2_CONDITION_MFW_RUN_UNKNOWN &&
7507 reg != BNX2_CONDITION_MFW_RUN_NONE) {
2726d6e1 7508 u32 addr = bnx2_shmem_rd(bp, BNX2_MFW_VER_PTR);
58fc2ea4
MC		 7509
7510 bp->fw_version[j++] = ' ';
7511 for (i = 0; i < 3; i++) {
2726d6e1 7512 reg = bnx2_reg_rd_ind(bp, addr + i * 4);
58fc2ea4
MC		 7513 reg = swab32(reg);
7514 memcpy(&bp->fw_version[j], &reg, 4);
7515 j += 4;
7516 }
7517 }
b6016b76 7518
2726d6e1 7519 reg = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_MAC_UPPER);
b6016b76
MC		 7520 bp->mac_addr[0] = (u8) (reg >> 8);
7521 bp->mac_addr[1] = (u8) reg;
7522
2726d6e1 7523 reg = bnx2_shmem_rd(bp, BNX2_PORT_HW_CFG_MAC_LOWER);
b6016b76
MC		 7524 bp->mac_addr[2] = (u8) (reg >> 24);
7525 bp->mac_addr[3] = (u8) (reg >> 16);
7526 bp->mac_addr[4] = (u8) (reg >> 8);
7527 bp->mac_addr[5] = (u8) reg;
7528
7529 bp->tx_ring_size = MAX_TX_DESC_CNT;
932f3772 7530 bnx2_set_rx_ring_size(bp, 255);
b6016b76
MC		 7531
7532 bp->rx_csum = 1;
7533
b6016b76
MC		 7534 bp->tx_quick_cons_trip_int = 20;
7535 bp->tx_quick_cons_trip = 20;
7536 bp->tx_ticks_int = 80;
7537 bp->tx_ticks = 80;
6aa20a22 7538
b6016b76
MC		 7539 bp->rx_quick_cons_trip_int = 6;
7540 bp->rx_quick_cons_trip = 6;
7541 bp->rx_ticks_int = 18;
7542 bp->rx_ticks = 18;
7543
7ea6920e 7544 bp->stats_ticks = USEC_PER_SEC & BNX2_HC_STATS_TICKS_HC_STAT_TICKS;
b6016b76 7545
ac392abc 7546 bp->current_interval = BNX2_TIMER_INTERVAL;
b6016b76 7547
5b0c76ad
MC		 7548 bp->phy_addr = 1;
7549
b6016b76 7550 /* Disable WOL support if we are running on a SERDES chip. */
253c8b75
MC		 7551 if (CHIP_NUM(bp) == CHIP_NUM_5709)
7552 bnx2_get_5709_media(bp);
7553 else if (CHIP_BOND_ID(bp) & CHIP_BOND_ID_SERDES_BIT)
583c28e5 7554 bp->phy_flags |= BNX2_PHY_FLAG_SERDES;
bac0dff6 7555
0d8a6571 7556 bp->phy_port = PORT_TP;
583c28e5 7557 if (bp->phy_flags & BNX2_PHY_FLAG_SERDES) {
0d8a6571 7558 bp->phy_port = PORT_FIBRE;
2726d6e1 7559 reg = bnx2_shmem_rd(bp, BNX2_SHARED_HW_CFG_CONFIG);
846f5c62 7560 if (!(reg & BNX2_SHARED_HW_CFG_GIG_LINK_ON_VAUX)) {
f86e82fb 7561 bp->flags |= BNX2_FLAG_NO_WOL;
846f5c62
MC		 7562 bp->wol = 0;
7563 }
38ea3686
MC		 7564 if (CHIP_NUM(bp) == CHIP_NUM_5706) {
7565 /* Don't do parallel detect on this board because of
7566 * some board problems. The link will not go down
7567 * if we do parallel detect.
7568 */
7569 if (pdev->subsystem_vendor == PCI_VENDOR_ID_HP &&
7570 pdev->subsystem_device == 0x310c)
7571 bp->phy_flags |= BNX2_PHY_FLAG_NO_PARALLEL;
7572 } else {
5b0c76ad 7573 bp->phy_addr = 2;
5b0c76ad 7574 if (reg & BNX2_SHARED_HW_CFG_PHY_2_5G)
583c28e5 7575 bp->phy_flags |= BNX2_PHY_FLAG_2_5G_CAPABLE;
5b0c76ad 7576 }
261dd5ca
MC		 7577 } else if (CHIP_NUM(bp) == CHIP_NUM_5706 ||
7578 CHIP_NUM(bp) == CHIP_NUM_5708)
583c28e5 7579 bp->phy_flags |= BNX2_PHY_FLAG_CRC_FIX;
fb0c18bd
MC		 7580 else if (CHIP_NUM(bp) == CHIP_NUM_5709 &&
7581 (CHIP_REV(bp) == CHIP_REV_Ax ||
7582 CHIP_REV(bp) == CHIP_REV_Bx))
583c28e5 7583 bp->phy_flags |= BNX2_PHY_FLAG_DIS_EARLY_DAC;
b6016b76 7584
7c62e83b
MC		 7585 bnx2_init_fw_cap(bp);
7586
16088272
MC		 7587 if ((CHIP_ID(bp) == CHIP_ID_5708_A0) ||
7588 (CHIP_ID(bp) == CHIP_ID_5708_B0) ||
846f5c62 7589 (CHIP_ID(bp) == CHIP_ID_5708_B1)) {
f86e82fb 7590 bp->flags |= BNX2_FLAG_NO_WOL;
846f5c62
MC		 7591 bp->wol = 0;
7592 }
dda1e390 7593
b6016b76
MC		 7594 if (CHIP_ID(bp) == CHIP_ID_5706_A0) {
7595 bp->tx_quick_cons_trip_int =
7596 bp->tx_quick_cons_trip;
7597 bp->tx_ticks_int = bp->tx_ticks;
7598 bp->rx_quick_cons_trip_int =
7599 bp->rx_quick_cons_trip;
7600 bp->rx_ticks_int = bp->rx_ticks;
7601 bp->comp_prod_trip_int = bp->comp_prod_trip;
7602 bp->com_ticks_int = bp->com_ticks;
7603 bp->cmd_ticks_int = bp->cmd_ticks;
7604 }
7605
f9317a40
MC		 7606 /* Disable MSI on 5706 if AMD 8132 bridge is found.
7607 *
7608 * MSI is defined to be 32-bit write. The 5706 does 64-bit MSI writes
7609 * with byte enables disabled on the unused 32-bit word. This is legal
7610 * but causes problems on the AMD 8132 which will eventually stop
7611 * responding after a while.
7612 *
7613 * AMD believes this incompatibility is unique to the 5706, and
88187dfa 7614 * prefers to locally disable MSI rather than globally disabling it.
f9317a40
MC		 7615 */
7616 if (CHIP_NUM(bp) == CHIP_NUM_5706 && disable_msi == 0) {
7617 struct pci_dev *amd_8132 = NULL;
7618
7619 while ((amd_8132 = pci_get_device(PCI_VENDOR_ID_AMD,
7620 PCI_DEVICE_ID_AMD_8132_BRIDGE,
7621 amd_8132))) {
f9317a40 7622
44c10138
AK		 7623 if (amd_8132->revision >= 0x10 &&
7624 amd_8132->revision <= 0x13) {
f9317a40
MC		 7625 disable_msi = 1;
7626 pci_dev_put(amd_8132);
7627 break;
7628 }
7629 }
7630 }
7631
deaf391b 7632 bnx2_set_default_link(bp);
b6016b76
MC		 7633 bp->req_flow_ctrl = FLOW_CTRL_RX | FLOW_CTRL_TX;
7634
cd339a0e 7635 init_timer(&bp->timer);
ac392abc 7636 bp->timer.expires = RUN_AT(BNX2_TIMER_INTERVAL);
cd339a0e
MC		 7637 bp->timer.data = (unsigned long) bp;
7638 bp->timer.function = bnx2_timer;
7639
b6016b76
MC		 7640 return 0;
7641
7642err_out_unmap:
7643 if (bp->regview) {
7644 iounmap(bp->regview);
73eef4cd 7645 bp->regview = NULL;
b6016b76
MC		 7646 }
7647
7648err_out_release:
7649 pci_release_regions(pdev);
7650
7651err_out_disable:
7652 pci_disable_device(pdev);
7653 pci_set_drvdata(pdev, NULL);
7654
7655err_out:
7656 return rc;
7657}
7658
883e5151
MC		 7659static char * __devinit
7660bnx2_bus_string(struct bnx2 *bp, char *str)
7661{
7662 char *s = str;
7663
f86e82fb 7664 if (bp->flags & BNX2_FLAG_PCIE) {
883e5151
MC		 7665 s += sprintf(s, "PCI Express");
7666 } else {
7667 s += sprintf(s, "PCI");
f86e82fb 7668 if (bp->flags & BNX2_FLAG_PCIX)
883e5151 7669 s += sprintf(s, "-X");
f86e82fb 7670 if (bp->flags & BNX2_FLAG_PCI_32BIT)
883e5151
MC		 7671 s += sprintf(s, " 32-bit");
7672 else
7673 s += sprintf(s, " 64-bit");
7674 s += sprintf(s, " %dMHz", bp->bus_speed_mhz);
7675 }
7676 return str;
7677}
7678
2ba582b7 7679static void __devinit
35efa7c1
MC		 7680bnx2_init_napi(struct bnx2 *bp)
7681{
b4b36042 7682 int i;
35efa7c1 7683
b4b36042 7684 for (i = 0; i < BNX2_MAX_MSIX_VEC; i++) {
35e9010b
MC		 7685 struct bnx2_napi *bnapi = &bp->bnx2_napi[i];
7686 int (*poll)(struct napi_struct *, int);
7687
7688 if (i == 0)
7689 poll = bnx2_poll;
7690 else
f0ea2e63 7691 poll = bnx2_poll_msix;
35e9010b
MC		 7692
7693 netif_napi_add(bp->dev, &bp->bnx2_napi[i].napi, poll, 64);
b4b36042
MC		 7694 bnapi->bp = bp;
7695 }
35efa7c1
MC		 7696}
7697
b6016b76
MC		 7698static int __devinit
7699bnx2_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
7700{
7701 static int version_printed = 0;
7702 struct net_device *dev = NULL;
7703 struct bnx2 *bp;
0795af57 7704 int rc;
883e5151 7705 char str[40];
b6016b76
MC		 7706
7707 if (version_printed++ == 0)
7708 printk(KERN_INFO "%s", version);
7709
7710 /* dev zeroed in init_etherdev */
706bf240 7711 dev = alloc_etherdev_mq(sizeof(*bp), TX_MAX_RINGS);
b6016b76
MC		 7712
7713 if (!dev)
7714 return -ENOMEM;
7715
7716 rc = bnx2_init_board(pdev, dev);
7717 if (rc < 0) {
7718 free_netdev(dev);
7719 return rc;
7720 }
7721
7722 dev->open = bnx2_open;
7723 dev->hard_start_xmit = bnx2_start_xmit;
7724 dev->stop = bnx2_close;
7725 dev->get_stats = bnx2_get_stats;
5fcaed01 7726 dev->set_rx_mode = bnx2_set_rx_mode;
b6016b76
MC		 7727 dev->do_ioctl = bnx2_ioctl;
7728 dev->set_mac_address = bnx2_change_mac_addr;
7729 dev->change_mtu = bnx2_change_mtu;
7730 dev->tx_timeout = bnx2_tx_timeout;
7731 dev->watchdog_timeo = TX_TIMEOUT;
7732#ifdef BCM_VLAN
7733 dev->vlan_rx_register = bnx2_vlan_rx_register;
b6016b76 7734#endif
b6016b76 7735 dev->ethtool_ops = &bnx2_ethtool_ops;
b6016b76 7736
972ec0d4 7737 bp = netdev_priv(dev);
35efa7c1 7738 bnx2_init_napi(bp);
b6016b76
MC		 7739
7740#if defined(HAVE_POLL_CONTROLLER) || defined(CONFIG_NET_POLL_CONTROLLER)
7741 dev->poll_controller = poll_bnx2;
7742#endif
7743
1b2f922f
MC		 7744 pci_set_drvdata(pdev, dev);
7745
7746 memcpy(dev->dev_addr, bp->mac_addr, 6);
7747 memcpy(dev->perm_addr, bp->mac_addr, 6);
1b2f922f 7748
d212f87b 7749 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG;
4666f87a 7750 if (CHIP_NUM(bp) == CHIP_NUM_5709)
d212f87b
SH		 7751 dev->features |= NETIF_F_IPV6_CSUM;
7752
1b2f922f
MC		 7753#ifdef BCM_VLAN
7754 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
7755#endif
7756 dev->features |= NETIF_F_TSO | NETIF_F_TSO_ECN;
4666f87a
MC		 7757 if (CHIP_NUM(bp) == CHIP_NUM_5709)
7758 dev->features |= NETIF_F_TSO6;
1b2f922f 7759
b6016b76 7760 if ((rc = register_netdev(dev))) {
9b91cf9d 7761 dev_err(&pdev->dev, "Cannot register net device\n");
b6016b76
MC		 7762 if (bp->regview)
7763 iounmap(bp->regview);
7764 pci_release_regions(pdev);
7765 pci_disable_device(pdev);
7766 pci_set_drvdata(pdev, NULL);
7767 free_netdev(dev);
7768 return rc;
7769 }
7770
883e5151 7771 printk(KERN_INFO "%s: %s (%c%d) %s found at mem %lx, "
e174961c 7772 "IRQ %d, node addr %pM\n",
b6016b76 7773 dev->name,
fbbf68b7 7774 board_info[ent->driver_data].name,
b6016b76
MC		 7775 ((CHIP_ID(bp) & 0xf000) >> 12) + 'A',
7776 ((CHIP_ID(bp) & 0x0ff0) >> 4),
883e5151 7777 bnx2_bus_string(bp, str),
b6016b76 7778 dev->base_addr,
e174961c 7779 bp->pdev->irq, dev->dev_addr);
b6016b76 7780
b6016b76
MC		 7781 return 0;
7782}
7783
7784static void __devexit
7785bnx2_remove_one(struct pci_dev *pdev)
7786{
7787 struct net_device *dev = pci_get_drvdata(pdev);
972ec0d4 7788 struct bnx2 *bp = netdev_priv(dev);
b6016b76 7789
afdc08b9
MC		 7790 flush_scheduled_work();
7791
b6016b76
MC		 7792 unregister_netdev(dev);
7793
7794 if (bp->regview)
7795 iounmap(bp->regview);
7796
7797 free_netdev(dev);
7798 pci_release_regions(pdev);
7799 pci_disable_device(pdev);
7800 pci_set_drvdata(pdev, NULL);
7801}
7802
7803static int
829ca9a3 7804bnx2_suspend(struct pci_dev *pdev, pm_message_t state)
b6016b76
MC		 7805{
7806 struct net_device *dev = pci_get_drvdata(pdev);
972ec0d4 7807 struct bnx2 *bp = netdev_priv(dev);
b6016b76 7808
6caebb02
MC		 7809 /* PCI register 4 needs to be saved whether netif_running() or not.
7810 * MSI address and data need to be saved if using MSI and
7811 * netif_running().
7812 */
7813 pci_save_state(pdev);
b6016b76
MC		 7814 if (!netif_running(dev))
7815 return 0;
7816
1d60290f 7817 flush_scheduled_work();
b6016b76
MC		 7818 bnx2_netif_stop(bp);
7819 netif_device_detach(dev);
7820 del_timer_sync(&bp->timer);
74bf4ba3 7821 bnx2_shutdown_chip(bp);
b6016b76 7822 bnx2_free_skbs(bp);
829ca9a3 7823 bnx2_set_power_state(bp, pci_choose_state(pdev, state));
b6016b76
MC		 7824 return 0;
7825}
7826
7827static int
7828bnx2_resume(struct pci_dev *pdev)
7829{
7830 struct net_device *dev = pci_get_drvdata(pdev);
972ec0d4 7831 struct bnx2 *bp = netdev_priv(dev);
b6016b76 7832
6caebb02 7833 pci_restore_state(pdev);
b6016b76
MC		 7834 if (!netif_running(dev))
7835 return 0;
7836
829ca9a3 7837 bnx2_set_power_state(bp, PCI_D0);
b6016b76 7838 netif_device_attach(dev);
9a120bc5 7839 bnx2_init_nic(bp, 1);
b6016b76
MC		 7840 bnx2_netif_start(bp);
7841 return 0;
7842}
7843
6ff2da49
WX		 7844/**
7845 * bnx2_io_error_detected - called when PCI error is detected
7846 * @pdev: Pointer to PCI device
7847 * @state: The current pci connection state
7848 *
7849 * This function is called after a PCI bus error affecting
7850 * this device has been detected.
7851 */
7852static pci_ers_result_t bnx2_io_error_detected(struct pci_dev *pdev,
7853 pci_channel_state_t state)
7854{
7855 struct net_device *dev = pci_get_drvdata(pdev);
7856 struct bnx2 *bp = netdev_priv(dev);
7857
7858 rtnl_lock();
7859 netif_device_detach(dev);
7860
7861 if (netif_running(dev)) {
7862 bnx2_netif_stop(bp);
7863 del_timer_sync(&bp->timer);
7864 bnx2_reset_nic(bp, BNX2_DRV_MSG_CODE_RESET);
7865 }
7866
7867 pci_disable_device(pdev);
7868 rtnl_unlock();
7869
7870 /* Request a slot slot reset. */
7871 return PCI_ERS_RESULT_NEED_RESET;
7872}
7873
7874/**
7875 * bnx2_io_slot_reset - called after the pci bus has been reset.
7876 * @pdev: Pointer to PCI device
7877 *
7878 * Restart the card from scratch, as if from a cold-boot.
7879 */
7880static pci_ers_result_t bnx2_io_slot_reset(struct pci_dev *pdev)
7881{
7882 struct net_device *dev = pci_get_drvdata(pdev);
7883 struct bnx2 *bp = netdev_priv(dev);
7884
7885 rtnl_lock();
7886 if (pci_enable_device(pdev)) {
7887 dev_err(&pdev->dev,
7888 "Cannot re-enable PCI device after reset.\n");
7889 rtnl_unlock();
7890 return PCI_ERS_RESULT_DISCONNECT;
7891 }
7892 pci_set_master(pdev);
7893 pci_restore_state(pdev);
7894
7895 if (netif_running(dev)) {
7896 bnx2_set_power_state(bp, PCI_D0);
7897 bnx2_init_nic(bp, 1);
7898 }
7899
7900 rtnl_unlock();
7901 return PCI_ERS_RESULT_RECOVERED;
7902}
7903
7904/**
7905 * bnx2_io_resume - called when traffic can start flowing again.
7906 * @pdev: Pointer to PCI device
7907 *
7908 * This callback is called when the error recovery driver tells us that
7909 * its OK to resume normal operation.
7910 */
7911static void bnx2_io_resume(struct pci_dev *pdev)
7912{
7913 struct net_device *dev = pci_get_drvdata(pdev);
7914 struct bnx2 *bp = netdev_priv(dev);
7915
7916 rtnl_lock();
7917 if (netif_running(dev))
7918 bnx2_netif_start(bp);
7919
7920 netif_device_attach(dev);
7921 rtnl_unlock();
7922}
7923
7924static struct pci_error_handlers bnx2_err_handler = {
7925 .error_detected = bnx2_io_error_detected,
7926 .slot_reset = bnx2_io_slot_reset,
7927 .resume = bnx2_io_resume,
7928};
7929
b6016b76 7930static struct pci_driver bnx2_pci_driver = {
14ab9b86
PH		 7931 .name = DRV_MODULE_NAME,
7932 .id_table = bnx2_pci_tbl,
7933 .probe = bnx2_init_one,
7934 .remove = __devexit_p(bnx2_remove_one),
7935 .suspend = bnx2_suspend,
7936 .resume = bnx2_resume,
6ff2da49 7937 .err_handler = &bnx2_err_handler,
b6016b76
MC		 7938};
7939
7940static int __init bnx2_init(void)
7941{
29917620 7942 return pci_register_driver(&bnx2_pci_driver);
b6016b76
MC		 7943}
7944
7945static void __exit bnx2_cleanup(void)
7946{
7947 pci_unregister_driver(&bnx2_pci_driver);
7948}
7949
7950module_init(bnx2_init);
7951module_exit(bnx2_cleanup);
7952
7953
7954
Linux kernel - Deliverables
This page took 1.076621 seconds and 5 git commands to generate.