projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
i40e: don't panic on VSI allocation failure
[deliverable/linux.git] / drivers / net / ethernet / intel / i40e / i40e_main.c
CommitLineData
41c445ff
JB		 1/*******************************************************************************
2 *
3 * Intel Ethernet Controller XL710 Family Linux Driver
e827845c 4 * Copyright(c) 2013 - 2015 Intel Corporation.
41c445ff
JB		 5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
dc641b73
GR		 15 * You should have received a copy of the GNU General Public License along
16 * with this program. If not, see <http://www.gnu.org/licenses/>.
41c445ff
JB		 17 *
18 * The full GNU General Public License is included in this distribution in
19 * the file called "COPYING".
20 *
21 * Contact Information:
22 * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
23 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
24 *
25 ******************************************************************************/
26
27/* Local includes */
28#include "i40e.h"
4eb3f768 29#include "i40e_diag.h"
a1c9a9d9
JK		 30#ifdef CONFIG_I40E_VXLAN
31#include <net/vxlan.h>
32#endif
41c445ff
JB		 33
34const char i40e_driver_name[] = "i40e";
35static const char i40e_driver_string[] =
36 "Intel(R) Ethernet Connection XL710 Network Driver";
37
38#define DRV_KERN "-k"
39
e8e724db 40#define DRV_VERSION_MAJOR 1
42d255ce 41#define DRV_VERSION_MINOR 3
f91638af 42#define DRV_VERSION_BUILD 21
41c445ff
JB		 43#define DRV_VERSION __stringify(DRV_VERSION_MAJOR) "." \
44 __stringify(DRV_VERSION_MINOR) "." \
45 __stringify(DRV_VERSION_BUILD) DRV_KERN
46const char i40e_driver_version_str[] = DRV_VERSION;
8fb905b3 47static const char i40e_copyright[] = "Copyright (c) 2013 - 2014 Intel Corporation.";
41c445ff
JB		 48
49/* a bit of forward declarations */
50static void i40e_vsi_reinit_locked(struct i40e_vsi *vsi);
51static void i40e_handle_reset_warning(struct i40e_pf *pf);
52static int i40e_add_vsi(struct i40e_vsi *vsi);
53static int i40e_add_veb(struct i40e_veb *veb, struct i40e_vsi *vsi);
bc7d338f 54static int i40e_setup_pf_switch(struct i40e_pf *pf, bool reinit);
41c445ff
JB		 55static int i40e_setup_misc_vector(struct i40e_pf *pf);
56static void i40e_determine_queue_usage(struct i40e_pf *pf);
57static int i40e_setup_pf_filter_control(struct i40e_pf *pf);
cbf61325 58static void i40e_fdir_sb_setup(struct i40e_pf *pf);
4e3b35b0 59static int i40e_veb_get_bw_info(struct i40e_veb *veb);
41c445ff
JB		 60
61/* i40e_pci_tbl - PCI Device ID Table
62 *
63 * Last entry must be all 0s
64 *
65 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
66 * Class, Class Mask, private data (not used) }
67 */
9baa3c34 68static const struct pci_device_id i40e_pci_tbl[] = {
ab60085e 69 {PCI_VDEVICE(INTEL, I40E_DEV_ID_SFP_XL710), 0},
ab60085e
SN		 70 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QEMU), 0},
71 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_A), 0},
72 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_B), 0},
73 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_C), 0},
ab60085e
SN		 74 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QSFP_A), 0},
75 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QSFP_B), 0},
76 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QSFP_C), 0},
5960d33f 77 {PCI_VDEVICE(INTEL, I40E_DEV_ID_10G_BASE_T), 0},
bc5166b9 78 {PCI_VDEVICE(INTEL, I40E_DEV_ID_10G_BASE_T4), 0},
ae24b409 79 {PCI_VDEVICE(INTEL, I40E_DEV_ID_20G_KR2), 0},
87e6c1d7
ASJ		 80 {PCI_VDEVICE(INTEL, I40E_DEV_ID_SFP_X722), 0},
81 {PCI_VDEVICE(INTEL, I40E_DEV_ID_1G_BASE_T_X722), 0},
82 {PCI_VDEVICE(INTEL, I40E_DEV_ID_10G_BASE_T_X722), 0},
48a3b512
SN		 83 {PCI_VDEVICE(INTEL, I40E_DEV_ID_20G_KR2), 0},
84 {PCI_VDEVICE(INTEL, I40E_DEV_ID_20G_KR2_A), 0},
41c445ff
JB		 85 /* required last entry */
86 {0, }
87};
88MODULE_DEVICE_TABLE(pci, i40e_pci_tbl);
89
90#define I40E_MAX_VF_COUNT 128
91static int debug = -1;
92module_param(debug, int, 0);
93MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
94
95MODULE_AUTHOR("Intel Corporation, <e1000-devel@lists.sourceforge.net>");
96MODULE_DESCRIPTION("Intel(R) Ethernet Connection XL710 Network Driver");
97MODULE_LICENSE("GPL");
98MODULE_VERSION(DRV_VERSION);
99
100/**
101 * i40e_allocate_dma_mem_d - OS specific memory alloc for shared code
102 * @hw: pointer to the HW structure
103 * @mem: ptr to mem struct to fill out
104 * @size: size of memory requested
105 * @alignment: what to align the allocation to
106 **/
107int i40e_allocate_dma_mem_d(struct i40e_hw *hw, struct i40e_dma_mem *mem,
108 u64 size, u32 alignment)
109{
110 struct i40e_pf *pf = (struct i40e_pf *)hw->back;
111
112 mem->size = ALIGN(size, alignment);
113 mem->va = dma_zalloc_coherent(&pf->pdev->dev, mem->size,
114 &mem->pa, GFP_KERNEL);
93bc73b8
JB		 115 if (!mem->va)
116 return -ENOMEM;
41c445ff 117
93bc73b8 118 return 0;
41c445ff
JB		 119}
120
121/**
122 * i40e_free_dma_mem_d - OS specific memory free for shared code
123 * @hw: pointer to the HW structure
124 * @mem: ptr to mem struct to free
125 **/
126int i40e_free_dma_mem_d(struct i40e_hw *hw, struct i40e_dma_mem *mem)
127{
128 struct i40e_pf *pf = (struct i40e_pf *)hw->back;
129
130 dma_free_coherent(&pf->pdev->dev, mem->size, mem->va, mem->pa);
131 mem->va = NULL;
132 mem->pa = 0;
133 mem->size = 0;
134
135 return 0;
136}
137
138/**
139 * i40e_allocate_virt_mem_d - OS specific memory alloc for shared code
140 * @hw: pointer to the HW structure
141 * @mem: ptr to mem struct to fill out
142 * @size: size of memory requested
143 **/
144int i40e_allocate_virt_mem_d(struct i40e_hw *hw, struct i40e_virt_mem *mem,
145 u32 size)
146{
147 mem->size = size;
148 mem->va = kzalloc(size, GFP_KERNEL);
149
93bc73b8
JB		 150 if (!mem->va)
151 return -ENOMEM;
41c445ff 152
93bc73b8 153 return 0;
41c445ff
JB		 154}
155
156/**
157 * i40e_free_virt_mem_d - OS specific memory free for shared code
158 * @hw: pointer to the HW structure
159 * @mem: ptr to mem struct to free
160 **/
161int i40e_free_virt_mem_d(struct i40e_hw *hw, struct i40e_virt_mem *mem)
162{
163 /* it's ok to kfree a NULL pointer */
164 kfree(mem->va);
165 mem->va = NULL;
166 mem->size = 0;
167
168 return 0;
169}
170
171/**
172 * i40e_get_lump - find a lump of free generic resource
173 * @pf: board private structure
174 * @pile: the pile of resource to search
175 * @needed: the number of items needed
176 * @id: an owner id to stick on the items assigned
177 *
178 * Returns the base item index of the lump, or negative for error
179 *
180 * The search_hint trick and lack of advanced fit-finding only work
181 * because we're highly likely to have all the same size lump requests.
182 * Linear search time and any fragmentation should be minimal.
183 **/
184static int i40e_get_lump(struct i40e_pf *pf, struct i40e_lump_tracking *pile,
185 u16 needed, u16 id)
186{
187 int ret = -ENOMEM;
ddf434ac 188 int i, j;
41c445ff
JB		 189
190 if (!pile || needed == 0 || id >= I40E_PILE_VALID_BIT) {
191 dev_info(&pf->pdev->dev,
192 "param err: pile=%p needed=%d id=0x%04x\n",
193 pile, needed, id);
194 return -EINVAL;
195 }
196
197 /* start the linear search with an imperfect hint */
198 i = pile->search_hint;
ddf434ac 199 while (i < pile->num_entries) {
41c445ff
JB		 200 /* skip already allocated entries */
201 if (pile->list[i] & I40E_PILE_VALID_BIT) {
202 i++;
203 continue;
204 }
205
206 /* do we have enough in this lump? */
207 for (j = 0; (j < needed) && ((i+j) < pile->num_entries); j++) {
208 if (pile->list[i+j] & I40E_PILE_VALID_BIT)
209 break;
210 }
211
212 if (j == needed) {
213 /* there was enough, so assign it to the requestor */
214 for (j = 0; j < needed; j++)
215 pile->list[i+j] = id | I40E_PILE_VALID_BIT;
216 ret = i;
217 pile->search_hint = i + j;
ddf434ac 218 break;
41c445ff 219 }
6995b36c
JB		 220
221 /* not enough, so skip over it and continue looking */
222 i += j;
41c445ff
JB		 223 }
224
225 return ret;
226}
227
228/**
229 * i40e_put_lump - return a lump of generic resource
230 * @pile: the pile of resource to search
231 * @index: the base item index
232 * @id: the owner id of the items assigned
233 *
234 * Returns the count of items in the lump
235 **/
236static int i40e_put_lump(struct i40e_lump_tracking *pile, u16 index, u16 id)
237{
238 int valid_id = (id | I40E_PILE_VALID_BIT);
239 int count = 0;
240 int i;
241
242 if (!pile || index >= pile->num_entries)
243 return -EINVAL;
244
245 for (i = index;
246 i < pile->num_entries && pile->list[i] == valid_id;
247 i++) {
248 pile->list[i] = 0;
249 count++;
250 }
251
252 if (count && index < pile->search_hint)
253 pile->search_hint = index;
254
255 return count;
256}
257
fdf0e0bf
ASJ		 258/**
259 * i40e_find_vsi_from_id - searches for the vsi with the given id
260 * @pf - the pf structure to search for the vsi
261 * @id - id of the vsi it is searching for
262 **/
263struct i40e_vsi *i40e_find_vsi_from_id(struct i40e_pf *pf, u16 id)
264{
265 int i;
266
267 for (i = 0; i < pf->num_alloc_vsi; i++)
268 if (pf->vsi[i] && (pf->vsi[i]->id == id))
269 return pf->vsi[i];
270
271 return NULL;
272}
273
41c445ff
JB		 274/**
275 * i40e_service_event_schedule - Schedule the service task to wake up
276 * @pf: board private structure
277 *
278 * If not already scheduled, this puts the task into the work queue
279 **/
280static void i40e_service_event_schedule(struct i40e_pf *pf)
281{
282 if (!test_bit(__I40E_DOWN, &pf->state) &&
283 !test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state) &&
284 !test_and_set_bit(__I40E_SERVICE_SCHED, &pf->state))
285 schedule_work(&pf->service_task);
286}
287
288/**
289 * i40e_tx_timeout - Respond to a Tx Hang
290 * @netdev: network interface device structure
291 *
292 * If any port has noticed a Tx timeout, it is likely that the whole
293 * device is munged, not just the one netdev port, so go for the full
294 * reset.
295 **/
38e00438
VD		 296#ifdef I40E_FCOE
297void i40e_tx_timeout(struct net_device *netdev)
298#else
41c445ff 299static void i40e_tx_timeout(struct net_device *netdev)
38e00438 300#endif
41c445ff
JB		 301{
302 struct i40e_netdev_priv *np = netdev_priv(netdev);
303 struct i40e_vsi *vsi = np->vsi;
304 struct i40e_pf *pf = vsi->back;
b03a8c1f
KP		 305 struct i40e_ring *tx_ring = NULL;
306 unsigned int i, hung_queue = 0;
307 u32 head, val;
41c445ff
JB		 308
309 pf->tx_timeout_count++;
310
b03a8c1f
KP		 311 /* find the stopped queue the same way the stack does */
312 for (i = 0; i < netdev->num_tx_queues; i++) {
313 struct netdev_queue *q;
314 unsigned long trans_start;
315
316 q = netdev_get_tx_queue(netdev, i);
317 trans_start = q->trans_start ? : netdev->trans_start;
318 if (netif_xmit_stopped(q) &&
319 time_after(jiffies,
320 (trans_start + netdev->watchdog_timeo))) {
321 hung_queue = i;
322 break;
323 }
324 }
325
326 if (i == netdev->num_tx_queues) {
327 netdev_info(netdev, "tx_timeout: no netdev hung queue found\n");
328 } else {
329 /* now that we have an index, find the tx_ring struct */
330 for (i = 0; i < vsi->num_queue_pairs; i++) {
331 if (vsi->tx_rings[i] && vsi->tx_rings[i]->desc) {
332 if (hung_queue ==
333 vsi->tx_rings[i]->queue_index) {
334 tx_ring = vsi->tx_rings[i];
335 break;
336 }
337 }
338 }
339 }
340
41c445ff 341 if (time_after(jiffies, (pf->tx_timeout_last_recovery + HZ*20)))
b03a8c1f
KP		 342 pf->tx_timeout_recovery_level = 1; /* reset after some time */
343 else if (time_before(jiffies,
344 (pf->tx_timeout_last_recovery + netdev->watchdog_timeo)))
345 return; /* don't do any new action before the next timeout */
346
347 if (tx_ring) {
348 head = i40e_get_head(tx_ring);
349 /* Read interrupt register */
350 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
351 val = rd32(&pf->hw,
352 I40E_PFINT_DYN_CTLN(tx_ring->q_vector->v_idx +
353 tx_ring->vsi->base_vector - 1));
354 else
355 val = rd32(&pf->hw, I40E_PFINT_DYN_CTL0);
356
357 netdev_info(netdev, "tx_timeout: VSI_seid: %d, Q %d, NTC: 0x%x, HWB: 0x%x, NTU: 0x%x, TAIL: 0x%x, INT: 0x%x\n",
358 vsi->seid, hung_queue, tx_ring->next_to_clean,
359 head, tx_ring->next_to_use,
360 readl(tx_ring->tail), val);
361 }
362
41c445ff 363 pf->tx_timeout_last_recovery = jiffies;
b03a8c1f
KP		 364 netdev_info(netdev, "tx_timeout recovery level %d, hung_queue %d\n",
365 pf->tx_timeout_recovery_level, hung_queue);
41c445ff
JB		 366
367 switch (pf->tx_timeout_recovery_level) {
41c445ff
JB		 368 case 1:
369 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
370 break;
371 case 2:
372 set_bit(__I40E_CORE_RESET_REQUESTED, &pf->state);
373 break;
374 case 3:
375 set_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state);
376 break;
377 default:
378 netdev_err(netdev, "tx_timeout recovery unsuccessful\n");
41c445ff
JB		 379 break;
380 }
b03a8c1f 381
41c445ff
JB		 382 i40e_service_event_schedule(pf);
383 pf->tx_timeout_recovery_level++;
384}
385
386/**
387 * i40e_release_rx_desc - Store the new tail and head values
388 * @rx_ring: ring to bump
389 * @val: new head index
390 **/
391static inline void i40e_release_rx_desc(struct i40e_ring *rx_ring, u32 val)
392{
393 rx_ring->next_to_use = val;
394
395 /* Force memory writes to complete before letting h/w
396 * know there are new descriptors to fetch. (Only
397 * applicable for weak-ordered memory model archs,
398 * such as IA-64).
399 */
400 wmb();
401 writel(val, rx_ring->tail);
402}
403
404/**
405 * i40e_get_vsi_stats_struct - Get System Network Statistics
406 * @vsi: the VSI we care about
407 *
408 * Returns the address of the device statistics structure.
409 * The statistics are actually updated from the service task.
410 **/
411struct rtnl_link_stats64 *i40e_get_vsi_stats_struct(struct i40e_vsi *vsi)
412{
413 return &vsi->net_stats;
414}
415
416/**
417 * i40e_get_netdev_stats_struct - Get statistics for netdev interface
418 * @netdev: network interface device structure
419 *
420 * Returns the address of the device statistics structure.
421 * The statistics are actually updated from the service task.
422 **/
38e00438
VD		 423#ifdef I40E_FCOE
424struct rtnl_link_stats64 *i40e_get_netdev_stats_struct(
425 struct net_device *netdev,
426 struct rtnl_link_stats64 *stats)
427#else
41c445ff
JB		 428static struct rtnl_link_stats64 *i40e_get_netdev_stats_struct(
429 struct net_device *netdev,
980e9b11 430 struct rtnl_link_stats64 *stats)
38e00438 431#endif
41c445ff
JB		 432{
433 struct i40e_netdev_priv *np = netdev_priv(netdev);
e7046ee1 434 struct i40e_ring *tx_ring, *rx_ring;
41c445ff 435 struct i40e_vsi *vsi = np->vsi;
980e9b11
AD		 436 struct rtnl_link_stats64 *vsi_stats = i40e_get_vsi_stats_struct(vsi);
437 int i;
438
bc7d338f
ASJ		 439 if (test_bit(__I40E_DOWN, &vsi->state))
440 return stats;
441
3c325ced
JB		 442 if (!vsi->tx_rings)
443 return stats;
444
980e9b11
AD		 445 rcu_read_lock();
446 for (i = 0; i < vsi->num_queue_pairs; i++) {
980e9b11
AD		 447 u64 bytes, packets;
448 unsigned int start;
449
450 tx_ring = ACCESS_ONCE(vsi->tx_rings[i]);
451 if (!tx_ring)
452 continue;
453
454 do {
57a7744e 455 start = u64_stats_fetch_begin_irq(&tx_ring->syncp);
980e9b11
AD		 456 packets = tx_ring->stats.packets;
457 bytes = tx_ring->stats.bytes;
57a7744e 458 } while (u64_stats_fetch_retry_irq(&tx_ring->syncp, start));
980e9b11
AD		 459
460 stats->tx_packets += packets;
461 stats->tx_bytes += bytes;
462 rx_ring = &tx_ring[1];
463
464 do {
57a7744e 465 start = u64_stats_fetch_begin_irq(&rx_ring->syncp);
980e9b11
AD		 466 packets = rx_ring->stats.packets;
467 bytes = rx_ring->stats.bytes;
57a7744e 468 } while (u64_stats_fetch_retry_irq(&rx_ring->syncp, start));
41c445ff 469
980e9b11
AD		 470 stats->rx_packets += packets;
471 stats->rx_bytes += bytes;
472 }
473 rcu_read_unlock();
474
a5282f44 475 /* following stats updated by i40e_watchdog_subtask() */
980e9b11
AD		 476 stats->multicast = vsi_stats->multicast;
477 stats->tx_errors = vsi_stats->tx_errors;
478 stats->tx_dropped = vsi_stats->tx_dropped;
479 stats->rx_errors = vsi_stats->rx_errors;
d8201e20 480 stats->rx_dropped = vsi_stats->rx_dropped;
980e9b11
AD		 481 stats->rx_crc_errors = vsi_stats->rx_crc_errors;
482 stats->rx_length_errors = vsi_stats->rx_length_errors;
41c445ff 483
980e9b11 484 return stats;
41c445ff
JB		 485}
486
487/**
488 * i40e_vsi_reset_stats - Resets all stats of the given vsi
489 * @vsi: the VSI to have its stats reset
490 **/
491void i40e_vsi_reset_stats(struct i40e_vsi *vsi)
492{
493 struct rtnl_link_stats64 *ns;
494 int i;
495
496 if (!vsi)
497 return;
498
499 ns = i40e_get_vsi_stats_struct(vsi);
500 memset(ns, 0, sizeof(*ns));
501 memset(&vsi->net_stats_offsets, 0, sizeof(vsi->net_stats_offsets));
502 memset(&vsi->eth_stats, 0, sizeof(vsi->eth_stats));
503 memset(&vsi->eth_stats_offsets, 0, sizeof(vsi->eth_stats_offsets));
8e9dca53 504 if (vsi->rx_rings && vsi->rx_rings[0]) {
41c445ff 505 for (i = 0; i < vsi->num_queue_pairs; i++) {
6995b36c 506 memset(&vsi->rx_rings[i]->stats, 0,
9f65e15b 507 sizeof(vsi->rx_rings[i]->stats));
6995b36c 508 memset(&vsi->rx_rings[i]->rx_stats, 0,
9f65e15b 509 sizeof(vsi->rx_rings[i]->rx_stats));
6995b36c 510 memset(&vsi->tx_rings[i]->stats, 0,
9f65e15b
AD		 511 sizeof(vsi->tx_rings[i]->stats));
512 memset(&vsi->tx_rings[i]->tx_stats, 0,
513 sizeof(vsi->tx_rings[i]->tx_stats));
41c445ff 514 }
8e9dca53 515 }
41c445ff
JB		 516 vsi->stat_offsets_loaded = false;
517}
518
519/**
b40c82e6 520 * i40e_pf_reset_stats - Reset all of the stats for the given PF
41c445ff
JB		 521 * @pf: the PF to be reset
522 **/
523void i40e_pf_reset_stats(struct i40e_pf *pf)
524{
e91fdf76
SN		 525 int i;
526
41c445ff
JB		 527 memset(&pf->stats, 0, sizeof(pf->stats));
528 memset(&pf->stats_offsets, 0, sizeof(pf->stats_offsets));
529 pf->stat_offsets_loaded = false;
e91fdf76
SN		 530
531 for (i = 0; i < I40E_MAX_VEB; i++) {
532 if (pf->veb[i]) {
533 memset(&pf->veb[i]->stats, 0,
534 sizeof(pf->veb[i]->stats));
535 memset(&pf->veb[i]->stats_offsets, 0,
536 sizeof(pf->veb[i]->stats_offsets));
537 pf->veb[i]->stat_offsets_loaded = false;
538 }
539 }
41c445ff
JB		 540}
541
542/**
543 * i40e_stat_update48 - read and update a 48 bit stat from the chip
544 * @hw: ptr to the hardware info
545 * @hireg: the high 32 bit reg to read
546 * @loreg: the low 32 bit reg to read
547 * @offset_loaded: has the initial offset been loaded yet
548 * @offset: ptr to current offset value
549 * @stat: ptr to the stat
550 *
551 * Since the device stats are not reset at PFReset, they likely will not
552 * be zeroed when the driver starts. We'll save the first values read
553 * and use them as offsets to be subtracted from the raw values in order
554 * to report stats that count from zero. In the process, we also manage
555 * the potential roll-over.
556 **/
557static void i40e_stat_update48(struct i40e_hw *hw, u32 hireg, u32 loreg,
558 bool offset_loaded, u64 *offset, u64 *stat)
559{
560 u64 new_data;
561
ab60085e 562 if (hw->device_id == I40E_DEV_ID_QEMU) {
41c445ff
JB		 563 new_data = rd32(hw, loreg);
564 new_data |= ((u64)(rd32(hw, hireg) & 0xFFFF)) << 32;
565 } else {
566 new_data = rd64(hw, loreg);
567 }
568 if (!offset_loaded)
569 *offset = new_data;
570 if (likely(new_data >= *offset))
571 *stat = new_data - *offset;
572 else
41a1d04b 573 *stat = (new_data + BIT_ULL(48)) - *offset;
41c445ff
JB		 574 *stat &= 0xFFFFFFFFFFFFULL;
575}
576
577/**
578 * i40e_stat_update32 - read and update a 32 bit stat from the chip
579 * @hw: ptr to the hardware info
580 * @reg: the hw reg to read
581 * @offset_loaded: has the initial offset been loaded yet
582 * @offset: ptr to current offset value
583 * @stat: ptr to the stat
584 **/
585static void i40e_stat_update32(struct i40e_hw *hw, u32 reg,
586 bool offset_loaded, u64 *offset, u64 *stat)
587{
588 u32 new_data;
589
590 new_data = rd32(hw, reg);
591 if (!offset_loaded)
592 *offset = new_data;
593 if (likely(new_data >= *offset))
594 *stat = (u32)(new_data - *offset);
595 else
41a1d04b 596 *stat = (u32)((new_data + BIT_ULL(32)) - *offset);
41c445ff
JB		 597}
598
599/**
600 * i40e_update_eth_stats - Update VSI-specific ethernet statistics counters.
601 * @vsi: the VSI to be updated
602 **/
603void i40e_update_eth_stats(struct i40e_vsi *vsi)
604{
605 int stat_idx = le16_to_cpu(vsi->info.stat_counter_idx);
606 struct i40e_pf *pf = vsi->back;
607 struct i40e_hw *hw = &pf->hw;
608 struct i40e_eth_stats *oes;
609 struct i40e_eth_stats *es; /* device's eth stats */
610
611 es = &vsi->eth_stats;
612 oes = &vsi->eth_stats_offsets;
613
614 /* Gather up the stats that the hw collects */
615 i40e_stat_update32(hw, I40E_GLV_TEPC(stat_idx),
616 vsi->stat_offsets_loaded,
617 &oes->tx_errors, &es->tx_errors);
618 i40e_stat_update32(hw, I40E_GLV_RDPC(stat_idx),
619 vsi->stat_offsets_loaded,
620 &oes->rx_discards, &es->rx_discards);
41a9e55c
SN		 621 i40e_stat_update32(hw, I40E_GLV_RUPP(stat_idx),
622 vsi->stat_offsets_loaded,
623 &oes->rx_unknown_protocol, &es->rx_unknown_protocol);
624 i40e_stat_update32(hw, I40E_GLV_TEPC(stat_idx),
625 vsi->stat_offsets_loaded,
626 &oes->tx_errors, &es->tx_errors);
41c445ff
JB		 627
628 i40e_stat_update48(hw, I40E_GLV_GORCH(stat_idx),
629 I40E_GLV_GORCL(stat_idx),
630 vsi->stat_offsets_loaded,
631 &oes->rx_bytes, &es->rx_bytes);
632 i40e_stat_update48(hw, I40E_GLV_UPRCH(stat_idx),
633 I40E_GLV_UPRCL(stat_idx),
634 vsi->stat_offsets_loaded,
635 &oes->rx_unicast, &es->rx_unicast);
636 i40e_stat_update48(hw, I40E_GLV_MPRCH(stat_idx),
637 I40E_GLV_MPRCL(stat_idx),
638 vsi->stat_offsets_loaded,
639 &oes->rx_multicast, &es->rx_multicast);
640 i40e_stat_update48(hw, I40E_GLV_BPRCH(stat_idx),
641 I40E_GLV_BPRCL(stat_idx),
642 vsi->stat_offsets_loaded,
643 &oes->rx_broadcast, &es->rx_broadcast);
644
645 i40e_stat_update48(hw, I40E_GLV_GOTCH(stat_idx),
646 I40E_GLV_GOTCL(stat_idx),
647 vsi->stat_offsets_loaded,
648 &oes->tx_bytes, &es->tx_bytes);
649 i40e_stat_update48(hw, I40E_GLV_UPTCH(stat_idx),
650 I40E_GLV_UPTCL(stat_idx),
651 vsi->stat_offsets_loaded,
652 &oes->tx_unicast, &es->tx_unicast);
653 i40e_stat_update48(hw, I40E_GLV_MPTCH(stat_idx),
654 I40E_GLV_MPTCL(stat_idx),
655 vsi->stat_offsets_loaded,
656 &oes->tx_multicast, &es->tx_multicast);
657 i40e_stat_update48(hw, I40E_GLV_BPTCH(stat_idx),
658 I40E_GLV_BPTCL(stat_idx),
659 vsi->stat_offsets_loaded,
660 &oes->tx_broadcast, &es->tx_broadcast);
661 vsi->stat_offsets_loaded = true;
662}
663
664/**
665 * i40e_update_veb_stats - Update Switch component statistics
666 * @veb: the VEB being updated
667 **/
668static void i40e_update_veb_stats(struct i40e_veb *veb)
669{
670 struct i40e_pf *pf = veb->pf;
671 struct i40e_hw *hw = &pf->hw;
672 struct i40e_eth_stats *oes;
673 struct i40e_eth_stats *es; /* device's eth stats */
fe860afb
NP		 674 struct i40e_veb_tc_stats *veb_oes;
675 struct i40e_veb_tc_stats *veb_es;
676 int i, idx = 0;
41c445ff
JB		 677
678 idx = veb->stats_idx;
679 es = &veb->stats;
680 oes = &veb->stats_offsets;
fe860afb
NP		 681 veb_es = &veb->tc_stats;
682 veb_oes = &veb->tc_stats_offsets;
41c445ff
JB		 683
684 /* Gather up the stats that the hw collects */
685 i40e_stat_update32(hw, I40E_GLSW_TDPC(idx),
686 veb->stat_offsets_loaded,
687 &oes->tx_discards, &es->tx_discards);
7134f9ce
JB		 688 if (hw->revision_id > 0)
689 i40e_stat_update32(hw, I40E_GLSW_RUPP(idx),
690 veb->stat_offsets_loaded,
691 &oes->rx_unknown_protocol,
692 &es->rx_unknown_protocol);
41c445ff
JB		 693 i40e_stat_update48(hw, I40E_GLSW_GORCH(idx), I40E_GLSW_GORCL(idx),
694 veb->stat_offsets_loaded,
695 &oes->rx_bytes, &es->rx_bytes);
696 i40e_stat_update48(hw, I40E_GLSW_UPRCH(idx), I40E_GLSW_UPRCL(idx),
697 veb->stat_offsets_loaded,
698 &oes->rx_unicast, &es->rx_unicast);
699 i40e_stat_update48(hw, I40E_GLSW_MPRCH(idx), I40E_GLSW_MPRCL(idx),
700 veb->stat_offsets_loaded,
701 &oes->rx_multicast, &es->rx_multicast);
702 i40e_stat_update48(hw, I40E_GLSW_BPRCH(idx), I40E_GLSW_BPRCL(idx),
703 veb->stat_offsets_loaded,
704 &oes->rx_broadcast, &es->rx_broadcast);
705
706 i40e_stat_update48(hw, I40E_GLSW_GOTCH(idx), I40E_GLSW_GOTCL(idx),
707 veb->stat_offsets_loaded,
708 &oes->tx_bytes, &es->tx_bytes);
709 i40e_stat_update48(hw, I40E_GLSW_UPTCH(idx), I40E_GLSW_UPTCL(idx),
710 veb->stat_offsets_loaded,
711 &oes->tx_unicast, &es->tx_unicast);
712 i40e_stat_update48(hw, I40E_GLSW_MPTCH(idx), I40E_GLSW_MPTCL(idx),
713 veb->stat_offsets_loaded,
714 &oes->tx_multicast, &es->tx_multicast);
715 i40e_stat_update48(hw, I40E_GLSW_BPTCH(idx), I40E_GLSW_BPTCL(idx),
716 veb->stat_offsets_loaded,
717 &oes->tx_broadcast, &es->tx_broadcast);
fe860afb
NP		 718 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
719 i40e_stat_update48(hw, I40E_GLVEBTC_RPCH(i, idx),
720 I40E_GLVEBTC_RPCL(i, idx),
721 veb->stat_offsets_loaded,
722 &veb_oes->tc_rx_packets[i],
723 &veb_es->tc_rx_packets[i]);
724 i40e_stat_update48(hw, I40E_GLVEBTC_RBCH(i, idx),
725 I40E_GLVEBTC_RBCL(i, idx),
726 veb->stat_offsets_loaded,
727 &veb_oes->tc_rx_bytes[i],
728 &veb_es->tc_rx_bytes[i]);
729 i40e_stat_update48(hw, I40E_GLVEBTC_TPCH(i, idx),
730 I40E_GLVEBTC_TPCL(i, idx),
731 veb->stat_offsets_loaded,
732 &veb_oes->tc_tx_packets[i],
733 &veb_es->tc_tx_packets[i]);
734 i40e_stat_update48(hw, I40E_GLVEBTC_TBCH(i, idx),
735 I40E_GLVEBTC_TBCL(i, idx),
736 veb->stat_offsets_loaded,
737 &veb_oes->tc_tx_bytes[i],
738 &veb_es->tc_tx_bytes[i]);
739 }
41c445ff
JB		 740 veb->stat_offsets_loaded = true;
741}
742
38e00438
VD		 743#ifdef I40E_FCOE
744/**
745 * i40e_update_fcoe_stats - Update FCoE-specific ethernet statistics counters.
746 * @vsi: the VSI that is capable of doing FCoE
747 **/
748static void i40e_update_fcoe_stats(struct i40e_vsi *vsi)
749{
750 struct i40e_pf *pf = vsi->back;
751 struct i40e_hw *hw = &pf->hw;
752 struct i40e_fcoe_stats *ofs;
753 struct i40e_fcoe_stats *fs; /* device's eth stats */
754 int idx;
755
756 if (vsi->type != I40E_VSI_FCOE)
757 return;
758
759 idx = (pf->pf_seid - I40E_BASE_PF_SEID) + I40E_FCOE_PF_STAT_OFFSET;
760 fs = &vsi->fcoe_stats;
761 ofs = &vsi->fcoe_stats_offsets;
762
763 i40e_stat_update32(hw, I40E_GL_FCOEPRC(idx),
764 vsi->fcoe_stat_offsets_loaded,
765 &ofs->rx_fcoe_packets, &fs->rx_fcoe_packets);
766 i40e_stat_update48(hw, I40E_GL_FCOEDWRCH(idx), I40E_GL_FCOEDWRCL(idx),
767 vsi->fcoe_stat_offsets_loaded,
768 &ofs->rx_fcoe_dwords, &fs->rx_fcoe_dwords);
769 i40e_stat_update32(hw, I40E_GL_FCOERPDC(idx),
770 vsi->fcoe_stat_offsets_loaded,
771 &ofs->rx_fcoe_dropped, &fs->rx_fcoe_dropped);
772 i40e_stat_update32(hw, I40E_GL_FCOEPTC(idx),
773 vsi->fcoe_stat_offsets_loaded,
774 &ofs->tx_fcoe_packets, &fs->tx_fcoe_packets);
775 i40e_stat_update48(hw, I40E_GL_FCOEDWTCH(idx), I40E_GL_FCOEDWTCL(idx),
776 vsi->fcoe_stat_offsets_loaded,
777 &ofs->tx_fcoe_dwords, &fs->tx_fcoe_dwords);
778 i40e_stat_update32(hw, I40E_GL_FCOECRC(idx),
779 vsi->fcoe_stat_offsets_loaded,
780 &ofs->fcoe_bad_fccrc, &fs->fcoe_bad_fccrc);
781 i40e_stat_update32(hw, I40E_GL_FCOELAST(idx),
782 vsi->fcoe_stat_offsets_loaded,
783 &ofs->fcoe_last_error, &fs->fcoe_last_error);
784 i40e_stat_update32(hw, I40E_GL_FCOEDDPC(idx),
785 vsi->fcoe_stat_offsets_loaded,
786 &ofs->fcoe_ddp_count, &fs->fcoe_ddp_count);
787
788 vsi->fcoe_stat_offsets_loaded = true;
789}
790
791#endif
41c445ff
JB		 792/**
793 * i40e_update_link_xoff_rx - Update XOFF received in link flow control mode
794 * @pf: the corresponding PF
795 *
796 * Update the Rx XOFF counter (PAUSE frames) in link flow control mode
797 **/
798static void i40e_update_link_xoff_rx(struct i40e_pf *pf)
799{
800 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
801 struct i40e_hw_port_stats *nsd = &pf->stats;
802 struct i40e_hw *hw = &pf->hw;
803 u64 xoff = 0;
41c445ff
JB		 804
805 if ((hw->fc.current_mode != I40E_FC_FULL) &&
806 (hw->fc.current_mode != I40E_FC_RX_PAUSE))
807 return;
808
809 xoff = nsd->link_xoff_rx;
810 i40e_stat_update32(hw, I40E_GLPRT_LXOFFRXC(hw->port),
811 pf->stat_offsets_loaded,
812 &osd->link_xoff_rx, &nsd->link_xoff_rx);
813
814 /* No new LFC xoff rx */
815 if (!(nsd->link_xoff_rx - xoff))
816 return;
817
41c445ff
JB		 818}
819
820/**
821 * i40e_update_prio_xoff_rx - Update XOFF received in PFC mode
822 * @pf: the corresponding PF
823 *
824 * Update the Rx XOFF counter (PAUSE frames) in PFC mode
825 **/
826static void i40e_update_prio_xoff_rx(struct i40e_pf *pf)
827{
828 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
829 struct i40e_hw_port_stats *nsd = &pf->stats;
830 bool xoff[I40E_MAX_TRAFFIC_CLASS] = {false};
831 struct i40e_dcbx_config *dcb_cfg;
832 struct i40e_hw *hw = &pf->hw;
b03a8c1f 833 u16 i;
41c445ff
JB		 834 u8 tc;
835
836 dcb_cfg = &hw->local_dcbx_config;
837
e120814d
NP		 838 /* Collect Link XOFF stats when PFC is disabled */
839 if (!dcb_cfg->pfc.pfcenable) {
41c445ff
JB		 840 i40e_update_link_xoff_rx(pf);
841 return;
842 }
843
844 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
845 u64 prio_xoff = nsd->priority_xoff_rx[i];
6995b36c 846
41c445ff
JB		 847 i40e_stat_update32(hw, I40E_GLPRT_PXOFFRXC(hw->port, i),
848 pf->stat_offsets_loaded,
849 &osd->priority_xoff_rx[i],
850 &nsd->priority_xoff_rx[i]);
851
852 /* No new PFC xoff rx */
853 if (!(nsd->priority_xoff_rx[i] - prio_xoff))
854 continue;
855 /* Get the TC for given priority */
856 tc = dcb_cfg->etscfg.prioritytable[i];
857 xoff[tc] = true;
858 }
41c445ff
JB		 859}
860
861/**
7812fddc 862 * i40e_update_vsi_stats - Update the vsi statistics counters.
41c445ff
JB		 863 * @vsi: the VSI to be updated
864 *
865 * There are a few instances where we store the same stat in a
866 * couple of different structs. This is partly because we have
867 * the netdev stats that need to be filled out, which is slightly
868 * different from the "eth_stats" defined by the chip and used in
7812fddc 869 * VF communications. We sort it out here.
41c445ff 870 **/
7812fddc 871static void i40e_update_vsi_stats(struct i40e_vsi *vsi)
41c445ff
JB		 872{
873 struct i40e_pf *pf = vsi->back;
41c445ff
JB		 874 struct rtnl_link_stats64 *ons;
875 struct rtnl_link_stats64 *ns; /* netdev stats */
876 struct i40e_eth_stats *oes;
877 struct i40e_eth_stats *es; /* device's eth stats */
878 u32 tx_restart, tx_busy;
bf00b376 879 struct i40e_ring *p;
41c445ff 880 u32 rx_page, rx_buf;
bf00b376
AA		 881 u64 bytes, packets;
882 unsigned int start;
2fc3d715 883 u64 tx_linearize;
41c445ff
JB		 884 u64 rx_p, rx_b;
885 u64 tx_p, tx_b;
41c445ff
JB		 886 u16 q;
887
888 if (test_bit(__I40E_DOWN, &vsi->state) ||
889 test_bit(__I40E_CONFIG_BUSY, &pf->state))
890 return;
891
892 ns = i40e_get_vsi_stats_struct(vsi);
893 ons = &vsi->net_stats_offsets;
894 es = &vsi->eth_stats;
895 oes = &vsi->eth_stats_offsets;
896
897 /* Gather up the netdev and vsi stats that the driver collects
898 * on the fly during packet processing
899 */
900 rx_b = rx_p = 0;
901 tx_b = tx_p = 0;
2fc3d715 902 tx_restart = tx_busy = tx_linearize = 0;
41c445ff
JB		 903 rx_page = 0;
904 rx_buf = 0;
980e9b11 905 rcu_read_lock();
41c445ff 906 for (q = 0; q < vsi->num_queue_pairs; q++) {
980e9b11
AD		 907 /* locate Tx ring */
908 p = ACCESS_ONCE(vsi->tx_rings[q]);
909
910 do {
57a7744e 911 start = u64_stats_fetch_begin_irq(&p->syncp);
980e9b11
AD		 912 packets = p->stats.packets;
913 bytes = p->stats.bytes;
57a7744e 914 } while (u64_stats_fetch_retry_irq(&p->syncp, start));
980e9b11
AD		 915 tx_b += bytes;
916 tx_p += packets;
917 tx_restart += p->tx_stats.restart_queue;
918 tx_busy += p->tx_stats.tx_busy;
2fc3d715 919 tx_linearize += p->tx_stats.tx_linearize;
41c445ff 920
980e9b11
AD		 921 /* Rx queue is part of the same block as Tx queue */
922 p = &p[1];
923 do {
57a7744e 924 start = u64_stats_fetch_begin_irq(&p->syncp);
980e9b11
AD		 925 packets = p->stats.packets;
926 bytes = p->stats.bytes;
57a7744e 927 } while (u64_stats_fetch_retry_irq(&p->syncp, start));
980e9b11
AD		 928 rx_b += bytes;
929 rx_p += packets;
420136cc
MW		 930 rx_buf += p->rx_stats.alloc_buff_failed;
931 rx_page += p->rx_stats.alloc_page_failed;
41c445ff 932 }
980e9b11 933 rcu_read_unlock();
41c445ff
JB		 934 vsi->tx_restart = tx_restart;
935 vsi->tx_busy = tx_busy;
2fc3d715 936 vsi->tx_linearize = tx_linearize;
41c445ff
JB		 937 vsi->rx_page_failed = rx_page;
938 vsi->rx_buf_failed = rx_buf;
939
940 ns->rx_packets = rx_p;
941 ns->rx_bytes = rx_b;
942 ns->tx_packets = tx_p;
943 ns->tx_bytes = tx_b;
944
41c445ff 945 /* update netdev stats from eth stats */
7812fddc 946 i40e_update_eth_stats(vsi);
41c445ff
JB		 947 ons->tx_errors = oes->tx_errors;
948 ns->tx_errors = es->tx_errors;
949 ons->multicast = oes->rx_multicast;
950 ns->multicast = es->rx_multicast;
41a9e55c
SN		 951 ons->rx_dropped = oes->rx_discards;
952 ns->rx_dropped = es->rx_discards;
41c445ff
JB		 953 ons->tx_dropped = oes->tx_discards;
954 ns->tx_dropped = es->tx_discards;
955
7812fddc 956 /* pull in a couple PF stats if this is the main vsi */
41c445ff 957 if (vsi == pf->vsi[pf->lan_vsi]) {
7812fddc
SN		 958 ns->rx_crc_errors = pf->stats.crc_errors;
959 ns->rx_errors = pf->stats.crc_errors + pf->stats.illegal_bytes;
960 ns->rx_length_errors = pf->stats.rx_length_errors;
961 }
962}
41c445ff 963
7812fddc 964/**
b40c82e6 965 * i40e_update_pf_stats - Update the PF statistics counters.
7812fddc
SN		 966 * @pf: the PF to be updated
967 **/
968static void i40e_update_pf_stats(struct i40e_pf *pf)
969{
970 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
971 struct i40e_hw_port_stats *nsd = &pf->stats;
972 struct i40e_hw *hw = &pf->hw;
973 u32 val;
974 int i;
41c445ff 975
7812fddc
SN		 976 i40e_stat_update48(hw, I40E_GLPRT_GORCH(hw->port),
977 I40E_GLPRT_GORCL(hw->port),
978 pf->stat_offsets_loaded,
979 &osd->eth.rx_bytes, &nsd->eth.rx_bytes);
980 i40e_stat_update48(hw, I40E_GLPRT_GOTCH(hw->port),
981 I40E_GLPRT_GOTCL(hw->port),
982 pf->stat_offsets_loaded,
983 &osd->eth.tx_bytes, &nsd->eth.tx_bytes);
984 i40e_stat_update32(hw, I40E_GLPRT_RDPC(hw->port),
985 pf->stat_offsets_loaded,
986 &osd->eth.rx_discards,
987 &nsd->eth.rx_discards);
532d283d
SN		 988 i40e_stat_update48(hw, I40E_GLPRT_UPRCH(hw->port),
989 I40E_GLPRT_UPRCL(hw->port),
990 pf->stat_offsets_loaded,
991 &osd->eth.rx_unicast,
992 &nsd->eth.rx_unicast);
7812fddc
SN		 993 i40e_stat_update48(hw, I40E_GLPRT_MPRCH(hw->port),
994 I40E_GLPRT_MPRCL(hw->port),
995 pf->stat_offsets_loaded,
996 &osd->eth.rx_multicast,
997 &nsd->eth.rx_multicast);
532d283d
SN		 998 i40e_stat_update48(hw, I40E_GLPRT_BPRCH(hw->port),
999 I40E_GLPRT_BPRCL(hw->port),
1000 pf->stat_offsets_loaded,
1001 &osd->eth.rx_broadcast,
1002 &nsd->eth.rx_broadcast);
1003 i40e_stat_update48(hw, I40E_GLPRT_UPTCH(hw->port),
1004 I40E_GLPRT_UPTCL(hw->port),
1005 pf->stat_offsets_loaded,
1006 &osd->eth.tx_unicast,
1007 &nsd->eth.tx_unicast);
1008 i40e_stat_update48(hw, I40E_GLPRT_MPTCH(hw->port),
1009 I40E_GLPRT_MPTCL(hw->port),
1010 pf->stat_offsets_loaded,
1011 &osd->eth.tx_multicast,
1012 &nsd->eth.tx_multicast);
1013 i40e_stat_update48(hw, I40E_GLPRT_BPTCH(hw->port),
1014 I40E_GLPRT_BPTCL(hw->port),
1015 pf->stat_offsets_loaded,
1016 &osd->eth.tx_broadcast,
1017 &nsd->eth.tx_broadcast);
41c445ff 1018
7812fddc
SN		 1019 i40e_stat_update32(hw, I40E_GLPRT_TDOLD(hw->port),
1020 pf->stat_offsets_loaded,
1021 &osd->tx_dropped_link_down,
1022 &nsd->tx_dropped_link_down);
41c445ff 1023
7812fddc
SN		 1024 i40e_stat_update32(hw, I40E_GLPRT_CRCERRS(hw->port),
1025 pf->stat_offsets_loaded,
1026 &osd->crc_errors, &nsd->crc_errors);
41c445ff 1027
7812fddc
SN		 1028 i40e_stat_update32(hw, I40E_GLPRT_ILLERRC(hw->port),
1029 pf->stat_offsets_loaded,
1030 &osd->illegal_bytes, &nsd->illegal_bytes);
41c445ff 1031
7812fddc
SN		 1032 i40e_stat_update32(hw, I40E_GLPRT_MLFC(hw->port),
1033 pf->stat_offsets_loaded,
1034 &osd->mac_local_faults,
1035 &nsd->mac_local_faults);
1036 i40e_stat_update32(hw, I40E_GLPRT_MRFC(hw->port),
1037 pf->stat_offsets_loaded,
1038 &osd->mac_remote_faults,
1039 &nsd->mac_remote_faults);
41c445ff 1040
7812fddc
SN		 1041 i40e_stat_update32(hw, I40E_GLPRT_RLEC(hw->port),
1042 pf->stat_offsets_loaded,
1043 &osd->rx_length_errors,
1044 &nsd->rx_length_errors);
41c445ff 1045
7812fddc
SN		 1046 i40e_stat_update32(hw, I40E_GLPRT_LXONRXC(hw->port),
1047 pf->stat_offsets_loaded,
1048 &osd->link_xon_rx, &nsd->link_xon_rx);
1049 i40e_stat_update32(hw, I40E_GLPRT_LXONTXC(hw->port),
1050 pf->stat_offsets_loaded,
1051 &osd->link_xon_tx, &nsd->link_xon_tx);
1052 i40e_update_prio_xoff_rx(pf); /* handles I40E_GLPRT_LXOFFRXC */
1053 i40e_stat_update32(hw, I40E_GLPRT_LXOFFTXC(hw->port),
1054 pf->stat_offsets_loaded,
1055 &osd->link_xoff_tx, &nsd->link_xoff_tx);
41c445ff 1056
7812fddc
SN		 1057 for (i = 0; i < 8; i++) {
1058 i40e_stat_update32(hw, I40E_GLPRT_PXONRXC(hw->port, i),
41c445ff 1059 pf->stat_offsets_loaded,
7812fddc
SN		 1060 &osd->priority_xon_rx[i],
1061 &nsd->priority_xon_rx[i]);
1062 i40e_stat_update32(hw, I40E_GLPRT_PXONTXC(hw->port, i),
41c445ff 1063 pf->stat_offsets_loaded,
7812fddc
SN		 1064 &osd->priority_xon_tx[i],
1065 &nsd->priority_xon_tx[i]);
1066 i40e_stat_update32(hw, I40E_GLPRT_PXOFFTXC(hw->port, i),
41c445ff 1067 pf->stat_offsets_loaded,
7812fddc
SN		 1068 &osd->priority_xoff_tx[i],
1069 &nsd->priority_xoff_tx[i]);
1070 i40e_stat_update32(hw,
1071 I40E_GLPRT_RXON2OFFCNT(hw->port, i),
bee5af7e 1072 pf->stat_offsets_loaded,
7812fddc
SN		 1073 &osd->priority_xon_2_xoff[i],
1074 &nsd->priority_xon_2_xoff[i]);
41c445ff
JB		 1075 }
1076
7812fddc
SN		 1077 i40e_stat_update48(hw, I40E_GLPRT_PRC64H(hw->port),
1078 I40E_GLPRT_PRC64L(hw->port),
1079 pf->stat_offsets_loaded,
1080 &osd->rx_size_64, &nsd->rx_size_64);
1081 i40e_stat_update48(hw, I40E_GLPRT_PRC127H(hw->port),
1082 I40E_GLPRT_PRC127L(hw->port),
1083 pf->stat_offsets_loaded,
1084 &osd->rx_size_127, &nsd->rx_size_127);
1085 i40e_stat_update48(hw, I40E_GLPRT_PRC255H(hw->port),
1086 I40E_GLPRT_PRC255L(hw->port),
1087 pf->stat_offsets_loaded,
1088 &osd->rx_size_255, &nsd->rx_size_255);
1089 i40e_stat_update48(hw, I40E_GLPRT_PRC511H(hw->port),
1090 I40E_GLPRT_PRC511L(hw->port),
1091 pf->stat_offsets_loaded,
1092 &osd->rx_size_511, &nsd->rx_size_511);
1093 i40e_stat_update48(hw, I40E_GLPRT_PRC1023H(hw->port),
1094 I40E_GLPRT_PRC1023L(hw->port),
1095 pf->stat_offsets_loaded,
1096 &osd->rx_size_1023, &nsd->rx_size_1023);
1097 i40e_stat_update48(hw, I40E_GLPRT_PRC1522H(hw->port),
1098 I40E_GLPRT_PRC1522L(hw->port),
1099 pf->stat_offsets_loaded,
1100 &osd->rx_size_1522, &nsd->rx_size_1522);
1101 i40e_stat_update48(hw, I40E_GLPRT_PRC9522H(hw->port),
1102 I40E_GLPRT_PRC9522L(hw->port),
1103 pf->stat_offsets_loaded,
1104 &osd->rx_size_big, &nsd->rx_size_big);
1105
1106 i40e_stat_update48(hw, I40E_GLPRT_PTC64H(hw->port),
1107 I40E_GLPRT_PTC64L(hw->port),
1108 pf->stat_offsets_loaded,
1109 &osd->tx_size_64, &nsd->tx_size_64);
1110 i40e_stat_update48(hw, I40E_GLPRT_PTC127H(hw->port),
1111 I40E_GLPRT_PTC127L(hw->port),
1112 pf->stat_offsets_loaded,
1113 &osd->tx_size_127, &nsd->tx_size_127);
1114 i40e_stat_update48(hw, I40E_GLPRT_PTC255H(hw->port),
1115 I40E_GLPRT_PTC255L(hw->port),
1116 pf->stat_offsets_loaded,
1117 &osd->tx_size_255, &nsd->tx_size_255);
1118 i40e_stat_update48(hw, I40E_GLPRT_PTC511H(hw->port),
1119 I40E_GLPRT_PTC511L(hw->port),
1120 pf->stat_offsets_loaded,
1121 &osd->tx_size_511, &nsd->tx_size_511);
1122 i40e_stat_update48(hw, I40E_GLPRT_PTC1023H(hw->port),
1123 I40E_GLPRT_PTC1023L(hw->port),
1124 pf->stat_offsets_loaded,
1125 &osd->tx_size_1023, &nsd->tx_size_1023);
1126 i40e_stat_update48(hw, I40E_GLPRT_PTC1522H(hw->port),
1127 I40E_GLPRT_PTC1522L(hw->port),
1128 pf->stat_offsets_loaded,
1129 &osd->tx_size_1522, &nsd->tx_size_1522);
1130 i40e_stat_update48(hw, I40E_GLPRT_PTC9522H(hw->port),
1131 I40E_GLPRT_PTC9522L(hw->port),
1132 pf->stat_offsets_loaded,
1133 &osd->tx_size_big, &nsd->tx_size_big);
1134
1135 i40e_stat_update32(hw, I40E_GLPRT_RUC(hw->port),
1136 pf->stat_offsets_loaded,
1137 &osd->rx_undersize, &nsd->rx_undersize);
1138 i40e_stat_update32(hw, I40E_GLPRT_RFC(hw->port),
1139 pf->stat_offsets_loaded,
1140 &osd->rx_fragments, &nsd->rx_fragments);
1141 i40e_stat_update32(hw, I40E_GLPRT_ROC(hw->port),
1142 pf->stat_offsets_loaded,
1143 &osd->rx_oversize, &nsd->rx_oversize);
1144 i40e_stat_update32(hw, I40E_GLPRT_RJC(hw->port),
1145 pf->stat_offsets_loaded,
1146 &osd->rx_jabber, &nsd->rx_jabber);
1147
433c47de 1148 /* FDIR stats */
0bf4b1b0
ASJ		 1149 i40e_stat_update32(hw,
1150 I40E_GLQF_PCNT(I40E_FD_ATR_STAT_IDX(pf->hw.pf_id)),
433c47de
ASJ		 1151 pf->stat_offsets_loaded,
1152 &osd->fd_atr_match, &nsd->fd_atr_match);
0bf4b1b0
ASJ		 1153 i40e_stat_update32(hw,
1154 I40E_GLQF_PCNT(I40E_FD_SB_STAT_IDX(pf->hw.pf_id)),
433c47de
ASJ		 1155 pf->stat_offsets_loaded,
1156 &osd->fd_sb_match, &nsd->fd_sb_match);
60ccd45c
ASJ		 1157 i40e_stat_update32(hw,
1158 I40E_GLQF_PCNT(I40E_FD_ATR_TUNNEL_STAT_IDX(pf->hw.pf_id)),
1159 pf->stat_offsets_loaded,
1160 &osd->fd_atr_tunnel_match, &nsd->fd_atr_tunnel_match);
433c47de 1161
7812fddc
SN		 1162 val = rd32(hw, I40E_PRTPM_EEE_STAT);
1163 nsd->tx_lpi_status =
1164 (val & I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_MASK) >>
1165 I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_SHIFT;
1166 nsd->rx_lpi_status =
1167 (val & I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_MASK) >>
1168 I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_SHIFT;
1169 i40e_stat_update32(hw, I40E_PRTPM_TLPIC,
1170 pf->stat_offsets_loaded,
1171 &osd->tx_lpi_count, &nsd->tx_lpi_count);
1172 i40e_stat_update32(hw, I40E_PRTPM_RLPIC,
1173 pf->stat_offsets_loaded,
1174 &osd->rx_lpi_count, &nsd->rx_lpi_count);
1175
d0389e51
ASJ		 1176 if (pf->flags & I40E_FLAG_FD_SB_ENABLED &&
1177 !(pf->auto_disable_flags & I40E_FLAG_FD_SB_ENABLED))
1178 nsd->fd_sb_status = true;
1179 else
1180 nsd->fd_sb_status = false;
1181
1182 if (pf->flags & I40E_FLAG_FD_ATR_ENABLED &&
1183 !(pf->auto_disable_flags & I40E_FLAG_FD_ATR_ENABLED))
1184 nsd->fd_atr_status = true;
1185 else
1186 nsd->fd_atr_status = false;
1187
41c445ff
JB		 1188 pf->stat_offsets_loaded = true;
1189}
1190
7812fddc
SN		 1191/**
1192 * i40e_update_stats - Update the various statistics counters.
1193 * @vsi: the VSI to be updated
1194 *
1195 * Update the various stats for this VSI and its related entities.
1196 **/
1197void i40e_update_stats(struct i40e_vsi *vsi)
1198{
1199 struct i40e_pf *pf = vsi->back;
1200
1201 if (vsi == pf->vsi[pf->lan_vsi])
1202 i40e_update_pf_stats(pf);
1203
1204 i40e_update_vsi_stats(vsi);
38e00438
VD		 1205#ifdef I40E_FCOE
1206 i40e_update_fcoe_stats(vsi);
1207#endif
7812fddc
SN		 1208}
1209
41c445ff
JB		 1210/**
1211 * i40e_find_filter - Search VSI filter list for specific mac/vlan filter
1212 * @vsi: the VSI to be searched
1213 * @macaddr: the MAC address
1214 * @vlan: the vlan
b40c82e6 1215 * @is_vf: make sure its a VF filter, else doesn't matter
41c445ff
JB		 1216 * @is_netdev: make sure its a netdev filter, else doesn't matter
1217 *
1218 * Returns ptr to the filter object or NULL
1219 **/
1220static struct i40e_mac_filter *i40e_find_filter(struct i40e_vsi *vsi,
1221 u8 *macaddr, s16 vlan,
1222 bool is_vf, bool is_netdev)
1223{
1224 struct i40e_mac_filter *f;
1225
1226 if (!vsi || !macaddr)
1227 return NULL;
1228
1229 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1230 if ((ether_addr_equal(macaddr, f->macaddr)) &&
1231 (vlan == f->vlan) &&
1232 (!is_vf || f->is_vf) &&
1233 (!is_netdev || f->is_netdev))
1234 return f;
1235 }
1236 return NULL;
1237}
1238
1239/**
1240 * i40e_find_mac - Find a mac addr in the macvlan filters list
1241 * @vsi: the VSI to be searched
1242 * @macaddr: the MAC address we are searching for
b40c82e6 1243 * @is_vf: make sure its a VF filter, else doesn't matter
41c445ff
JB		 1244 * @is_netdev: make sure its a netdev filter, else doesn't matter
1245 *
1246 * Returns the first filter with the provided MAC address or NULL if
1247 * MAC address was not found
1248 **/
1249struct i40e_mac_filter *i40e_find_mac(struct i40e_vsi *vsi, u8 *macaddr,
1250 bool is_vf, bool is_netdev)
1251{
1252 struct i40e_mac_filter *f;
1253
1254 if (!vsi || !macaddr)
1255 return NULL;
1256
1257 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1258 if ((ether_addr_equal(macaddr, f->macaddr)) &&
1259 (!is_vf || f->is_vf) &&
1260 (!is_netdev || f->is_netdev))
1261 return f;
1262 }
1263 return NULL;
1264}
1265
1266/**
1267 * i40e_is_vsi_in_vlan - Check if VSI is in vlan mode
1268 * @vsi: the VSI to be searched
1269 *
1270 * Returns true if VSI is in vlan mode or false otherwise
1271 **/
1272bool i40e_is_vsi_in_vlan(struct i40e_vsi *vsi)
1273{
1274 struct i40e_mac_filter *f;
1275
1276 /* Only -1 for all the filters denotes not in vlan mode
1277 * so we have to go through all the list in order to make sure
1278 */
1279 list_for_each_entry(f, &vsi->mac_filter_list, list) {
d9b68f8a 1280 if (f->vlan >= 0 || vsi->info.pvid)
41c445ff
JB		 1281 return true;
1282 }
1283
1284 return false;
1285}
1286
1287/**
1288 * i40e_put_mac_in_vlan - Make macvlan filters from macaddrs and vlans
1289 * @vsi: the VSI to be searched
1290 * @macaddr: the mac address to be filtered
b40c82e6 1291 * @is_vf: true if it is a VF
41c445ff
JB		 1292 * @is_netdev: true if it is a netdev
1293 *
1294 * Goes through all the macvlan filters and adds a
1295 * macvlan filter for each unique vlan that already exists
1296 *
1297 * Returns first filter found on success, else NULL
1298 **/
1299struct i40e_mac_filter *i40e_put_mac_in_vlan(struct i40e_vsi *vsi, u8 *macaddr,
1300 bool is_vf, bool is_netdev)
1301{
1302 struct i40e_mac_filter *f;
1303
1304 list_for_each_entry(f, &vsi->mac_filter_list, list) {
ecbb44e8
MW		 1305 if (vsi->info.pvid)
1306 f->vlan = le16_to_cpu(vsi->info.pvid);
41c445ff
JB		 1307 if (!i40e_find_filter(vsi, macaddr, f->vlan,
1308 is_vf, is_netdev)) {
1309 if (!i40e_add_filter(vsi, macaddr, f->vlan,
8fb905b3 1310 is_vf, is_netdev))
41c445ff
JB		 1311 return NULL;
1312 }
1313 }
1314
1315 return list_first_entry_or_null(&vsi->mac_filter_list,
1316 struct i40e_mac_filter, list);
1317}
1318
8c27d42e
GR		 1319/**
1320 * i40e_rm_default_mac_filter - Remove the default MAC filter set by NVM
1321 * @vsi: the PF Main VSI - inappropriate for any other VSI
1322 * @macaddr: the MAC address
30650cc5
SN		 1323 *
1324 * Some older firmware configurations set up a default promiscuous VLAN
1325 * filter that needs to be removed.
8c27d42e 1326 **/
30650cc5 1327static int i40e_rm_default_mac_filter(struct i40e_vsi *vsi, u8 *macaddr)
8c27d42e
GR		 1328{
1329 struct i40e_aqc_remove_macvlan_element_data element;
1330 struct i40e_pf *pf = vsi->back;
f1c7e72e 1331 i40e_status ret;
8c27d42e
GR		 1332
1333 /* Only appropriate for the PF main VSI */
1334 if (vsi->type != I40E_VSI_MAIN)
30650cc5 1335 return -EINVAL;
8c27d42e 1336
30650cc5 1337 memset(&element, 0, sizeof(element));
8c27d42e
GR		 1338 ether_addr_copy(element.mac_addr, macaddr);
1339 element.vlan_tag = 0;
1340 element.flags = I40E_AQC_MACVLAN_DEL_PERFECT_MATCH |
1341 I40E_AQC_MACVLAN_DEL_IGNORE_VLAN;
f1c7e72e
SN		 1342 ret = i40e_aq_remove_macvlan(&pf->hw, vsi->seid, &element, 1, NULL);
1343 if (ret)
30650cc5
SN		 1344 return -ENOENT;
1345
1346 return 0;
8c27d42e
GR		 1347}
1348
41c445ff
JB		 1349/**
1350 * i40e_add_filter - Add a mac/vlan filter to the VSI
1351 * @vsi: the VSI to be searched
1352 * @macaddr: the MAC address
1353 * @vlan: the vlan
b40c82e6 1354 * @is_vf: make sure its a VF filter, else doesn't matter
41c445ff
JB		 1355 * @is_netdev: make sure its a netdev filter, else doesn't matter
1356 *
1357 * Returns ptr to the filter object or NULL when no memory available.
1358 **/
1359struct i40e_mac_filter *i40e_add_filter(struct i40e_vsi *vsi,
1360 u8 *macaddr, s16 vlan,
1361 bool is_vf, bool is_netdev)
1362{
1363 struct i40e_mac_filter *f;
1364
1365 if (!vsi || !macaddr)
1366 return NULL;
1367
1368 f = i40e_find_filter(vsi, macaddr, vlan, is_vf, is_netdev);
1369 if (!f) {
1370 f = kzalloc(sizeof(*f), GFP_ATOMIC);
1371 if (!f)
1372 goto add_filter_out;
1373
9a173901 1374 ether_addr_copy(f->macaddr, macaddr);
41c445ff
JB		 1375 f->vlan = vlan;
1376 f->changed = true;
1377
1378 INIT_LIST_HEAD(&f->list);
1379 list_add(&f->list, &vsi->mac_filter_list);
1380 }
1381
1382 /* increment counter and add a new flag if needed */
1383 if (is_vf) {
1384 if (!f->is_vf) {
1385 f->is_vf = true;
1386 f->counter++;
1387 }
1388 } else if (is_netdev) {
1389 if (!f->is_netdev) {
1390 f->is_netdev = true;
1391 f->counter++;
1392 }
1393 } else {
1394 f->counter++;
1395 }
1396
1397 /* changed tells sync_filters_subtask to
1398 * push the filter down to the firmware
1399 */
1400 if (f->changed) {
1401 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1402 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1403 }
1404
1405add_filter_out:
1406 return f;
1407}
1408
1409/**
1410 * i40e_del_filter - Remove a mac/vlan filter from the VSI
1411 * @vsi: the VSI to be searched
1412 * @macaddr: the MAC address
1413 * @vlan: the vlan
b40c82e6 1414 * @is_vf: make sure it's a VF filter, else doesn't matter
41c445ff
JB		 1415 * @is_netdev: make sure it's a netdev filter, else doesn't matter
1416 **/
1417void i40e_del_filter(struct i40e_vsi *vsi,
1418 u8 *macaddr, s16 vlan,
1419 bool is_vf, bool is_netdev)
1420{
1421 struct i40e_mac_filter *f;
1422
1423 if (!vsi || !macaddr)
1424 return;
1425
1426 f = i40e_find_filter(vsi, macaddr, vlan, is_vf, is_netdev);
1427 if (!f || f->counter == 0)
1428 return;
1429
1430 if (is_vf) {
1431 if (f->is_vf) {
1432 f->is_vf = false;
1433 f->counter--;
1434 }
1435 } else if (is_netdev) {
1436 if (f->is_netdev) {
1437 f->is_netdev = false;
1438 f->counter--;
1439 }
1440 } else {
b40c82e6 1441 /* make sure we don't remove a filter in use by VF or netdev */
41c445ff 1442 int min_f = 0;
6995b36c 1443
41c445ff
JB		 1444 min_f += (f->is_vf ? 1 : 0);
1445 min_f += (f->is_netdev ? 1 : 0);
1446
1447 if (f->counter > min_f)
1448 f->counter--;
1449 }
1450
1451 /* counter == 0 tells sync_filters_subtask to
1452 * remove the filter from the firmware's list
1453 */
1454 if (f->counter == 0) {
1455 f->changed = true;
1456 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1457 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1458 }
1459}
1460
1461/**
1462 * i40e_set_mac - NDO callback to set mac address
1463 * @netdev: network interface device structure
1464 * @p: pointer to an address structure
1465 *
1466 * Returns 0 on success, negative on failure
1467 **/
38e00438
VD		 1468#ifdef I40E_FCOE
1469int i40e_set_mac(struct net_device *netdev, void *p)
1470#else
41c445ff 1471static int i40e_set_mac(struct net_device *netdev, void *p)
38e00438 1472#endif
41c445ff
JB		 1473{
1474 struct i40e_netdev_priv *np = netdev_priv(netdev);
1475 struct i40e_vsi *vsi = np->vsi;
30650cc5
SN		 1476 struct i40e_pf *pf = vsi->back;
1477 struct i40e_hw *hw = &pf->hw;
41c445ff
JB		 1478 struct sockaddr *addr = p;
1479 struct i40e_mac_filter *f;
1480
1481 if (!is_valid_ether_addr(addr->sa_data))
1482 return -EADDRNOTAVAIL;
1483
30650cc5
SN		 1484 if (ether_addr_equal(netdev->dev_addr, addr->sa_data)) {
1485 netdev_info(netdev, "already using mac address %pM\n",
1486 addr->sa_data);
1487 return 0;
1488 }
41c445ff 1489
80f6428f
ASJ		 1490 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
1491 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
1492 return -EADDRNOTAVAIL;
1493
30650cc5
SN		 1494 if (ether_addr_equal(hw->mac.addr, addr->sa_data))
1495 netdev_info(netdev, "returning to hw mac address %pM\n",
1496 hw->mac.addr);
1497 else
1498 netdev_info(netdev, "set new mac address %pM\n", addr->sa_data);
1499
41c445ff
JB		 1500 if (vsi->type == I40E_VSI_MAIN) {
1501 i40e_status ret;
6995b36c 1502
41c445ff 1503 ret = i40e_aq_mac_address_write(&vsi->back->hw,
cc41222c 1504 I40E_AQC_WRITE_TYPE_LAA_WOL,
41c445ff
JB		 1505 addr->sa_data, NULL);
1506 if (ret) {
1507 netdev_info(netdev,
1508 "Addr change for Main VSI failed: %d\n",
1509 ret);
1510 return -EADDRNOTAVAIL;
1511 }
41c445ff
JB		 1512 }
1513
30650cc5
SN		 1514 if (ether_addr_equal(netdev->dev_addr, hw->mac.addr)) {
1515 struct i40e_aqc_remove_macvlan_element_data element;
6c8ad1ba 1516
30650cc5
SN		 1517 memset(&element, 0, sizeof(element));
1518 ether_addr_copy(element.mac_addr, netdev->dev_addr);
1519 element.flags = I40E_AQC_MACVLAN_DEL_PERFECT_MATCH;
1520 i40e_aq_remove_macvlan(&pf->hw, vsi->seid, &element, 1, NULL);
1521 } else {
6c8ad1ba
SN		 1522 i40e_del_filter(vsi, netdev->dev_addr, I40E_VLAN_ANY,
1523 false, false);
6c8ad1ba 1524 }
41c445ff 1525
30650cc5
SN		 1526 if (ether_addr_equal(addr->sa_data, hw->mac.addr)) {
1527 struct i40e_aqc_add_macvlan_element_data element;
1528
1529 memset(&element, 0, sizeof(element));
1530 ether_addr_copy(element.mac_addr, hw->mac.addr);
1531 element.flags = cpu_to_le16(I40E_AQC_MACVLAN_ADD_PERFECT_MATCH);
1532 i40e_aq_add_macvlan(&pf->hw, vsi->seid, &element, 1, NULL);
1533 } else {
1534 f = i40e_add_filter(vsi, addr->sa_data, I40E_VLAN_ANY,
1535 false, false);
1536 if (f)
1537 f->is_laa = true;
1538 }
1539
30e2561b 1540 i40e_sync_vsi_filters(vsi, false);
30650cc5 1541 ether_addr_copy(netdev->dev_addr, addr->sa_data);
41c445ff
JB		 1542
1543 return 0;
1544}
1545
1546/**
1547 * i40e_vsi_setup_queue_map - Setup a VSI queue map based on enabled_tc
1548 * @vsi: the VSI being setup
1549 * @ctxt: VSI context structure
1550 * @enabled_tc: Enabled TCs bitmap
1551 * @is_add: True if called before Add VSI
1552 *
1553 * Setup VSI queue mapping for enabled traffic classes.
1554 **/
38e00438
VD		 1555#ifdef I40E_FCOE
1556void i40e_vsi_setup_queue_map(struct i40e_vsi *vsi,
1557 struct i40e_vsi_context *ctxt,
1558 u8 enabled_tc,
1559 bool is_add)
1560#else
41c445ff
JB		 1561static void i40e_vsi_setup_queue_map(struct i40e_vsi *vsi,
1562 struct i40e_vsi_context *ctxt,
1563 u8 enabled_tc,
1564 bool is_add)
38e00438 1565#endif
41c445ff
JB		 1566{
1567 struct i40e_pf *pf = vsi->back;
1568 u16 sections = 0;
1569 u8 netdev_tc = 0;
1570 u16 numtc = 0;
1571 u16 qcount;
1572 u8 offset;
1573 u16 qmap;
1574 int i;
4e3b35b0 1575 u16 num_tc_qps = 0;
41c445ff
JB		 1576
1577 sections = I40E_AQ_VSI_PROP_QUEUE_MAP_VALID;
1578 offset = 0;
1579
1580 if (enabled_tc && (vsi->back->flags & I40E_FLAG_DCB_ENABLED)) {
1581 /* Find numtc from enabled TC bitmap */
1582 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
41a1d04b 1583 if (enabled_tc & BIT_ULL(i)) /* TC is enabled */
41c445ff
JB		 1584 numtc++;
1585 }
1586 if (!numtc) {
1587 dev_warn(&pf->pdev->dev, "DCB is enabled but no TC enabled, forcing TC0\n");
1588 numtc = 1;
1589 }
1590 } else {
1591 /* At least TC0 is enabled in case of non-DCB case */
1592 numtc = 1;
1593 }
1594
1595 vsi->tc_config.numtc = numtc;
1596 vsi->tc_config.enabled_tc = enabled_tc ? enabled_tc : 1;
4e3b35b0 1597 /* Number of queues per enabled TC */
7f9ff476
AS		 1598 /* In MFP case we can have a much lower count of MSIx
1599 * vectors available and so we need to lower the used
1600 * q count.
1601 */
26cdc443
ASJ		 1602 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
1603 qcount = min_t(int, vsi->alloc_queue_pairs, pf->num_lan_msix);
1604 else
1605 qcount = vsi->alloc_queue_pairs;
7f9ff476 1606 num_tc_qps = qcount / numtc;
e25d00b8 1607 num_tc_qps = min_t(int, num_tc_qps, i40e_pf_get_max_q_per_tc(pf));
41c445ff
JB		 1608
1609 /* Setup queue offset/count for all TCs for given VSI */
1610 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
1611 /* See if the given TC is enabled for the given VSI */
41a1d04b
JB		 1612 if (vsi->tc_config.enabled_tc & BIT_ULL(i)) {
1613 /* TC is enabled */
41c445ff
JB		 1614 int pow, num_qps;
1615
41c445ff
JB		 1616 switch (vsi->type) {
1617 case I40E_VSI_MAIN:
4e3b35b0 1618 qcount = min_t(int, pf->rss_size, num_tc_qps);
41c445ff 1619 break;
38e00438
VD		 1620#ifdef I40E_FCOE
1621 case I40E_VSI_FCOE:
1622 qcount = num_tc_qps;
1623 break;
1624#endif
41c445ff
JB		 1625 case I40E_VSI_FDIR:
1626 case I40E_VSI_SRIOV:
1627 case I40E_VSI_VMDQ2:
1628 default:
4e3b35b0 1629 qcount = num_tc_qps;
41c445ff
JB		 1630 WARN_ON(i != 0);
1631 break;
1632 }
4e3b35b0
NP		 1633 vsi->tc_config.tc_info[i].qoffset = offset;
1634 vsi->tc_config.tc_info[i].qcount = qcount;
41c445ff 1635
1e200e4a 1636 /* find the next higher power-of-2 of num queue pairs */
4e3b35b0 1637 num_qps = qcount;
41c445ff 1638 pow = 0;
41a1d04b 1639 while (num_qps && (BIT_ULL(pow) < qcount)) {
41c445ff
JB		 1640 pow++;
1641 num_qps >>= 1;
1642 }
1643
1644 vsi->tc_config.tc_info[i].netdev_tc = netdev_tc++;
1645 qmap =
1646 (offset << I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT) |
1647 (pow << I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT);
1648
4e3b35b0 1649 offset += qcount;
41c445ff
JB		 1650 } else {
1651 /* TC is not enabled so set the offset to
1652 * default queue and allocate one queue
1653 * for the given TC.
1654 */
1655 vsi->tc_config.tc_info[i].qoffset = 0;
1656 vsi->tc_config.tc_info[i].qcount = 1;
1657 vsi->tc_config.tc_info[i].netdev_tc = 0;
1658
1659 qmap = 0;
1660 }
1661 ctxt->info.tc_mapping[i] = cpu_to_le16(qmap);
1662 }
1663
1664 /* Set actual Tx/Rx queue pairs */
1665 vsi->num_queue_pairs = offset;
9a3bd2f1
ASJ		 1666 if ((vsi->type == I40E_VSI_MAIN) && (numtc == 1)) {
1667 if (vsi->req_queue_pairs > 0)
1668 vsi->num_queue_pairs = vsi->req_queue_pairs;
26cdc443 1669 else if (pf->flags & I40E_FLAG_MSIX_ENABLED)
9a3bd2f1
ASJ		 1670 vsi->num_queue_pairs = pf->num_lan_msix;
1671 }
41c445ff
JB		 1672
1673 /* Scheduler section valid can only be set for ADD VSI */
1674 if (is_add) {
1675 sections |= I40E_AQ_VSI_PROP_SCHED_VALID;
1676
1677 ctxt->info.up_enable_bits = enabled_tc;
1678 }
1679 if (vsi->type == I40E_VSI_SRIOV) {
1680 ctxt->info.mapping_flags |=
1681 cpu_to_le16(I40E_AQ_VSI_QUE_MAP_NONCONTIG);
1682 for (i = 0; i < vsi->num_queue_pairs; i++)
1683 ctxt->info.queue_mapping[i] =
1684 cpu_to_le16(vsi->base_queue + i);
1685 } else {
1686 ctxt->info.mapping_flags |=
1687 cpu_to_le16(I40E_AQ_VSI_QUE_MAP_CONTIG);
1688 ctxt->info.queue_mapping[0] = cpu_to_le16(vsi->base_queue);
1689 }
1690 ctxt->info.valid_sections |= cpu_to_le16(sections);
1691}
1692
1693/**
1694 * i40e_set_rx_mode - NDO callback to set the netdev filters
1695 * @netdev: network interface device structure
1696 **/
38e00438
VD		 1697#ifdef I40E_FCOE
1698void i40e_set_rx_mode(struct net_device *netdev)
1699#else
41c445ff 1700static void i40e_set_rx_mode(struct net_device *netdev)
38e00438 1701#endif
41c445ff
JB		 1702{
1703 struct i40e_netdev_priv *np = netdev_priv(netdev);
1704 struct i40e_mac_filter *f, *ftmp;
1705 struct i40e_vsi *vsi = np->vsi;
1706 struct netdev_hw_addr *uca;
1707 struct netdev_hw_addr *mca;
1708 struct netdev_hw_addr *ha;
1709
1710 /* add addr if not already in the filter list */
1711 netdev_for_each_uc_addr(uca, netdev) {
1712 if (!i40e_find_mac(vsi, uca->addr, false, true)) {
1713 if (i40e_is_vsi_in_vlan(vsi))
1714 i40e_put_mac_in_vlan(vsi, uca->addr,
1715 false, true);
1716 else
1717 i40e_add_filter(vsi, uca->addr, I40E_VLAN_ANY,
1718 false, true);
1719 }
1720 }
1721
1722 netdev_for_each_mc_addr(mca, netdev) {
1723 if (!i40e_find_mac(vsi, mca->addr, false, true)) {
1724 if (i40e_is_vsi_in_vlan(vsi))
1725 i40e_put_mac_in_vlan(vsi, mca->addr,
1726 false, true);
1727 else
1728 i40e_add_filter(vsi, mca->addr, I40E_VLAN_ANY,
1729 false, true);
1730 }
1731 }
1732
1733 /* remove filter if not in netdev list */
1734 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
41c445ff
JB		 1735
1736 if (!f->is_netdev)
1737 continue;
1738
2f41f335
SN		 1739 netdev_for_each_mc_addr(mca, netdev)
1740 if (ether_addr_equal(mca->addr, f->macaddr))
1741 goto bottom_of_search_loop;
41c445ff 1742
2f41f335
SN		 1743 netdev_for_each_uc_addr(uca, netdev)
1744 if (ether_addr_equal(uca->addr, f->macaddr))
1745 goto bottom_of_search_loop;
1746
1747 for_each_dev_addr(netdev, ha)
1748 if (ether_addr_equal(ha->addr, f->macaddr))
1749 goto bottom_of_search_loop;
1750
1751 /* f->macaddr wasn't found in uc, mc, or ha list so delete it */
1752 i40e_del_filter(vsi, f->macaddr, I40E_VLAN_ANY, false, true);
1753
1754bottom_of_search_loop:
1755 continue;
41c445ff
JB		 1756 }
1757
1758 /* check for other flag changes */
1759 if (vsi->current_netdev_flags != vsi->netdev->flags) {
1760 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1761 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1762 }
1763}
1764
1765/**
1766 * i40e_sync_vsi_filters - Update the VSI filter list to the HW
1767 * @vsi: ptr to the VSI
30e2561b 1768 * @grab_rtnl: whether RTNL needs to be grabbed
41c445ff
JB		 1769 *
1770 * Push any outstanding VSI filter changes through the AdminQ.
1771 *
1772 * Returns 0 or error value
1773 **/
30e2561b 1774int i40e_sync_vsi_filters(struct i40e_vsi *vsi, bool grab_rtnl)
41c445ff
JB		 1775{
1776 struct i40e_mac_filter *f, *ftmp;
1777 bool promisc_forced_on = false;
1778 bool add_happened = false;
1779 int filter_list_len = 0;
1780 u32 changed_flags = 0;
f1c7e72e 1781 i40e_status ret = 0;
41c445ff
JB		 1782 struct i40e_pf *pf;
1783 int num_add = 0;
1784 int num_del = 0;
f1c7e72e 1785 int aq_err = 0;
41c445ff
JB		 1786 u16 cmd_flags;
1787
1788 /* empty array typed pointers, kcalloc later */
1789 struct i40e_aqc_add_macvlan_element_data *add_list;
1790 struct i40e_aqc_remove_macvlan_element_data *del_list;
1791
1792 while (test_and_set_bit(__I40E_CONFIG_BUSY, &vsi->state))
1793 usleep_range(1000, 2000);
1794 pf = vsi->back;
1795
1796 if (vsi->netdev) {
1797 changed_flags = vsi->current_netdev_flags ^ vsi->netdev->flags;
1798 vsi->current_netdev_flags = vsi->netdev->flags;
1799 }
1800
1801 if (vsi->flags & I40E_VSI_FLAG_FILTER_CHANGED) {
1802 vsi->flags &= ~I40E_VSI_FLAG_FILTER_CHANGED;
1803
1804 filter_list_len = pf->hw.aq.asq_buf_size /
1805 sizeof(struct i40e_aqc_remove_macvlan_element_data);
1806 del_list = kcalloc(filter_list_len,
1807 sizeof(struct i40e_aqc_remove_macvlan_element_data),
1808 GFP_KERNEL);
1809 if (!del_list)
1810 return -ENOMEM;
1811
1812 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1813 if (!f->changed)
1814 continue;
1815
1816 if (f->counter != 0)
1817 continue;
1818 f->changed = false;
1819 cmd_flags = 0;
1820
1821 /* add to delete list */
9a173901 1822 ether_addr_copy(del_list[num_del].mac_addr, f->macaddr);
41c445ff
JB		 1823 del_list[num_del].vlan_tag =
1824 cpu_to_le16((u16)(f->vlan ==
1825 I40E_VLAN_ANY ? 0 : f->vlan));
1826
41c445ff
JB		 1827 cmd_flags |= I40E_AQC_MACVLAN_DEL_PERFECT_MATCH;
1828 del_list[num_del].flags = cmd_flags;
1829 num_del++;
1830
1831 /* unlink from filter list */
1832 list_del(&f->list);
1833 kfree(f);
1834
1835 /* flush a full buffer */
1836 if (num_del == filter_list_len) {
f1c7e72e
SN		 1837 ret = i40e_aq_remove_macvlan(&pf->hw,
1838 vsi->seid, del_list, num_del,
1839 NULL);
1840 aq_err = pf->hw.aq.asq_last_status;
41c445ff
JB		 1841 num_del = 0;
1842 memset(del_list, 0, sizeof(*del_list));
1843
f1c7e72e 1844 if (ret && aq_err != I40E_AQ_RC_ENOENT)
41c445ff 1845 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 1846 "ignoring delete macvlan error, err %s, aq_err %s while flushing a full buffer\n",
1847 i40e_stat_str(&pf->hw, ret),
1848 i40e_aq_str(&pf->hw, aq_err));
41c445ff
JB		 1849 }
1850 }
1851 if (num_del) {
f1c7e72e 1852 ret = i40e_aq_remove_macvlan(&pf->hw, vsi->seid,
41c445ff 1853 del_list, num_del, NULL);
f1c7e72e 1854 aq_err = pf->hw.aq.asq_last_status;
41c445ff
JB		 1855 num_del = 0;
1856
f1c7e72e 1857 if (ret && aq_err != I40E_AQ_RC_ENOENT)
41c445ff 1858 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 1859 "ignoring delete macvlan error, err %s aq_err %s\n",
1860 i40e_stat_str(&pf->hw, ret),
1861 i40e_aq_str(&pf->hw, aq_err));
41c445ff
JB		 1862 }
1863
1864 kfree(del_list);
1865 del_list = NULL;
1866
1867 /* do all the adds now */
1868 filter_list_len = pf->hw.aq.asq_buf_size /
1869 sizeof(struct i40e_aqc_add_macvlan_element_data),
1870 add_list = kcalloc(filter_list_len,
1871 sizeof(struct i40e_aqc_add_macvlan_element_data),
1872 GFP_KERNEL);
1873 if (!add_list)
1874 return -ENOMEM;
1875
1876 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1877 if (!f->changed)
1878 continue;
1879
1880 if (f->counter == 0)
1881 continue;
1882 f->changed = false;
1883 add_happened = true;
1884 cmd_flags = 0;
1885
1886 /* add to add array */
9a173901 1887 ether_addr_copy(add_list[num_add].mac_addr, f->macaddr);
41c445ff
JB		 1888 add_list[num_add].vlan_tag =
1889 cpu_to_le16(
1890 (u16)(f->vlan == I40E_VLAN_ANY ? 0 : f->vlan));
1891 add_list[num_add].queue_number = 0;
1892
1893 cmd_flags |= I40E_AQC_MACVLAN_ADD_PERFECT_MATCH;
41c445ff
JB		 1894 add_list[num_add].flags = cpu_to_le16(cmd_flags);
1895 num_add++;
1896
1897 /* flush a full buffer */
1898 if (num_add == filter_list_len) {
f1c7e72e
SN		 1899 ret = i40e_aq_add_macvlan(&pf->hw, vsi->seid,
1900 add_list, num_add,
1901 NULL);
1902 aq_err = pf->hw.aq.asq_last_status;
41c445ff
JB		 1903 num_add = 0;
1904
f1c7e72e 1905 if (ret)
41c445ff
JB		 1906 break;
1907 memset(add_list, 0, sizeof(*add_list));
1908 }
1909 }
1910 if (num_add) {
f1c7e72e
SN		 1911 ret = i40e_aq_add_macvlan(&pf->hw, vsi->seid,
1912 add_list, num_add, NULL);
1913 aq_err = pf->hw.aq.asq_last_status;
41c445ff
JB		 1914 num_add = 0;
1915 }
1916 kfree(add_list);
1917 add_list = NULL;
1918
f1c7e72e 1919 if (add_happened && ret && aq_err != I40E_AQ_RC_EINVAL) {
41c445ff 1920 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 1921 "add filter failed, err %s aq_err %s\n",
1922 i40e_stat_str(&pf->hw, ret),
1923 i40e_aq_str(&pf->hw, aq_err));
41c445ff
JB		 1924 if ((pf->hw.aq.asq_last_status == I40E_AQ_RC_ENOSPC) &&
1925 !test_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1926 &vsi->state)) {
1927 promisc_forced_on = true;
1928 set_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1929 &vsi->state);
1930 dev_info(&pf->pdev->dev, "promiscuous mode forced on\n");
1931 }
1932 }
1933 }
1934
1935 /* check for changes in promiscuous modes */
1936 if (changed_flags & IFF_ALLMULTI) {
1937 bool cur_multipromisc;
6995b36c 1938
41c445ff 1939 cur_multipromisc = !!(vsi->current_netdev_flags & IFF_ALLMULTI);
f1c7e72e
SN		 1940 ret = i40e_aq_set_vsi_multicast_promiscuous(&vsi->back->hw,
1941 vsi->seid,
1942 cur_multipromisc,
1943 NULL);
1944 if (ret)
41c445ff 1945 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 1946 "set multi promisc failed, err %s aq_err %s\n",
1947 i40e_stat_str(&pf->hw, ret),
1948 i40e_aq_str(&pf->hw,
1949 pf->hw.aq.asq_last_status));
41c445ff
JB		 1950 }
1951 if ((changed_flags & IFF_PROMISC) || promisc_forced_on) {
1952 bool cur_promisc;
6995b36c 1953
41c445ff
JB		 1954 cur_promisc = (!!(vsi->current_netdev_flags & IFF_PROMISC) ||
1955 test_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1956 &vsi->state));
92faef85
ASJ		 1957 if (vsi->type == I40E_VSI_MAIN && pf->lan_veb != I40E_NO_VEB) {
1958 /* set defport ON for Main VSI instead of true promisc
1959 * this way we will get all unicast/multicast and VLAN
1960 * promisc behavior but will not get VF or VMDq traffic
1961 * replicated on the Main VSI.
1962 */
1963 if (pf->cur_promisc != cur_promisc) {
1964 pf->cur_promisc = cur_promisc;
30e2561b
AS		 1965 if (grab_rtnl)
1966 i40e_do_reset_safe(pf,
1967 BIT(__I40E_PF_RESET_REQUESTED));
1968 else
1969 i40e_do_reset(pf,
92faef85
ASJ		 1970 BIT(__I40E_PF_RESET_REQUESTED));
1971 }
1972 } else {
1973 ret = i40e_aq_set_vsi_unicast_promiscuous(
1974 &vsi->back->hw,
f1c7e72e
SN		 1975 vsi->seid,
1976 cur_promisc, NULL);
92faef85
ASJ		 1977 if (ret)
1978 dev_info(&pf->pdev->dev,
1979 "set unicast promisc failed, err %d, aq_err %d\n",
1980 ret, pf->hw.aq.asq_last_status);
1981 ret = i40e_aq_set_vsi_multicast_promiscuous(
1982 &vsi->back->hw,
1983 vsi->seid,
1984 cur_promisc, NULL);
1985 if (ret)
1986 dev_info(&pf->pdev->dev,
1987 "set multicast promisc failed, err %d, aq_err %d\n",
1988 ret, pf->hw.aq.asq_last_status);
1989 }
f1c7e72e
SN		 1990 ret = i40e_aq_set_vsi_broadcast(&vsi->back->hw,
1991 vsi->seid,
1992 cur_promisc, NULL);
1993 if (ret)
1a10370a 1994 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 1995 "set brdcast promisc failed, err %s, aq_err %s\n",
1996 i40e_stat_str(&pf->hw, ret),
1997 i40e_aq_str(&pf->hw,
1998 pf->hw.aq.asq_last_status));
41c445ff
JB		 1999 }
2000
2001 clear_bit(__I40E_CONFIG_BUSY, &vsi->state);
2002 return 0;
2003}
2004
2005/**
2006 * i40e_sync_filters_subtask - Sync the VSI filter list with HW
2007 * @pf: board private structure
2008 **/
2009static void i40e_sync_filters_subtask(struct i40e_pf *pf)
2010{
2011 int v;
2012
2013 if (!pf || !(pf->flags & I40E_FLAG_FILTER_SYNC))
2014 return;
2015 pf->flags &= ~I40E_FLAG_FILTER_SYNC;
2016
505682cd 2017 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 2018 if (pf->vsi[v] &&
2019 (pf->vsi[v]->flags & I40E_VSI_FLAG_FILTER_CHANGED))
30e2561b 2020 i40e_sync_vsi_filters(pf->vsi[v], true);
41c445ff
JB		 2021 }
2022}
2023
2024/**
2025 * i40e_change_mtu - NDO callback to change the Maximum Transfer Unit
2026 * @netdev: network interface device structure
2027 * @new_mtu: new value for maximum frame size
2028 *
2029 * Returns 0 on success, negative on failure
2030 **/
2031static int i40e_change_mtu(struct net_device *netdev, int new_mtu)
2032{
2033 struct i40e_netdev_priv *np = netdev_priv(netdev);
61a46a4c 2034 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN;
41c445ff
JB		 2035 struct i40e_vsi *vsi = np->vsi;
2036
2037 /* MTU < 68 is an error and causes problems on some kernels */
2038 if ((new_mtu < 68) || (max_frame > I40E_MAX_RXBUFFER))
2039 return -EINVAL;
2040
2041 netdev_info(netdev, "changing MTU from %d to %d\n",
2042 netdev->mtu, new_mtu);
2043 netdev->mtu = new_mtu;
2044 if (netif_running(netdev))
2045 i40e_vsi_reinit_locked(vsi);
2046
2047 return 0;
2048}
2049
beb0dff1
JK		 2050/**
2051 * i40e_ioctl - Access the hwtstamp interface
2052 * @netdev: network interface device structure
2053 * @ifr: interface request data
2054 * @cmd: ioctl command
2055 **/
2056int i40e_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
2057{
2058 struct i40e_netdev_priv *np = netdev_priv(netdev);
2059 struct i40e_pf *pf = np->vsi->back;
2060
2061 switch (cmd) {
2062 case SIOCGHWTSTAMP:
2063 return i40e_ptp_get_ts_config(pf, ifr);
2064 case SIOCSHWTSTAMP:
2065 return i40e_ptp_set_ts_config(pf, ifr);
2066 default:
2067 return -EOPNOTSUPP;
2068 }
2069}
2070
41c445ff
JB		 2071/**
2072 * i40e_vlan_stripping_enable - Turn on vlan stripping for the VSI
2073 * @vsi: the vsi being adjusted
2074 **/
2075void i40e_vlan_stripping_enable(struct i40e_vsi *vsi)
2076{
2077 struct i40e_vsi_context ctxt;
2078 i40e_status ret;
2079
2080 if ((vsi->info.valid_sections &
2081 cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID)) &&
2082 ((vsi->info.port_vlan_flags & I40E_AQ_VSI_PVLAN_MODE_MASK) == 0))
2083 return; /* already enabled */
2084
2085 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
2086 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_ALL |
2087 I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH;
2088
2089 ctxt.seid = vsi->seid;
1a2f6248 2090 ctxt.info = vsi->info;
41c445ff
JB		 2091 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
2092 if (ret) {
2093 dev_info(&vsi->back->pdev->dev,
f1c7e72e
SN		 2094 "update vlan stripping failed, err %s aq_err %s\n",
2095 i40e_stat_str(&vsi->back->hw, ret),
2096 i40e_aq_str(&vsi->back->hw,
2097 vsi->back->hw.aq.asq_last_status));
41c445ff
JB		 2098 }
2099}
2100
2101/**
2102 * i40e_vlan_stripping_disable - Turn off vlan stripping for the VSI
2103 * @vsi: the vsi being adjusted
2104 **/
2105void i40e_vlan_stripping_disable(struct i40e_vsi *vsi)
2106{
2107 struct i40e_vsi_context ctxt;
2108 i40e_status ret;
2109
2110 if ((vsi->info.valid_sections &
2111 cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID)) &&
2112 ((vsi->info.port_vlan_flags & I40E_AQ_VSI_PVLAN_EMOD_MASK) ==
2113 I40E_AQ_VSI_PVLAN_EMOD_MASK))
2114 return; /* already disabled */
2115
2116 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
2117 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_ALL |
2118 I40E_AQ_VSI_PVLAN_EMOD_NOTHING;
2119
2120 ctxt.seid = vsi->seid;
1a2f6248 2121 ctxt.info = vsi->info;
41c445ff
JB		 2122 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
2123 if (ret) {
2124 dev_info(&vsi->back->pdev->dev,
f1c7e72e
SN		 2125 "update vlan stripping failed, err %s aq_err %s\n",
2126 i40e_stat_str(&vsi->back->hw, ret),
2127 i40e_aq_str(&vsi->back->hw,
2128 vsi->back->hw.aq.asq_last_status));
41c445ff
JB		 2129 }
2130}
2131
2132/**
2133 * i40e_vlan_rx_register - Setup or shutdown vlan offload
2134 * @netdev: network interface to be adjusted
2135 * @features: netdev features to test if VLAN offload is enabled or not
2136 **/
2137static void i40e_vlan_rx_register(struct net_device *netdev, u32 features)
2138{
2139 struct i40e_netdev_priv *np = netdev_priv(netdev);
2140 struct i40e_vsi *vsi = np->vsi;
2141
2142 if (features & NETIF_F_HW_VLAN_CTAG_RX)
2143 i40e_vlan_stripping_enable(vsi);
2144 else
2145 i40e_vlan_stripping_disable(vsi);
2146}
2147
2148/**
2149 * i40e_vsi_add_vlan - Add vsi membership for given vlan
2150 * @vsi: the vsi being configured
2151 * @vid: vlan id to be added (0 = untagged only , -1 = any)
2152 **/
2153int i40e_vsi_add_vlan(struct i40e_vsi *vsi, s16 vid)
2154{
2155 struct i40e_mac_filter *f, *add_f;
2156 bool is_netdev, is_vf;
41c445ff
JB		 2157
2158 is_vf = (vsi->type == I40E_VSI_SRIOV);
2159 is_netdev = !!(vsi->netdev);
2160
2161 if (is_netdev) {
2162 add_f = i40e_add_filter(vsi, vsi->netdev->dev_addr, vid,
2163 is_vf, is_netdev);
2164 if (!add_f) {
2165 dev_info(&vsi->back->pdev->dev,
2166 "Could not add vlan filter %d for %pM\n",
2167 vid, vsi->netdev->dev_addr);
2168 return -ENOMEM;
2169 }
2170 }
2171
2172 list_for_each_entry(f, &vsi->mac_filter_list, list) {
2173 add_f = i40e_add_filter(vsi, f->macaddr, vid, is_vf, is_netdev);
2174 if (!add_f) {
2175 dev_info(&vsi->back->pdev->dev,
2176 "Could not add vlan filter %d for %pM\n",
2177 vid, f->macaddr);
2178 return -ENOMEM;
2179 }
2180 }
2181
41c445ff
JB		 2182 /* Now if we add a vlan tag, make sure to check if it is the first
2183 * tag (i.e. a "tag" -1 does exist) and if so replace the -1 "tag"
2184 * with 0, so we now accept untagged and specified tagged traffic
2185 * (and not any taged and untagged)
2186 */
2187 if (vid > 0) {
2188 if (is_netdev && i40e_find_filter(vsi, vsi->netdev->dev_addr,
2189 I40E_VLAN_ANY,
2190 is_vf, is_netdev)) {
2191 i40e_del_filter(vsi, vsi->netdev->dev_addr,
2192 I40E_VLAN_ANY, is_vf, is_netdev);
2193 add_f = i40e_add_filter(vsi, vsi->netdev->dev_addr, 0,
2194 is_vf, is_netdev);
2195 if (!add_f) {
2196 dev_info(&vsi->back->pdev->dev,
2197 "Could not add filter 0 for %pM\n",
2198 vsi->netdev->dev_addr);
2199 return -ENOMEM;
2200 }
2201 }
8d82a7c5 2202 }
41c445ff 2203
8d82a7c5
GR		 2204 /* Do not assume that I40E_VLAN_ANY should be reset to VLAN 0 */
2205 if (vid > 0 && !vsi->info.pvid) {
41c445ff
JB		 2206 list_for_each_entry(f, &vsi->mac_filter_list, list) {
2207 if (i40e_find_filter(vsi, f->macaddr, I40E_VLAN_ANY,
2208 is_vf, is_netdev)) {
2209 i40e_del_filter(vsi, f->macaddr, I40E_VLAN_ANY,
2210 is_vf, is_netdev);
2211 add_f = i40e_add_filter(vsi, f->macaddr,
2212 0, is_vf, is_netdev);
2213 if (!add_f) {
2214 dev_info(&vsi->back->pdev->dev,
2215 "Could not add filter 0 for %pM\n",
2216 f->macaddr);
2217 return -ENOMEM;
2218 }
2219 }
2220 }
41c445ff
JB		 2221 }
2222
80f6428f
ASJ		 2223 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
2224 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
2225 return 0;
2226
30e2561b 2227 return i40e_sync_vsi_filters(vsi, false);
41c445ff
JB		 2228}
2229
2230/**
2231 * i40e_vsi_kill_vlan - Remove vsi membership for given vlan
2232 * @vsi: the vsi being configured
2233 * @vid: vlan id to be removed (0 = untagged only , -1 = any)
078b5876
JB		 2234 *
2235 * Return: 0 on success or negative otherwise
41c445ff
JB		 2236 **/
2237int i40e_vsi_kill_vlan(struct i40e_vsi *vsi, s16 vid)
2238{
2239 struct net_device *netdev = vsi->netdev;
2240 struct i40e_mac_filter *f, *add_f;
2241 bool is_vf, is_netdev;
2242 int filter_count = 0;
41c445ff
JB		 2243
2244 is_vf = (vsi->type == I40E_VSI_SRIOV);
2245 is_netdev = !!(netdev);
2246
2247 if (is_netdev)
2248 i40e_del_filter(vsi, netdev->dev_addr, vid, is_vf, is_netdev);
2249
2250 list_for_each_entry(f, &vsi->mac_filter_list, list)
2251 i40e_del_filter(vsi, f->macaddr, vid, is_vf, is_netdev);
2252
41c445ff
JB		 2253 /* go through all the filters for this VSI and if there is only
2254 * vid == 0 it means there are no other filters, so vid 0 must
2255 * be replaced with -1. This signifies that we should from now
2256 * on accept any traffic (with any tag present, or untagged)
2257 */
2258 list_for_each_entry(f, &vsi->mac_filter_list, list) {
2259 if (is_netdev) {
2260 if (f->vlan &&
2261 ether_addr_equal(netdev->dev_addr, f->macaddr))
2262 filter_count++;
2263 }
2264
2265 if (f->vlan)
2266 filter_count++;
2267 }
2268
2269 if (!filter_count && is_netdev) {
2270 i40e_del_filter(vsi, netdev->dev_addr, 0, is_vf, is_netdev);
2271 f = i40e_add_filter(vsi, netdev->dev_addr, I40E_VLAN_ANY,
2272 is_vf, is_netdev);
2273 if (!f) {
2274 dev_info(&vsi->back->pdev->dev,
2275 "Could not add filter %d for %pM\n",
2276 I40E_VLAN_ANY, netdev->dev_addr);
2277 return -ENOMEM;
2278 }
2279 }
2280
2281 if (!filter_count) {
2282 list_for_each_entry(f, &vsi->mac_filter_list, list) {
2283 i40e_del_filter(vsi, f->macaddr, 0, is_vf, is_netdev);
2284 add_f = i40e_add_filter(vsi, f->macaddr, I40E_VLAN_ANY,
2285 is_vf, is_netdev);
2286 if (!add_f) {
2287 dev_info(&vsi->back->pdev->dev,
2288 "Could not add filter %d for %pM\n",
2289 I40E_VLAN_ANY, f->macaddr);
2290 return -ENOMEM;
2291 }
2292 }
2293 }
2294
80f6428f
ASJ		 2295 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
2296 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
2297 return 0;
2298
30e2561b 2299 return i40e_sync_vsi_filters(vsi, false);
41c445ff
JB		 2300}
2301
2302/**
2303 * i40e_vlan_rx_add_vid - Add a vlan id filter to HW offload
2304 * @netdev: network interface to be adjusted
2305 * @vid: vlan id to be added
078b5876
JB		 2306 *
2307 * net_device_ops implementation for adding vlan ids
41c445ff 2308 **/
38e00438
VD		 2309#ifdef I40E_FCOE
2310int i40e_vlan_rx_add_vid(struct net_device *netdev,
2311 __always_unused __be16 proto, u16 vid)
2312#else
41c445ff
JB		 2313static int i40e_vlan_rx_add_vid(struct net_device *netdev,
2314 __always_unused __be16 proto, u16 vid)
38e00438 2315#endif
41c445ff
JB		 2316{
2317 struct i40e_netdev_priv *np = netdev_priv(netdev);
2318 struct i40e_vsi *vsi = np->vsi;
078b5876 2319 int ret = 0;
41c445ff
JB		 2320
2321 if (vid > 4095)
078b5876
JB		 2322 return -EINVAL;
2323
2324 netdev_info(netdev, "adding %pM vid=%d\n", netdev->dev_addr, vid);
41c445ff 2325
6982d429
ASJ		 2326 /* If the network stack called us with vid = 0 then
2327 * it is asking to receive priority tagged packets with
2328 * vlan id 0. Our HW receives them by default when configured
2329 * to receive untagged packets so there is no need to add an
2330 * extra filter for vlan 0 tagged packets.
41c445ff 2331 */
6982d429
ASJ		 2332 if (vid)
2333 ret = i40e_vsi_add_vlan(vsi, vid);
41c445ff 2334
078b5876
JB		 2335 if (!ret && (vid < VLAN_N_VID))
2336 set_bit(vid, vsi->active_vlans);
41c445ff 2337
078b5876 2338 return ret;
41c445ff
JB		 2339}
2340
2341/**
2342 * i40e_vlan_rx_kill_vid - Remove a vlan id filter from HW offload
2343 * @netdev: network interface to be adjusted
2344 * @vid: vlan id to be removed
078b5876 2345 *
fdfd943e 2346 * net_device_ops implementation for removing vlan ids
41c445ff 2347 **/
38e00438
VD		 2348#ifdef I40E_FCOE
2349int i40e_vlan_rx_kill_vid(struct net_device *netdev,
2350 __always_unused __be16 proto, u16 vid)
2351#else
41c445ff
JB		 2352static int i40e_vlan_rx_kill_vid(struct net_device *netdev,
2353 __always_unused __be16 proto, u16 vid)
38e00438 2354#endif
41c445ff
JB		 2355{
2356 struct i40e_netdev_priv *np = netdev_priv(netdev);
2357 struct i40e_vsi *vsi = np->vsi;
2358
078b5876
JB		 2359 netdev_info(netdev, "removing %pM vid=%d\n", netdev->dev_addr, vid);
2360
41c445ff
JB		 2361 /* return code is ignored as there is nothing a user
2362 * can do about failure to remove and a log message was
078b5876 2363 * already printed from the other function
41c445ff
JB		 2364 */
2365 i40e_vsi_kill_vlan(vsi, vid);
2366
2367 clear_bit(vid, vsi->active_vlans);
078b5876 2368
41c445ff
JB		 2369 return 0;
2370}
2371
2372/**
2373 * i40e_restore_vlan - Reinstate vlans when vsi/netdev comes back up
2374 * @vsi: the vsi being brought back up
2375 **/
2376static void i40e_restore_vlan(struct i40e_vsi *vsi)
2377{
2378 u16 vid;
2379
2380 if (!vsi->netdev)
2381 return;
2382
2383 i40e_vlan_rx_register(vsi->netdev, vsi->netdev->features);
2384
2385 for_each_set_bit(vid, vsi->active_vlans, VLAN_N_VID)
2386 i40e_vlan_rx_add_vid(vsi->netdev, htons(ETH_P_8021Q),
2387 vid);
2388}
2389
2390/**
2391 * i40e_vsi_add_pvid - Add pvid for the VSI
2392 * @vsi: the vsi being adjusted
2393 * @vid: the vlan id to set as a PVID
2394 **/
dcae29be 2395int i40e_vsi_add_pvid(struct i40e_vsi *vsi, u16 vid)
41c445ff
JB		 2396{
2397 struct i40e_vsi_context ctxt;
f1c7e72e 2398 i40e_status ret;
41c445ff
JB		 2399
2400 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
2401 vsi->info.pvid = cpu_to_le16(vid);
6c12fcbf
GR		 2402 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_TAGGED |
2403 I40E_AQ_VSI_PVLAN_INSERT_PVID |
b774c7dd 2404 I40E_AQ_VSI_PVLAN_EMOD_STR;
41c445ff
JB		 2405
2406 ctxt.seid = vsi->seid;
1a2f6248 2407 ctxt.info = vsi->info;
f1c7e72e
SN		 2408 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
2409 if (ret) {
41c445ff 2410 dev_info(&vsi->back->pdev->dev,
f1c7e72e
SN		 2411 "add pvid failed, err %s aq_err %s\n",
2412 i40e_stat_str(&vsi->back->hw, ret),
2413 i40e_aq_str(&vsi->back->hw,
2414 vsi->back->hw.aq.asq_last_status));
dcae29be 2415 return -ENOENT;
41c445ff
JB		 2416 }
2417
dcae29be 2418 return 0;
41c445ff
JB		 2419}
2420
2421/**
2422 * i40e_vsi_remove_pvid - Remove the pvid from the VSI
2423 * @vsi: the vsi being adjusted
2424 *
2425 * Just use the vlan_rx_register() service to put it back to normal
2426 **/
2427void i40e_vsi_remove_pvid(struct i40e_vsi *vsi)
2428{
6c12fcbf
GR		 2429 i40e_vlan_stripping_disable(vsi);
2430
41c445ff 2431 vsi->info.pvid = 0;
41c445ff
JB		 2432}
2433
2434/**
2435 * i40e_vsi_setup_tx_resources - Allocate VSI Tx queue resources
2436 * @vsi: ptr to the VSI
2437 *
2438 * If this function returns with an error, then it's possible one or
2439 * more of the rings is populated (while the rest are not). It is the
2440 * callers duty to clean those orphaned rings.
2441 *
2442 * Return 0 on success, negative on failure
2443 **/
2444static int i40e_vsi_setup_tx_resources(struct i40e_vsi *vsi)
2445{
2446 int i, err = 0;
2447
2448 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2449 err = i40e_setup_tx_descriptors(vsi->tx_rings[i]);
41c445ff
JB		 2450
2451 return err;
2452}
2453
2454/**
2455 * i40e_vsi_free_tx_resources - Free Tx resources for VSI queues
2456 * @vsi: ptr to the VSI
2457 *
2458 * Free VSI's transmit software resources
2459 **/
2460static void i40e_vsi_free_tx_resources(struct i40e_vsi *vsi)
2461{
2462 int i;
2463
8e9dca53
GR		 2464 if (!vsi->tx_rings)
2465 return;
2466
41c445ff 2467 for (i = 0; i < vsi->num_queue_pairs; i++)
8e9dca53 2468 if (vsi->tx_rings[i] && vsi->tx_rings[i]->desc)
9f65e15b 2469 i40e_free_tx_resources(vsi->tx_rings[i]);
41c445ff
JB		 2470}
2471
2472/**
2473 * i40e_vsi_setup_rx_resources - Allocate VSI queues Rx resources
2474 * @vsi: ptr to the VSI
2475 *
2476 * If this function returns with an error, then it's possible one or
2477 * more of the rings is populated (while the rest are not). It is the
2478 * callers duty to clean those orphaned rings.
2479 *
2480 * Return 0 on success, negative on failure
2481 **/
2482static int i40e_vsi_setup_rx_resources(struct i40e_vsi *vsi)
2483{
2484 int i, err = 0;
2485
2486 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2487 err = i40e_setup_rx_descriptors(vsi->rx_rings[i]);
38e00438
VD		 2488#ifdef I40E_FCOE
2489 i40e_fcoe_setup_ddp_resources(vsi);
2490#endif
41c445ff
JB		 2491 return err;
2492}
2493
2494/**
2495 * i40e_vsi_free_rx_resources - Free Rx Resources for VSI queues
2496 * @vsi: ptr to the VSI
2497 *
2498 * Free all receive software resources
2499 **/
2500static void i40e_vsi_free_rx_resources(struct i40e_vsi *vsi)
2501{
2502 int i;
2503
8e9dca53
GR		 2504 if (!vsi->rx_rings)
2505 return;
2506
41c445ff 2507 for (i = 0; i < vsi->num_queue_pairs; i++)
8e9dca53 2508 if (vsi->rx_rings[i] && vsi->rx_rings[i]->desc)
9f65e15b 2509 i40e_free_rx_resources(vsi->rx_rings[i]);
38e00438
VD		 2510#ifdef I40E_FCOE
2511 i40e_fcoe_free_ddp_resources(vsi);
2512#endif
41c445ff
JB		 2513}
2514
3ffa037d
NP		 2515/**
2516 * i40e_config_xps_tx_ring - Configure XPS for a Tx ring
2517 * @ring: The Tx ring to configure
2518 *
2519 * This enables/disables XPS for a given Tx descriptor ring
2520 * based on the TCs enabled for the VSI that ring belongs to.
2521 **/
2522static void i40e_config_xps_tx_ring(struct i40e_ring *ring)
2523{
2524 struct i40e_vsi *vsi = ring->vsi;
2525 cpumask_var_t mask;
2526
9a660eea
JB		 2527 if (!ring->q_vector || !ring->netdev)
2528 return;
2529
2530 /* Single TC mode enable XPS */
2531 if (vsi->tc_config.numtc <= 1) {
2532 if (!test_and_set_bit(__I40E_TX_XPS_INIT_DONE, &ring->state))
3ffa037d
NP		 2533 netif_set_xps_queue(ring->netdev,
2534 &ring->q_vector->affinity_mask,
2535 ring->queue_index);
9a660eea
JB		 2536 } else if (alloc_cpumask_var(&mask, GFP_KERNEL)) {
2537 /* Disable XPS to allow selection based on TC */
2538 bitmap_zero(cpumask_bits(mask), nr_cpumask_bits);
2539 netif_set_xps_queue(ring->netdev, mask, ring->queue_index);
2540 free_cpumask_var(mask);
3ffa037d
NP		 2541 }
2542}
2543
41c445ff
JB		 2544/**
2545 * i40e_configure_tx_ring - Configure a transmit ring context and rest
2546 * @ring: The Tx ring to configure
2547 *
2548 * Configure the Tx descriptor ring in the HMC context.
2549 **/
2550static int i40e_configure_tx_ring(struct i40e_ring *ring)
2551{
2552 struct i40e_vsi *vsi = ring->vsi;
2553 u16 pf_q = vsi->base_queue + ring->queue_index;
2554 struct i40e_hw *hw = &vsi->back->hw;
2555 struct i40e_hmc_obj_txq tx_ctx;
2556 i40e_status err = 0;
2557 u32 qtx_ctl = 0;
2558
2559 /* some ATR related tx ring init */
60ea5f83 2560 if (vsi->back->flags & I40E_FLAG_FD_ATR_ENABLED) {
41c445ff
JB		 2561 ring->atr_sample_rate = vsi->back->atr_sample_rate;
2562 ring->atr_count = 0;
2563 } else {
2564 ring->atr_sample_rate = 0;
2565 }
2566
3ffa037d
NP		 2567 /* configure XPS */
2568 i40e_config_xps_tx_ring(ring);
41c445ff
JB		 2569
2570 /* clear the context structure first */
2571 memset(&tx_ctx, 0, sizeof(tx_ctx));
2572
2573 tx_ctx.new_context = 1;
2574 tx_ctx.base = (ring->dma / 128);
2575 tx_ctx.qlen = ring->count;
60ea5f83
JB		 2576 tx_ctx.fd_ena = !!(vsi->back->flags & (I40E_FLAG_FD_SB_ENABLED |
2577 I40E_FLAG_FD_ATR_ENABLED));
38e00438
VD		 2578#ifdef I40E_FCOE
2579 tx_ctx.fc_ena = (vsi->type == I40E_VSI_FCOE);
2580#endif
beb0dff1 2581 tx_ctx.timesync_ena = !!(vsi->back->flags & I40E_FLAG_PTP);
1943d8ba
JB		 2582 /* FDIR VSI tx ring can still use RS bit and writebacks */
2583 if (vsi->type != I40E_VSI_FDIR)
2584 tx_ctx.head_wb_ena = 1;
2585 tx_ctx.head_wb_addr = ring->dma +
2586 (ring->count * sizeof(struct i40e_tx_desc));
41c445ff
JB		 2587
2588 /* As part of VSI creation/update, FW allocates certain
2589 * Tx arbitration queue sets for each TC enabled for
2590 * the VSI. The FW returns the handles to these queue
2591 * sets as part of the response buffer to Add VSI,
2592 * Update VSI, etc. AQ commands. It is expected that
2593 * these queue set handles be associated with the Tx
2594 * queues by the driver as part of the TX queue context
2595 * initialization. This has to be done regardless of
2596 * DCB as by default everything is mapped to TC0.
2597 */
2598 tx_ctx.rdylist = le16_to_cpu(vsi->info.qs_handle[ring->dcb_tc]);
2599 tx_ctx.rdylist_act = 0;
2600
2601 /* clear the context in the HMC */
2602 err = i40e_clear_lan_tx_queue_context(hw, pf_q);
2603 if (err) {
2604 dev_info(&vsi->back->pdev->dev,
2605 "Failed to clear LAN Tx queue context on Tx ring %d (pf_q %d), error: %d\n",
2606 ring->queue_index, pf_q, err);
2607 return -ENOMEM;
2608 }
2609
2610 /* set the context in the HMC */
2611 err = i40e_set_lan_tx_queue_context(hw, pf_q, &tx_ctx);
2612 if (err) {
2613 dev_info(&vsi->back->pdev->dev,
2614 "Failed to set LAN Tx queue context on Tx ring %d (pf_q %d, error: %d\n",
2615 ring->queue_index, pf_q, err);
2616 return -ENOMEM;
2617 }
2618
2619 /* Now associate this queue with this PCI function */
7a28d885 2620 if (vsi->type == I40E_VSI_VMDQ2) {
9d8bf547 2621 qtx_ctl = I40E_QTX_CTL_VM_QUEUE;
7a28d885
MW		 2622 qtx_ctl |= ((vsi->id) << I40E_QTX_CTL_VFVM_INDX_SHIFT) &
2623 I40E_QTX_CTL_VFVM_INDX_MASK;
2624 } else {
9d8bf547 2625 qtx_ctl = I40E_QTX_CTL_PF_QUEUE;
7a28d885
MW		 2626 }
2627
13fd9774
SN		 2628 qtx_ctl |= ((hw->pf_id << I40E_QTX_CTL_PF_INDX_SHIFT) &
2629 I40E_QTX_CTL_PF_INDX_MASK);
41c445ff
JB		 2630 wr32(hw, I40E_QTX_CTL(pf_q), qtx_ctl);
2631 i40e_flush(hw);
2632
41c445ff
JB		 2633 /* cache tail off for easier writes later */
2634 ring->tail = hw->hw_addr + I40E_QTX_TAIL(pf_q);
2635
2636 return 0;
2637}
2638
2639/**
2640 * i40e_configure_rx_ring - Configure a receive ring context
2641 * @ring: The Rx ring to configure
2642 *
2643 * Configure the Rx descriptor ring in the HMC context.
2644 **/
2645static int i40e_configure_rx_ring(struct i40e_ring *ring)
2646{
2647 struct i40e_vsi *vsi = ring->vsi;
2648 u32 chain_len = vsi->back->hw.func_caps.rx_buf_chain_len;
2649 u16 pf_q = vsi->base_queue + ring->queue_index;
2650 struct i40e_hw *hw = &vsi->back->hw;
2651 struct i40e_hmc_obj_rxq rx_ctx;
2652 i40e_status err = 0;
2653
2654 ring->state = 0;
2655
2656 /* clear the context structure first */
2657 memset(&rx_ctx, 0, sizeof(rx_ctx));
2658
2659 ring->rx_buf_len = vsi->rx_buf_len;
2660 ring->rx_hdr_len = vsi->rx_hdr_len;
2661
2662 rx_ctx.dbuff = ring->rx_buf_len >> I40E_RXQ_CTX_DBUFF_SHIFT;
2663 rx_ctx.hbuff = ring->rx_hdr_len >> I40E_RXQ_CTX_HBUFF_SHIFT;
2664
2665 rx_ctx.base = (ring->dma / 128);
2666 rx_ctx.qlen = ring->count;
2667
2668 if (vsi->back->flags & I40E_FLAG_16BYTE_RX_DESC_ENABLED) {
2669 set_ring_16byte_desc_enabled(ring);
2670 rx_ctx.dsize = 0;
2671 } else {
2672 rx_ctx.dsize = 1;
2673 }
2674
2675 rx_ctx.dtype = vsi->dtype;
2676 if (vsi->dtype) {
2677 set_ring_ps_enabled(ring);
2678 rx_ctx.hsplit_0 = I40E_RX_SPLIT_L2 |
2679 I40E_RX_SPLIT_IP |
2680 I40E_RX_SPLIT_TCP_UDP |
2681 I40E_RX_SPLIT_SCTP;
2682 } else {
2683 rx_ctx.hsplit_0 = 0;
2684 }
2685
2686 rx_ctx.rxmax = min_t(u16, vsi->max_frame,
2687 (chain_len * ring->rx_buf_len));
7134f9ce
JB		 2688 if (hw->revision_id == 0)
2689 rx_ctx.lrxqthresh = 0;
2690 else
2691 rx_ctx.lrxqthresh = 2;
41c445ff
JB		 2692 rx_ctx.crcstrip = 1;
2693 rx_ctx.l2tsel = 1;
c4bbac39
JB		 2694 /* this controls whether VLAN is stripped from inner headers */
2695 rx_ctx.showiv = 0;
38e00438
VD		 2696#ifdef I40E_FCOE
2697 rx_ctx.fc_ena = (vsi->type == I40E_VSI_FCOE);
2698#endif
acb3676b
CS		 2699 /* set the prefena field to 1 because the manual says to */
2700 rx_ctx.prefena = 1;
41c445ff
JB		 2701
2702 /* clear the context in the HMC */
2703 err = i40e_clear_lan_rx_queue_context(hw, pf_q);
2704 if (err) {
2705 dev_info(&vsi->back->pdev->dev,
2706 "Failed to clear LAN Rx queue context on Rx ring %d (pf_q %d), error: %d\n",
2707 ring->queue_index, pf_q, err);
2708 return -ENOMEM;
2709 }
2710
2711 /* set the context in the HMC */
2712 err = i40e_set_lan_rx_queue_context(hw, pf_q, &rx_ctx);
2713 if (err) {
2714 dev_info(&vsi->back->pdev->dev,
2715 "Failed to set LAN Rx queue context on Rx ring %d (pf_q %d), error: %d\n",
2716 ring->queue_index, pf_q, err);
2717 return -ENOMEM;
2718 }
2719
2720 /* cache tail for quicker writes, and clear the reg before use */
2721 ring->tail = hw->hw_addr + I40E_QRX_TAIL(pf_q);
2722 writel(0, ring->tail);
2723
a132af24
MW		 2724 if (ring_is_ps_enabled(ring)) {
2725 i40e_alloc_rx_headers(ring);
2726 i40e_alloc_rx_buffers_ps(ring, I40E_DESC_UNUSED(ring));
2727 } else {
2728 i40e_alloc_rx_buffers_1buf(ring, I40E_DESC_UNUSED(ring));
2729 }
41c445ff
JB		 2730
2731 return 0;
2732}
2733
2734/**
2735 * i40e_vsi_configure_tx - Configure the VSI for Tx
2736 * @vsi: VSI structure describing this set of rings and resources
2737 *
2738 * Configure the Tx VSI for operation.
2739 **/
2740static int i40e_vsi_configure_tx(struct i40e_vsi *vsi)
2741{
2742 int err = 0;
2743 u16 i;
2744
9f65e15b
AD		 2745 for (i = 0; (i < vsi->num_queue_pairs) && !err; i++)
2746 err = i40e_configure_tx_ring(vsi->tx_rings[i]);
41c445ff
JB		 2747
2748 return err;
2749}
2750
2751/**
2752 * i40e_vsi_configure_rx - Configure the VSI for Rx
2753 * @vsi: the VSI being configured
2754 *
2755 * Configure the Rx VSI for operation.
2756 **/
2757static int i40e_vsi_configure_rx(struct i40e_vsi *vsi)
2758{
2759 int err = 0;
2760 u16 i;
2761
2762 if (vsi->netdev && (vsi->netdev->mtu > ETH_DATA_LEN))
2763 vsi->max_frame = vsi->netdev->mtu + ETH_HLEN
2764 + ETH_FCS_LEN + VLAN_HLEN;
2765 else
2766 vsi->max_frame = I40E_RXBUFFER_2048;
2767
2768 /* figure out correct receive buffer length */
2769 switch (vsi->back->flags & (I40E_FLAG_RX_1BUF_ENABLED |
2770 I40E_FLAG_RX_PS_ENABLED)) {
2771 case I40E_FLAG_RX_1BUF_ENABLED:
2772 vsi->rx_hdr_len = 0;
2773 vsi->rx_buf_len = vsi->max_frame;
2774 vsi->dtype = I40E_RX_DTYPE_NO_SPLIT;
2775 break;
2776 case I40E_FLAG_RX_PS_ENABLED:
2777 vsi->rx_hdr_len = I40E_RX_HDR_SIZE;
2778 vsi->rx_buf_len = I40E_RXBUFFER_2048;
2779 vsi->dtype = I40E_RX_DTYPE_HEADER_SPLIT;
2780 break;
2781 default:
2782 vsi->rx_hdr_len = I40E_RX_HDR_SIZE;
2783 vsi->rx_buf_len = I40E_RXBUFFER_2048;
2784 vsi->dtype = I40E_RX_DTYPE_SPLIT_ALWAYS;
2785 break;
2786 }
2787
38e00438
VD		 2788#ifdef I40E_FCOE
2789 /* setup rx buffer for FCoE */
2790 if ((vsi->type == I40E_VSI_FCOE) &&
2791 (vsi->back->flags & I40E_FLAG_FCOE_ENABLED)) {
2792 vsi->rx_hdr_len = 0;
2793 vsi->rx_buf_len = I40E_RXBUFFER_3072;
2794 vsi->max_frame = I40E_RXBUFFER_3072;
2795 vsi->dtype = I40E_RX_DTYPE_NO_SPLIT;
2796 }
2797
2798#endif /* I40E_FCOE */
41c445ff
JB		 2799 /* round up for the chip's needs */
2800 vsi->rx_hdr_len = ALIGN(vsi->rx_hdr_len,
41a1d04b 2801 BIT_ULL(I40E_RXQ_CTX_HBUFF_SHIFT));
41c445ff 2802 vsi->rx_buf_len = ALIGN(vsi->rx_buf_len,
41a1d04b 2803 BIT_ULL(I40E_RXQ_CTX_DBUFF_SHIFT));
41c445ff
JB		 2804
2805 /* set up individual rings */
2806 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2807 err = i40e_configure_rx_ring(vsi->rx_rings[i]);
41c445ff
JB		 2808
2809 return err;
2810}
2811
2812/**
2813 * i40e_vsi_config_dcb_rings - Update rings to reflect DCB TC
2814 * @vsi: ptr to the VSI
2815 **/
2816static void i40e_vsi_config_dcb_rings(struct i40e_vsi *vsi)
2817{
e7046ee1 2818 struct i40e_ring *tx_ring, *rx_ring;
41c445ff
JB		 2819 u16 qoffset, qcount;
2820 int i, n;
2821
cd238a3e
PN		 2822 if (!(vsi->back->flags & I40E_FLAG_DCB_ENABLED)) {
2823 /* Reset the TC information */
2824 for (i = 0; i < vsi->num_queue_pairs; i++) {
2825 rx_ring = vsi->rx_rings[i];
2826 tx_ring = vsi->tx_rings[i];
2827 rx_ring->dcb_tc = 0;
2828 tx_ring->dcb_tc = 0;
2829 }
2830 }
41c445ff
JB		 2831
2832 for (n = 0; n < I40E_MAX_TRAFFIC_CLASS; n++) {
41a1d04b 2833 if (!(vsi->tc_config.enabled_tc & BIT_ULL(n)))
41c445ff
JB		 2834 continue;
2835
2836 qoffset = vsi->tc_config.tc_info[n].qoffset;
2837 qcount = vsi->tc_config.tc_info[n].qcount;
2838 for (i = qoffset; i < (qoffset + qcount); i++) {
e7046ee1
AA		 2839 rx_ring = vsi->rx_rings[i];
2840 tx_ring = vsi->tx_rings[i];
41c445ff
JB		 2841 rx_ring->dcb_tc = n;
2842 tx_ring->dcb_tc = n;
2843 }
2844 }
2845}
2846
2847/**
2848 * i40e_set_vsi_rx_mode - Call set_rx_mode on a VSI
2849 * @vsi: ptr to the VSI
2850 **/
2851static void i40e_set_vsi_rx_mode(struct i40e_vsi *vsi)
2852{
2853 if (vsi->netdev)
2854 i40e_set_rx_mode(vsi->netdev);
2855}
2856
17a73f6b
JG		 2857/**
2858 * i40e_fdir_filter_restore - Restore the Sideband Flow Director filters
2859 * @vsi: Pointer to the targeted VSI
2860 *
2861 * This function replays the hlist on the hw where all the SB Flow Director
2862 * filters were saved.
2863 **/
2864static void i40e_fdir_filter_restore(struct i40e_vsi *vsi)
2865{
2866 struct i40e_fdir_filter *filter;
2867 struct i40e_pf *pf = vsi->back;
2868 struct hlist_node *node;
2869
55a5e60b
ASJ		 2870 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
2871 return;
2872
17a73f6b
JG		 2873 hlist_for_each_entry_safe(filter, node,
2874 &pf->fdir_filter_list, fdir_node) {
2875 i40e_add_del_fdir(vsi, filter, true);
2876 }
2877}
2878
41c445ff
JB		 2879/**
2880 * i40e_vsi_configure - Set up the VSI for action
2881 * @vsi: the VSI being configured
2882 **/
2883static int i40e_vsi_configure(struct i40e_vsi *vsi)
2884{
2885 int err;
2886
2887 i40e_set_vsi_rx_mode(vsi);
2888 i40e_restore_vlan(vsi);
2889 i40e_vsi_config_dcb_rings(vsi);
2890 err = i40e_vsi_configure_tx(vsi);
2891 if (!err)
2892 err = i40e_vsi_configure_rx(vsi);
2893
2894 return err;
2895}
2896
2897/**
2898 * i40e_vsi_configure_msix - MSIX mode Interrupt Config in the HW
2899 * @vsi: the VSI being configured
2900 **/
2901static void i40e_vsi_configure_msix(struct i40e_vsi *vsi)
2902{
2903 struct i40e_pf *pf = vsi->back;
2904 struct i40e_q_vector *q_vector;
2905 struct i40e_hw *hw = &pf->hw;
2906 u16 vector;
2907 int i, q;
2908 u32 val;
2909 u32 qp;
2910
2911 /* The interrupt indexing is offset by 1 in the PFINT_ITRn
2912 * and PFINT_LNKLSTn registers, e.g.:
2913 * PFINT_ITRn[0..n-1] gets msix-1..msix-n (qpair interrupts)
2914 */
2915 qp = vsi->base_queue;
2916 vector = vsi->base_vector;
493fb300
AD		 2917 for (i = 0; i < vsi->num_q_vectors; i++, vector++) {
2918 q_vector = vsi->q_vectors[i];
41c445ff
JB		 2919 q_vector->rx.itr = ITR_TO_REG(vsi->rx_itr_setting);
2920 q_vector->rx.latency_range = I40E_LOW_LATENCY;
2921 wr32(hw, I40E_PFINT_ITRN(I40E_RX_ITR, vector - 1),
2922 q_vector->rx.itr);
2923 q_vector->tx.itr = ITR_TO_REG(vsi->tx_itr_setting);
2924 q_vector->tx.latency_range = I40E_LOW_LATENCY;
2925 wr32(hw, I40E_PFINT_ITRN(I40E_TX_ITR, vector - 1),
2926 q_vector->tx.itr);
2927
2928 /* Linked list for the queuepairs assigned to this vector */
2929 wr32(hw, I40E_PFINT_LNKLSTN(vector - 1), qp);
2930 for (q = 0; q < q_vector->num_ringpairs; q++) {
2931 val = I40E_QINT_RQCTL_CAUSE_ENA_MASK |
2932 (I40E_RX_ITR << I40E_QINT_RQCTL_ITR_INDX_SHIFT) |
2933 (vector << I40E_QINT_RQCTL_MSIX_INDX_SHIFT) |
2934 (qp << I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT)|
2935 (I40E_QUEUE_TYPE_TX
2936 << I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT);
2937
2938 wr32(hw, I40E_QINT_RQCTL(qp), val);
2939
2940 val = I40E_QINT_TQCTL_CAUSE_ENA_MASK |
2941 (I40E_TX_ITR << I40E_QINT_TQCTL_ITR_INDX_SHIFT) |
2942 (vector << I40E_QINT_TQCTL_MSIX_INDX_SHIFT) |
2943 ((qp+1) << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT)|
2944 (I40E_QUEUE_TYPE_RX
2945 << I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT);
2946
2947 /* Terminate the linked list */
2948 if (q == (q_vector->num_ringpairs - 1))
2949 val |= (I40E_QUEUE_END_OF_LIST
2950 << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT);
2951
2952 wr32(hw, I40E_QINT_TQCTL(qp), val);
2953 qp++;
2954 }
2955 }
2956
2957 i40e_flush(hw);
2958}
2959
2960/**
2961 * i40e_enable_misc_int_causes - enable the non-queue interrupts
2962 * @hw: ptr to the hardware info
2963 **/
ab437b5a 2964static void i40e_enable_misc_int_causes(struct i40e_pf *pf)
41c445ff 2965{
ab437b5a 2966 struct i40e_hw *hw = &pf->hw;
41c445ff
JB		 2967 u32 val;
2968
2969 /* clear things first */
2970 wr32(hw, I40E_PFINT_ICR0_ENA, 0); /* disable all */
2971 rd32(hw, I40E_PFINT_ICR0); /* read to clear */
2972
2973 val = I40E_PFINT_ICR0_ENA_ECC_ERR_MASK |
2974 I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK |
2975 I40E_PFINT_ICR0_ENA_GRST_MASK |
2976 I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_MASK |
2977 I40E_PFINT_ICR0_ENA_GPIO_MASK |
41c445ff
JB		 2978 I40E_PFINT_ICR0_ENA_HMC_ERR_MASK |
2979 I40E_PFINT_ICR0_ENA_VFLR_MASK |
2980 I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
2981
0d8e1439
ASJ		 2982 if (pf->flags & I40E_FLAG_IWARP_ENABLED)
2983 val |= I40E_PFINT_ICR0_ENA_PE_CRITERR_MASK;
2984
ab437b5a
JK		 2985 if (pf->flags & I40E_FLAG_PTP)
2986 val |= I40E_PFINT_ICR0_ENA_TIMESYNC_MASK;
2987
41c445ff
JB		 2988 wr32(hw, I40E_PFINT_ICR0_ENA, val);
2989
2990 /* SW_ITR_IDX = 0, but don't change INTENA */
84ed40e7
ASJ		 2991 wr32(hw, I40E_PFINT_DYN_CTL0, I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK |
2992 I40E_PFINT_DYN_CTL0_INTENA_MSK_MASK);
41c445ff
JB		 2993
2994 /* OTHER_ITR_IDX = 0 */
2995 wr32(hw, I40E_PFINT_STAT_CTL0, 0);
2996}
2997
2998/**
2999 * i40e_configure_msi_and_legacy - Legacy mode interrupt config in the HW
3000 * @vsi: the VSI being configured
3001 **/
3002static void i40e_configure_msi_and_legacy(struct i40e_vsi *vsi)
3003{
493fb300 3004 struct i40e_q_vector *q_vector = vsi->q_vectors[0];
41c445ff
JB		 3005 struct i40e_pf *pf = vsi->back;
3006 struct i40e_hw *hw = &pf->hw;
3007 u32 val;
3008
3009 /* set the ITR configuration */
3010 q_vector->rx.itr = ITR_TO_REG(vsi->rx_itr_setting);
3011 q_vector->rx.latency_range = I40E_LOW_LATENCY;
3012 wr32(hw, I40E_PFINT_ITR0(I40E_RX_ITR), q_vector->rx.itr);
3013 q_vector->tx.itr = ITR_TO_REG(vsi->tx_itr_setting);
3014 q_vector->tx.latency_range = I40E_LOW_LATENCY;
3015 wr32(hw, I40E_PFINT_ITR0(I40E_TX_ITR), q_vector->tx.itr);
3016
ab437b5a 3017 i40e_enable_misc_int_causes(pf);
41c445ff
JB		 3018
3019 /* FIRSTQ_INDX = 0, FIRSTQ_TYPE = 0 (rx) */
3020 wr32(hw, I40E_PFINT_LNKLST0, 0);
3021
f29eaa3d 3022 /* Associate the queue pair to the vector and enable the queue int */
41c445ff
JB		 3023 val = I40E_QINT_RQCTL_CAUSE_ENA_MASK |
3024 (I40E_RX_ITR << I40E_QINT_RQCTL_ITR_INDX_SHIFT) |
3025 (I40E_QUEUE_TYPE_TX << I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT);
3026
3027 wr32(hw, I40E_QINT_RQCTL(0), val);
3028
3029 val = I40E_QINT_TQCTL_CAUSE_ENA_MASK |
3030 (I40E_TX_ITR << I40E_QINT_TQCTL_ITR_INDX_SHIFT) |
3031 (I40E_QUEUE_END_OF_LIST << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT);
3032
3033 wr32(hw, I40E_QINT_TQCTL(0), val);
3034 i40e_flush(hw);
3035}
3036
2ef28cfb
MW		 3037/**
3038 * i40e_irq_dynamic_disable_icr0 - Disable default interrupt generation for icr0
3039 * @pf: board private structure
3040 **/
3041void i40e_irq_dynamic_disable_icr0(struct i40e_pf *pf)
3042{
3043 struct i40e_hw *hw = &pf->hw;
3044
3045 wr32(hw, I40E_PFINT_DYN_CTL0,
3046 I40E_ITR_NONE << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT);
3047 i40e_flush(hw);
3048}
3049
41c445ff
JB		 3050/**
3051 * i40e_irq_dynamic_enable_icr0 - Enable default interrupt generation for icr0
3052 * @pf: board private structure
3053 **/
116a57d4 3054void i40e_irq_dynamic_enable_icr0(struct i40e_pf *pf)
41c445ff
JB		 3055{
3056 struct i40e_hw *hw = &pf->hw;
3057 u32 val;
3058
3059 val = I40E_PFINT_DYN_CTL0_INTENA_MASK |
3060 I40E_PFINT_DYN_CTL0_CLEARPBA_MASK |
3061 (I40E_ITR_NONE << I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT);
3062
3063 wr32(hw, I40E_PFINT_DYN_CTL0, val);
3064 i40e_flush(hw);
3065}
3066
5c2cebda
CW		 3067/**
3068 * i40e_irq_dynamic_disable - Disable default interrupt generation settings
3069 * @vsi: pointer to a vsi
03147773 3070 * @vector: disable a particular Hw Interrupt vector
5c2cebda
CW		 3071 **/
3072void i40e_irq_dynamic_disable(struct i40e_vsi *vsi, int vector)
3073{
3074 struct i40e_pf *pf = vsi->back;
3075 struct i40e_hw *hw = &pf->hw;
3076 u32 val;
3077
3078 val = I40E_ITR_NONE << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT;
3079 wr32(hw, I40E_PFINT_DYN_CTLN(vector - 1), val);
3080 i40e_flush(hw);
3081}
3082
41c445ff
JB		 3083/**
3084 * i40e_msix_clean_rings - MSIX mode Interrupt Handler
3085 * @irq: interrupt number
3086 * @data: pointer to a q_vector
3087 **/
3088static irqreturn_t i40e_msix_clean_rings(int irq, void *data)
3089{
3090 struct i40e_q_vector *q_vector = data;
3091
cd0b6fa6 3092 if (!q_vector->tx.ring && !q_vector->rx.ring)
41c445ff
JB		 3093 return IRQ_HANDLED;
3094
3095 napi_schedule(&q_vector->napi);
3096
3097 return IRQ_HANDLED;
3098}
3099
41c445ff
JB		 3100/**
3101 * i40e_vsi_request_irq_msix - Initialize MSI-X interrupts
3102 * @vsi: the VSI being configured
3103 * @basename: name for the vector
3104 *
3105 * Allocates MSI-X vectors and requests interrupts from the kernel.
3106 **/
3107static int i40e_vsi_request_irq_msix(struct i40e_vsi *vsi, char *basename)
3108{
3109 int q_vectors = vsi->num_q_vectors;
3110 struct i40e_pf *pf = vsi->back;
3111 int base = vsi->base_vector;
3112 int rx_int_idx = 0;
3113 int tx_int_idx = 0;
3114 int vector, err;
3115
3116 for (vector = 0; vector < q_vectors; vector++) {
493fb300 3117 struct i40e_q_vector *q_vector = vsi->q_vectors[vector];
41c445ff 3118
cd0b6fa6 3119 if (q_vector->tx.ring && q_vector->rx.ring) {
41c445ff
JB		 3120 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
3121 "%s-%s-%d", basename, "TxRx", rx_int_idx++);
3122 tx_int_idx++;
cd0b6fa6 3123 } else if (q_vector->rx.ring) {
41c445ff
JB		 3124 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
3125 "%s-%s-%d", basename, "rx", rx_int_idx++);
cd0b6fa6 3126 } else if (q_vector->tx.ring) {
41c445ff
JB		 3127 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
3128 "%s-%s-%d", basename, "tx", tx_int_idx++);
3129 } else {
3130 /* skip this unused q_vector */
3131 continue;
3132 }
3133 err = request_irq(pf->msix_entries[base + vector].vector,
3134 vsi->irq_handler,
3135 0,
3136 q_vector->name,
3137 q_vector);
3138 if (err) {
3139 dev_info(&pf->pdev->dev,
fb43201f 3140 "MSIX request_irq failed, error: %d\n", err);
41c445ff
JB		 3141 goto free_queue_irqs;
3142 }
3143 /* assign the mask for this irq */
3144 irq_set_affinity_hint(pf->msix_entries[base + vector].vector,
3145 &q_vector->affinity_mask);
3146 }
3147
63741846 3148 vsi->irqs_ready = true;
41c445ff
JB		 3149 return 0;
3150
3151free_queue_irqs:
3152 while (vector) {
3153 vector--;
3154 irq_set_affinity_hint(pf->msix_entries[base + vector].vector,
3155 NULL);
3156 free_irq(pf->msix_entries[base + vector].vector,
3157 &(vsi->q_vectors[vector]));
3158 }
3159 return err;
3160}
3161
3162/**
3163 * i40e_vsi_disable_irq - Mask off queue interrupt generation on the VSI
3164 * @vsi: the VSI being un-configured
3165 **/
3166static void i40e_vsi_disable_irq(struct i40e_vsi *vsi)
3167{
3168 struct i40e_pf *pf = vsi->back;
3169 struct i40e_hw *hw = &pf->hw;
3170 int base = vsi->base_vector;
3171 int i;
3172
3173 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 3174 wr32(hw, I40E_QINT_TQCTL(vsi->tx_rings[i]->reg_idx), 0);
3175 wr32(hw, I40E_QINT_RQCTL(vsi->rx_rings[i]->reg_idx), 0);
41c445ff
JB		 3176 }
3177
3178 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3179 for (i = vsi->base_vector;
3180 i < (vsi->num_q_vectors + vsi->base_vector); i++)
3181 wr32(hw, I40E_PFINT_DYN_CTLN(i - 1), 0);
3182
3183 i40e_flush(hw);
3184 for (i = 0; i < vsi->num_q_vectors; i++)
3185 synchronize_irq(pf->msix_entries[i + base].vector);
3186 } else {
3187 /* Legacy and MSI mode - this stops all interrupt handling */
3188 wr32(hw, I40E_PFINT_ICR0_ENA, 0);
3189 wr32(hw, I40E_PFINT_DYN_CTL0, 0);
3190 i40e_flush(hw);
3191 synchronize_irq(pf->pdev->irq);
3192 }
3193}
3194
3195/**
3196 * i40e_vsi_enable_irq - Enable IRQ for the given VSI
3197 * @vsi: the VSI being configured
3198 **/
3199static int i40e_vsi_enable_irq(struct i40e_vsi *vsi)
3200{
3201 struct i40e_pf *pf = vsi->back;
3202 int i;
3203
3204 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
7845548d 3205 for (i = 0; i < vsi->num_q_vectors; i++)
41c445ff
JB		 3206 i40e_irq_dynamic_enable(vsi, i);
3207 } else {
3208 i40e_irq_dynamic_enable_icr0(pf);
3209 }
3210
1022cb6c 3211 i40e_flush(&pf->hw);
41c445ff
JB		 3212 return 0;
3213}
3214
3215/**
3216 * i40e_stop_misc_vector - Stop the vector that handles non-queue events
3217 * @pf: board private structure
3218 **/
3219static void i40e_stop_misc_vector(struct i40e_pf *pf)
3220{
3221 /* Disable ICR 0 */
3222 wr32(&pf->hw, I40E_PFINT_ICR0_ENA, 0);
3223 i40e_flush(&pf->hw);
3224}
3225
3226/**
3227 * i40e_intr - MSI/Legacy and non-queue interrupt handler
3228 * @irq: interrupt number
3229 * @data: pointer to a q_vector
3230 *
3231 * This is the handler used for all MSI/Legacy interrupts, and deals
3232 * with both queue and non-queue interrupts. This is also used in
3233 * MSIX mode to handle the non-queue interrupts.
3234 **/
3235static irqreturn_t i40e_intr(int irq, void *data)
3236{
3237 struct i40e_pf *pf = (struct i40e_pf *)data;
3238 struct i40e_hw *hw = &pf->hw;
5e823066 3239 irqreturn_t ret = IRQ_NONE;
41c445ff
JB		 3240 u32 icr0, icr0_remaining;
3241 u32 val, ena_mask;
3242
3243 icr0 = rd32(hw, I40E_PFINT_ICR0);
5e823066 3244 ena_mask = rd32(hw, I40E_PFINT_ICR0_ENA);
41c445ff 3245
116a57d4
SN		 3246 /* if sharing a legacy IRQ, we might get called w/o an intr pending */
3247 if ((icr0 & I40E_PFINT_ICR0_INTEVENT_MASK) == 0)
5e823066 3248 goto enable_intr;
41c445ff 3249
cd92e72f
SN		 3250 /* if interrupt but no bits showing, must be SWINT */
3251 if (((icr0 & ~I40E_PFINT_ICR0_INTEVENT_MASK) == 0) ||
3252 (icr0 & I40E_PFINT_ICR0_SWINT_MASK))
3253 pf->sw_int_count++;
3254
0d8e1439
ASJ		 3255 if ((pf->flags & I40E_FLAG_IWARP_ENABLED) &&
3256 (ena_mask & I40E_PFINT_ICR0_ENA_PE_CRITERR_MASK)) {
3257 ena_mask &= ~I40E_PFINT_ICR0_ENA_PE_CRITERR_MASK;
3258 icr0 &= ~I40E_PFINT_ICR0_ENA_PE_CRITERR_MASK;
3259 dev_info(&pf->pdev->dev, "cleared PE_CRITERR\n");
3260 }
3261
41c445ff
JB		 3262 /* only q0 is used in MSI/Legacy mode, and none are used in MSIX */
3263 if (icr0 & I40E_PFINT_ICR0_QUEUE_0_MASK) {
3264
3265 /* temporarily disable queue cause for NAPI processing */
3266 u32 qval = rd32(hw, I40E_QINT_RQCTL(0));
6995b36c 3267
41c445ff
JB		 3268 qval &= ~I40E_QINT_RQCTL_CAUSE_ENA_MASK;
3269 wr32(hw, I40E_QINT_RQCTL(0), qval);
3270
3271 qval = rd32(hw, I40E_QINT_TQCTL(0));
3272 qval &= ~I40E_QINT_TQCTL_CAUSE_ENA_MASK;
3273 wr32(hw, I40E_QINT_TQCTL(0), qval);
41c445ff
JB		 3274
3275 if (!test_bit(__I40E_DOWN, &pf->state))
493fb300 3276 napi_schedule(&pf->vsi[pf->lan_vsi]->q_vectors[0]->napi);
41c445ff
JB		 3277 }
3278
3279 if (icr0 & I40E_PFINT_ICR0_ADMINQ_MASK) {
3280 ena_mask &= ~I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
3281 set_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state);
3282 }
3283
3284 if (icr0 & I40E_PFINT_ICR0_MAL_DETECT_MASK) {
3285 ena_mask &= ~I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK;
3286 set_bit(__I40E_MDD_EVENT_PENDING, &pf->state);
3287 }
3288
3289 if (icr0 & I40E_PFINT_ICR0_VFLR_MASK) {
3290 ena_mask &= ~I40E_PFINT_ICR0_ENA_VFLR_MASK;
3291 set_bit(__I40E_VFLR_EVENT_PENDING, &pf->state);
3292 }
3293
3294 if (icr0 & I40E_PFINT_ICR0_GRST_MASK) {
3295 if (!test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state))
3296 set_bit(__I40E_RESET_INTR_RECEIVED, &pf->state);
3297 ena_mask &= ~I40E_PFINT_ICR0_ENA_GRST_MASK;
3298 val = rd32(hw, I40E_GLGEN_RSTAT);
3299 val = (val & I40E_GLGEN_RSTAT_RESET_TYPE_MASK)
3300 >> I40E_GLGEN_RSTAT_RESET_TYPE_SHIFT;
4eb3f768 3301 if (val == I40E_RESET_CORER) {
41c445ff 3302 pf->corer_count++;
4eb3f768 3303 } else if (val == I40E_RESET_GLOBR) {
41c445ff 3304 pf->globr_count++;
4eb3f768 3305 } else if (val == I40E_RESET_EMPR) {
41c445ff 3306 pf->empr_count++;
9df42d1a 3307 set_bit(__I40E_EMP_RESET_INTR_RECEIVED, &pf->state);
4eb3f768 3308 }
41c445ff
JB		 3309 }
3310
9c010ee0
ASJ		 3311 if (icr0 & I40E_PFINT_ICR0_HMC_ERR_MASK) {
3312 icr0 &= ~I40E_PFINT_ICR0_HMC_ERR_MASK;
3313 dev_info(&pf->pdev->dev, "HMC error interrupt\n");
25fc0e65
ASJ		 3314 dev_info(&pf->pdev->dev, "HMC error info 0x%x, HMC error data 0x%x\n",
3315 rd32(hw, I40E_PFHMC_ERRORINFO),
3316 rd32(hw, I40E_PFHMC_ERRORDATA));
9c010ee0
ASJ		 3317 }
3318
beb0dff1
JK		 3319 if (icr0 & I40E_PFINT_ICR0_TIMESYNC_MASK) {
3320 u32 prttsyn_stat = rd32(hw, I40E_PRTTSYN_STAT_0);
3321
3322 if (prttsyn_stat & I40E_PRTTSYN_STAT_0_TXTIME_MASK) {
cafa1fca 3323 icr0 &= ~I40E_PFINT_ICR0_ENA_TIMESYNC_MASK;
beb0dff1 3324 i40e_ptp_tx_hwtstamp(pf);
beb0dff1 3325 }
beb0dff1
JK		 3326 }
3327
41c445ff
JB		 3328 /* If a critical error is pending we have no choice but to reset the
3329 * device.
3330 * Report and mask out any remaining unexpected interrupts.
3331 */
3332 icr0_remaining = icr0 & ena_mask;
3333 if (icr0_remaining) {
3334 dev_info(&pf->pdev->dev, "unhandled interrupt icr0=0x%08x\n",
3335 icr0_remaining);
9c010ee0 3336 if ((icr0_remaining & I40E_PFINT_ICR0_PE_CRITERR_MASK) ||
41c445ff 3337 (icr0_remaining & I40E_PFINT_ICR0_PCI_EXCEPTION_MASK) ||
c0c28975 3338 (icr0_remaining & I40E_PFINT_ICR0_ECC_ERR_MASK)) {
9c010ee0
ASJ		 3339 dev_info(&pf->pdev->dev, "device will be reset\n");
3340 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
3341 i40e_service_event_schedule(pf);
41c445ff
JB		 3342 }
3343 ena_mask &= ~icr0_remaining;
3344 }
5e823066 3345 ret = IRQ_HANDLED;
41c445ff 3346
5e823066 3347enable_intr:
41c445ff
JB		 3348 /* re-enable interrupt causes */
3349 wr32(hw, I40E_PFINT_ICR0_ENA, ena_mask);
41c445ff
JB		 3350 if (!test_bit(__I40E_DOWN, &pf->state)) {
3351 i40e_service_event_schedule(pf);
3352 i40e_irq_dynamic_enable_icr0(pf);
3353 }
3354
5e823066 3355 return ret;
41c445ff
JB		 3356}
3357
cbf61325
ASJ		 3358/**
3359 * i40e_clean_fdir_tx_irq - Reclaim resources after transmit completes
3360 * @tx_ring: tx ring to clean
3361 * @budget: how many cleans we're allowed
3362 *
3363 * Returns true if there's any budget left (e.g. the clean is finished)
3364 **/
3365static bool i40e_clean_fdir_tx_irq(struct i40e_ring *tx_ring, int budget)
3366{
3367 struct i40e_vsi *vsi = tx_ring->vsi;
3368 u16 i = tx_ring->next_to_clean;
3369 struct i40e_tx_buffer *tx_buf;
3370 struct i40e_tx_desc *tx_desc;
3371
3372 tx_buf = &tx_ring->tx_bi[i];
3373 tx_desc = I40E_TX_DESC(tx_ring, i);
3374 i -= tx_ring->count;
3375
3376 do {
3377 struct i40e_tx_desc *eop_desc = tx_buf->next_to_watch;
3378
3379 /* if next_to_watch is not set then there is no work pending */
3380 if (!eop_desc)
3381 break;
3382
3383 /* prevent any other reads prior to eop_desc */
3384 read_barrier_depends();
3385
3386 /* if the descriptor isn't done, no work yet to do */
3387 if (!(eop_desc->cmd_type_offset_bsz &
3388 cpu_to_le64(I40E_TX_DESC_DTYPE_DESC_DONE)))
3389 break;
3390
3391 /* clear next_to_watch to prevent false hangs */
3392 tx_buf->next_to_watch = NULL;
3393
49d7d933
ASJ		 3394 tx_desc->buffer_addr = 0;
3395 tx_desc->cmd_type_offset_bsz = 0;
3396 /* move past filter desc */
3397 tx_buf++;
3398 tx_desc++;
3399 i++;
3400 if (unlikely(!i)) {
3401 i -= tx_ring->count;
3402 tx_buf = tx_ring->tx_bi;
3403 tx_desc = I40E_TX_DESC(tx_ring, 0);
3404 }
cbf61325
ASJ		 3405 /* unmap skb header data */
3406 dma_unmap_single(tx_ring->dev,
3407 dma_unmap_addr(tx_buf, dma),
3408 dma_unmap_len(tx_buf, len),
3409 DMA_TO_DEVICE);
49d7d933
ASJ		 3410 if (tx_buf->tx_flags & I40E_TX_FLAGS_FD_SB)
3411 kfree(tx_buf->raw_buf);
cbf61325 3412
49d7d933
ASJ		 3413 tx_buf->raw_buf = NULL;
3414 tx_buf->tx_flags = 0;
3415 tx_buf->next_to_watch = NULL;
cbf61325 3416 dma_unmap_len_set(tx_buf, len, 0);
49d7d933
ASJ		 3417 tx_desc->buffer_addr = 0;
3418 tx_desc->cmd_type_offset_bsz = 0;
cbf61325 3419
49d7d933 3420 /* move us past the eop_desc for start of next FD desc */
cbf61325
ASJ		 3421 tx_buf++;
3422 tx_desc++;
3423 i++;
3424 if (unlikely(!i)) {
3425 i -= tx_ring->count;
3426 tx_buf = tx_ring->tx_bi;
3427 tx_desc = I40E_TX_DESC(tx_ring, 0);
3428 }
3429
3430 /* update budget accounting */
3431 budget--;
3432 } while (likely(budget));
3433
3434 i += tx_ring->count;
3435 tx_ring->next_to_clean = i;
3436
6995b36c 3437 if (vsi->back->flags & I40E_FLAG_MSIX_ENABLED)
7845548d 3438 i40e_irq_dynamic_enable(vsi, tx_ring->q_vector->v_idx);
6995b36c 3439
cbf61325
ASJ		 3440 return budget > 0;
3441}
3442
3443/**
3444 * i40e_fdir_clean_ring - Interrupt Handler for FDIR SB ring
3445 * @irq: interrupt number
3446 * @data: pointer to a q_vector
3447 **/
3448static irqreturn_t i40e_fdir_clean_ring(int irq, void *data)
3449{
3450 struct i40e_q_vector *q_vector = data;
3451 struct i40e_vsi *vsi;
3452
3453 if (!q_vector->tx.ring)
3454 return IRQ_HANDLED;
3455
3456 vsi = q_vector->tx.ring->vsi;
3457 i40e_clean_fdir_tx_irq(q_vector->tx.ring, vsi->work_limit);
3458
3459 return IRQ_HANDLED;
3460}
3461
41c445ff 3462/**
cd0b6fa6 3463 * i40e_map_vector_to_qp - Assigns the queue pair to the vector
41c445ff
JB		 3464 * @vsi: the VSI being configured
3465 * @v_idx: vector index
cd0b6fa6 3466 * @qp_idx: queue pair index
41c445ff 3467 **/
26cdc443 3468static void i40e_map_vector_to_qp(struct i40e_vsi *vsi, int v_idx, int qp_idx)
41c445ff 3469{
493fb300 3470 struct i40e_q_vector *q_vector = vsi->q_vectors[v_idx];
9f65e15b
AD		 3471 struct i40e_ring *tx_ring = vsi->tx_rings[qp_idx];
3472 struct i40e_ring *rx_ring = vsi->rx_rings[qp_idx];
41c445ff
JB		 3473
3474 tx_ring->q_vector = q_vector;
cd0b6fa6
AD		 3475 tx_ring->next = q_vector->tx.ring;
3476 q_vector->tx.ring = tx_ring;
41c445ff 3477 q_vector->tx.count++;
cd0b6fa6
AD		 3478
3479 rx_ring->q_vector = q_vector;
3480 rx_ring->next = q_vector->rx.ring;
3481 q_vector->rx.ring = rx_ring;
3482 q_vector->rx.count++;
41c445ff
JB		 3483}
3484
3485/**
3486 * i40e_vsi_map_rings_to_vectors - Maps descriptor rings to vectors
3487 * @vsi: the VSI being configured
3488 *
3489 * This function maps descriptor rings to the queue-specific vectors
3490 * we were allotted through the MSI-X enabling code. Ideally, we'd have
3491 * one vector per queue pair, but on a constrained vector budget, we
3492 * group the queue pairs as "efficiently" as possible.
3493 **/
3494static void i40e_vsi_map_rings_to_vectors(struct i40e_vsi *vsi)
3495{
3496 int qp_remaining = vsi->num_queue_pairs;
3497 int q_vectors = vsi->num_q_vectors;
cd0b6fa6 3498 int num_ringpairs;
41c445ff
JB		 3499 int v_start = 0;
3500 int qp_idx = 0;
3501
3502 /* If we don't have enough vectors for a 1-to-1 mapping, we'll have to
3503 * group them so there are multiple queues per vector.
70114ec4
ASJ		 3504 * It is also important to go through all the vectors available to be
3505 * sure that if we don't use all the vectors, that the remaining vectors
3506 * are cleared. This is especially important when decreasing the
3507 * number of queues in use.
41c445ff 3508 */
70114ec4 3509 for (; v_start < q_vectors; v_start++) {
cd0b6fa6
AD		 3510 struct i40e_q_vector *q_vector = vsi->q_vectors[v_start];
3511
3512 num_ringpairs = DIV_ROUND_UP(qp_remaining, q_vectors - v_start);
3513
3514 q_vector->num_ringpairs = num_ringpairs;
3515
3516 q_vector->rx.count = 0;
3517 q_vector->tx.count = 0;
3518 q_vector->rx.ring = NULL;
3519 q_vector->tx.ring = NULL;
3520
3521 while (num_ringpairs--) {
26cdc443 3522 i40e_map_vector_to_qp(vsi, v_start, qp_idx);
cd0b6fa6
AD		 3523 qp_idx++;
3524 qp_remaining--;
41c445ff
JB		 3525 }
3526 }
3527}
3528
3529/**
3530 * i40e_vsi_request_irq - Request IRQ from the OS
3531 * @vsi: the VSI being configured
3532 * @basename: name for the vector
3533 **/
3534static int i40e_vsi_request_irq(struct i40e_vsi *vsi, char *basename)
3535{
3536 struct i40e_pf *pf = vsi->back;
3537 int err;
3538
3539 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
3540 err = i40e_vsi_request_irq_msix(vsi, basename);
3541 else if (pf->flags & I40E_FLAG_MSI_ENABLED)
3542 err = request_irq(pf->pdev->irq, i40e_intr, 0,
b294ac70 3543 pf->int_name, pf);
41c445ff
JB		 3544 else
3545 err = request_irq(pf->pdev->irq, i40e_intr, IRQF_SHARED,
b294ac70 3546 pf->int_name, pf);
41c445ff
JB		 3547
3548 if (err)
3549 dev_info(&pf->pdev->dev, "request_irq failed, Error %d\n", err);
3550
3551 return err;
3552}
3553
3554#ifdef CONFIG_NET_POLL_CONTROLLER
3555/**
3556 * i40e_netpoll - A Polling 'interrupt'handler
3557 * @netdev: network interface device structure
3558 *
3559 * This is used by netconsole to send skbs without having to re-enable
3560 * interrupts. It's not called while the normal interrupt routine is executing.
3561 **/
38e00438
VD		 3562#ifdef I40E_FCOE
3563void i40e_netpoll(struct net_device *netdev)
3564#else
41c445ff 3565static void i40e_netpoll(struct net_device *netdev)
38e00438 3566#endif
41c445ff
JB		 3567{
3568 struct i40e_netdev_priv *np = netdev_priv(netdev);
3569 struct i40e_vsi *vsi = np->vsi;
3570 struct i40e_pf *pf = vsi->back;
3571 int i;
3572
3573 /* if interface is down do nothing */
3574 if (test_bit(__I40E_DOWN, &vsi->state))
3575 return;
3576
3577 pf->flags |= I40E_FLAG_IN_NETPOLL;
3578 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3579 for (i = 0; i < vsi->num_q_vectors; i++)
493fb300 3580 i40e_msix_clean_rings(0, vsi->q_vectors[i]);
41c445ff
JB		 3581 } else {
3582 i40e_intr(pf->pdev->irq, netdev);
3583 }
3584 pf->flags &= ~I40E_FLAG_IN_NETPOLL;
3585}
3586#endif
3587
23527308
NP		 3588/**
3589 * i40e_pf_txq_wait - Wait for a PF's Tx queue to be enabled or disabled
3590 * @pf: the PF being configured
3591 * @pf_q: the PF queue
3592 * @enable: enable or disable state of the queue
3593 *
3594 * This routine will wait for the given Tx queue of the PF to reach the
3595 * enabled or disabled state.
3596 * Returns -ETIMEDOUT in case of failing to reach the requested state after
3597 * multiple retries; else will return 0 in case of success.
3598 **/
3599static int i40e_pf_txq_wait(struct i40e_pf *pf, int pf_q, bool enable)
3600{
3601 int i;
3602 u32 tx_reg;
3603
3604 for (i = 0; i < I40E_QUEUE_WAIT_RETRY_LIMIT; i++) {
3605 tx_reg = rd32(&pf->hw, I40E_QTX_ENA(pf_q));
3606 if (enable == !!(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3607 break;
3608
f98a2006 3609 usleep_range(10, 20);
23527308
NP		 3610 }
3611 if (i >= I40E_QUEUE_WAIT_RETRY_LIMIT)
3612 return -ETIMEDOUT;
3613
3614 return 0;
3615}
3616
41c445ff
JB		 3617/**
3618 * i40e_vsi_control_tx - Start or stop a VSI's rings
3619 * @vsi: the VSI being configured
3620 * @enable: start or stop the rings
3621 **/
3622static int i40e_vsi_control_tx(struct i40e_vsi *vsi, bool enable)
3623{
3624 struct i40e_pf *pf = vsi->back;
3625 struct i40e_hw *hw = &pf->hw;
23527308 3626 int i, j, pf_q, ret = 0;
41c445ff
JB		 3627 u32 tx_reg;
3628
3629 pf_q = vsi->base_queue;
3630 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
351499ab
MJ		 3631
3632 /* warn the TX unit of coming changes */
3633 i40e_pre_tx_queue_cfg(&pf->hw, pf_q, enable);
3634 if (!enable)
f98a2006 3635 usleep_range(10, 20);
351499ab 3636
6c5ef620 3637 for (j = 0; j < 50; j++) {
41c445ff 3638 tx_reg = rd32(hw, I40E_QTX_ENA(pf_q));
6c5ef620
MW		 3639 if (((tx_reg >> I40E_QTX_ENA_QENA_REQ_SHIFT) & 1) ==
3640 ((tx_reg >> I40E_QTX_ENA_QENA_STAT_SHIFT) & 1))
3641 break;
3642 usleep_range(1000, 2000);
3643 }
fda972f6 3644 /* Skip if the queue is already in the requested state */
7c122007 3645 if (enable == !!(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
fda972f6 3646 continue;
41c445ff
JB		 3647
3648 /* turn on/off the queue */
c5c9eb9e
SN		 3649 if (enable) {
3650 wr32(hw, I40E_QTX_HEAD(pf_q), 0);
6c5ef620 3651 tx_reg |= I40E_QTX_ENA_QENA_REQ_MASK;
c5c9eb9e 3652 } else {
41c445ff 3653 tx_reg &= ~I40E_QTX_ENA_QENA_REQ_MASK;
c5c9eb9e 3654 }
41c445ff
JB		 3655
3656 wr32(hw, I40E_QTX_ENA(pf_q), tx_reg);
69129dc3
NP		 3657 /* No waiting for the Tx queue to disable */
3658 if (!enable && test_bit(__I40E_PORT_TX_SUSPENDED, &pf->state))
3659 continue;
41c445ff
JB		 3660
3661 /* wait for the change to finish */
23527308
NP		 3662 ret = i40e_pf_txq_wait(pf, pf_q, enable);
3663 if (ret) {
3664 dev_info(&pf->pdev->dev,
fb43201f
SN		 3665 "VSI seid %d Tx ring %d %sable timeout\n",
3666 vsi->seid, pf_q, (enable ? "en" : "dis"));
23527308 3667 break;
41c445ff
JB		 3668 }
3669 }
3670
7134f9ce
JB		 3671 if (hw->revision_id == 0)
3672 mdelay(50);
23527308
NP		 3673 return ret;
3674}
3675
3676/**
3677 * i40e_pf_rxq_wait - Wait for a PF's Rx queue to be enabled or disabled
3678 * @pf: the PF being configured
3679 * @pf_q: the PF queue
3680 * @enable: enable or disable state of the queue
3681 *
3682 * This routine will wait for the given Rx queue of the PF to reach the
3683 * enabled or disabled state.
3684 * Returns -ETIMEDOUT in case of failing to reach the requested state after
3685 * multiple retries; else will return 0 in case of success.
3686 **/
3687static int i40e_pf_rxq_wait(struct i40e_pf *pf, int pf_q, bool enable)
3688{
3689 int i;
3690 u32 rx_reg;
3691
3692 for (i = 0; i < I40E_QUEUE_WAIT_RETRY_LIMIT; i++) {
3693 rx_reg = rd32(&pf->hw, I40E_QRX_ENA(pf_q));
3694 if (enable == !!(rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3695 break;
3696
f98a2006 3697 usleep_range(10, 20);
23527308
NP		 3698 }
3699 if (i >= I40E_QUEUE_WAIT_RETRY_LIMIT)
3700 return -ETIMEDOUT;
7134f9ce 3701
41c445ff
JB		 3702 return 0;
3703}
3704
3705/**
3706 * i40e_vsi_control_rx - Start or stop a VSI's rings
3707 * @vsi: the VSI being configured
3708 * @enable: start or stop the rings
3709 **/
3710static int i40e_vsi_control_rx(struct i40e_vsi *vsi, bool enable)
3711{
3712 struct i40e_pf *pf = vsi->back;
3713 struct i40e_hw *hw = &pf->hw;
23527308 3714 int i, j, pf_q, ret = 0;
41c445ff
JB		 3715 u32 rx_reg;
3716
3717 pf_q = vsi->base_queue;
3718 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
6c5ef620 3719 for (j = 0; j < 50; j++) {
41c445ff 3720 rx_reg = rd32(hw, I40E_QRX_ENA(pf_q));
6c5ef620
MW		 3721 if (((rx_reg >> I40E_QRX_ENA_QENA_REQ_SHIFT) & 1) ==
3722 ((rx_reg >> I40E_QRX_ENA_QENA_STAT_SHIFT) & 1))
3723 break;
3724 usleep_range(1000, 2000);
3725 }
41c445ff 3726
7c122007
CS		 3727 /* Skip if the queue is already in the requested state */
3728 if (enable == !!(rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3729 continue;
41c445ff
JB		 3730
3731 /* turn on/off the queue */
3732 if (enable)
6c5ef620 3733 rx_reg |= I40E_QRX_ENA_QENA_REQ_MASK;
41c445ff 3734 else
6c5ef620 3735 rx_reg &= ~I40E_QRX_ENA_QENA_REQ_MASK;
41c445ff
JB		 3736 wr32(hw, I40E_QRX_ENA(pf_q), rx_reg);
3737
3738 /* wait for the change to finish */
23527308
NP		 3739 ret = i40e_pf_rxq_wait(pf, pf_q, enable);
3740 if (ret) {
3741 dev_info(&pf->pdev->dev,
fb43201f
SN		 3742 "VSI seid %d Rx ring %d %sable timeout\n",
3743 vsi->seid, pf_q, (enable ? "en" : "dis"));
23527308 3744 break;
41c445ff
JB		 3745 }
3746 }
3747
23527308 3748 return ret;
41c445ff
JB		 3749}
3750
3751/**
3752 * i40e_vsi_control_rings - Start or stop a VSI's rings
3753 * @vsi: the VSI being configured
3754 * @enable: start or stop the rings
3755 **/
fc18eaa0 3756int i40e_vsi_control_rings(struct i40e_vsi *vsi, bool request)
41c445ff 3757{
3b867b28 3758 int ret = 0;
41c445ff
JB		 3759
3760 /* do rx first for enable and last for disable */
3761 if (request) {
3762 ret = i40e_vsi_control_rx(vsi, request);
3763 if (ret)
3764 return ret;
3765 ret = i40e_vsi_control_tx(vsi, request);
3766 } else {
3b867b28
ASJ		 3767 /* Ignore return value, we need to shutdown whatever we can */
3768 i40e_vsi_control_tx(vsi, request);
3769 i40e_vsi_control_rx(vsi, request);
41c445ff
JB		 3770 }
3771
3772 return ret;
3773}
3774
3775/**
3776 * i40e_vsi_free_irq - Free the irq association with the OS
3777 * @vsi: the VSI being configured
3778 **/
3779static void i40e_vsi_free_irq(struct i40e_vsi *vsi)
3780{
3781 struct i40e_pf *pf = vsi->back;
3782 struct i40e_hw *hw = &pf->hw;
3783 int base = vsi->base_vector;
3784 u32 val, qp;
3785 int i;
3786
3787 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3788 if (!vsi->q_vectors)
3789 return;
3790
63741846
SN		 3791 if (!vsi->irqs_ready)
3792 return;
3793
3794 vsi->irqs_ready = false;
41c445ff
JB		 3795 for (i = 0; i < vsi->num_q_vectors; i++) {
3796 u16 vector = i + base;
3797
3798 /* free only the irqs that were actually requested */
78681b1f
SN		 3799 if (!vsi->q_vectors[i] ||
3800 !vsi->q_vectors[i]->num_ringpairs)
41c445ff
JB		 3801 continue;
3802
3803 /* clear the affinity_mask in the IRQ descriptor */
3804 irq_set_affinity_hint(pf->msix_entries[vector].vector,
3805 NULL);
3806 free_irq(pf->msix_entries[vector].vector,
493fb300 3807 vsi->q_vectors[i]);
41c445ff
JB		 3808
3809 /* Tear down the interrupt queue link list
3810 *
3811 * We know that they come in pairs and always
3812 * the Rx first, then the Tx. To clear the
3813 * link list, stick the EOL value into the
3814 * next_q field of the registers.
3815 */
3816 val = rd32(hw, I40E_PFINT_LNKLSTN(vector - 1));
3817 qp = (val & I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK)
3818 >> I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3819 val |= I40E_QUEUE_END_OF_LIST
3820 << I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3821 wr32(hw, I40E_PFINT_LNKLSTN(vector - 1), val);
3822
3823 while (qp != I40E_QUEUE_END_OF_LIST) {
3824 u32 next;
3825
3826 val = rd32(hw, I40E_QINT_RQCTL(qp));
3827
3828 val &= ~(I40E_QINT_RQCTL_MSIX_INDX_MASK |
3829 I40E_QINT_RQCTL_MSIX0_INDX_MASK |
3830 I40E_QINT_RQCTL_CAUSE_ENA_MASK |
3831 I40E_QINT_RQCTL_INTEVENT_MASK);
3832
3833 val |= (I40E_QINT_RQCTL_ITR_INDX_MASK |
3834 I40E_QINT_RQCTL_NEXTQ_INDX_MASK);
3835
3836 wr32(hw, I40E_QINT_RQCTL(qp), val);
3837
3838 val = rd32(hw, I40E_QINT_TQCTL(qp));
3839
3840 next = (val & I40E_QINT_TQCTL_NEXTQ_INDX_MASK)
3841 >> I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT;
3842
3843 val &= ~(I40E_QINT_TQCTL_MSIX_INDX_MASK |
3844 I40E_QINT_TQCTL_MSIX0_INDX_MASK |
3845 I40E_QINT_TQCTL_CAUSE_ENA_MASK |
3846 I40E_QINT_TQCTL_INTEVENT_MASK);
3847
3848 val |= (I40E_QINT_TQCTL_ITR_INDX_MASK |
3849 I40E_QINT_TQCTL_NEXTQ_INDX_MASK);
3850
3851 wr32(hw, I40E_QINT_TQCTL(qp), val);
3852 qp = next;
3853 }
3854 }
3855 } else {
3856 free_irq(pf->pdev->irq, pf);
3857
3858 val = rd32(hw, I40E_PFINT_LNKLST0);
3859 qp = (val & I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK)
3860 >> I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3861 val |= I40E_QUEUE_END_OF_LIST
3862 << I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT;
3863 wr32(hw, I40E_PFINT_LNKLST0, val);
3864
3865 val = rd32(hw, I40E_QINT_RQCTL(qp));
3866 val &= ~(I40E_QINT_RQCTL_MSIX_INDX_MASK |
3867 I40E_QINT_RQCTL_MSIX0_INDX_MASK |
3868 I40E_QINT_RQCTL_CAUSE_ENA_MASK |
3869 I40E_QINT_RQCTL_INTEVENT_MASK);
3870
3871 val |= (I40E_QINT_RQCTL_ITR_INDX_MASK |
3872 I40E_QINT_RQCTL_NEXTQ_INDX_MASK);
3873
3874 wr32(hw, I40E_QINT_RQCTL(qp), val);
3875
3876 val = rd32(hw, I40E_QINT_TQCTL(qp));
3877
3878 val &= ~(I40E_QINT_TQCTL_MSIX_INDX_MASK |
3879 I40E_QINT_TQCTL_MSIX0_INDX_MASK |
3880 I40E_QINT_TQCTL_CAUSE_ENA_MASK |
3881 I40E_QINT_TQCTL_INTEVENT_MASK);
3882
3883 val |= (I40E_QINT_TQCTL_ITR_INDX_MASK |
3884 I40E_QINT_TQCTL_NEXTQ_INDX_MASK);
3885
3886 wr32(hw, I40E_QINT_TQCTL(qp), val);
3887 }
3888}
3889
493fb300
AD		 3890/**
3891 * i40e_free_q_vector - Free memory allocated for specific interrupt vector
3892 * @vsi: the VSI being configured
3893 * @v_idx: Index of vector to be freed
3894 *
3895 * This function frees the memory allocated to the q_vector. In addition if
3896 * NAPI is enabled it will delete any references to the NAPI struct prior
3897 * to freeing the q_vector.
3898 **/
3899static void i40e_free_q_vector(struct i40e_vsi *vsi, int v_idx)
3900{
3901 struct i40e_q_vector *q_vector = vsi->q_vectors[v_idx];
cd0b6fa6 3902 struct i40e_ring *ring;
493fb300
AD		 3903
3904 if (!q_vector)
3905 return;
3906
3907 /* disassociate q_vector from rings */
cd0b6fa6
AD		 3908 i40e_for_each_ring(ring, q_vector->tx)
3909 ring->q_vector = NULL;
3910
3911 i40e_for_each_ring(ring, q_vector->rx)
3912 ring->q_vector = NULL;
493fb300
AD		 3913
3914 /* only VSI w/ an associated netdev is set up w/ NAPI */
3915 if (vsi->netdev)
3916 netif_napi_del(&q_vector->napi);
3917
3918 vsi->q_vectors[v_idx] = NULL;
3919
3920 kfree_rcu(q_vector, rcu);
3921}
3922
41c445ff
JB		 3923/**
3924 * i40e_vsi_free_q_vectors - Free memory allocated for interrupt vectors
3925 * @vsi: the VSI being un-configured
3926 *
3927 * This frees the memory allocated to the q_vectors and
3928 * deletes references to the NAPI struct.
3929 **/
3930static void i40e_vsi_free_q_vectors(struct i40e_vsi *vsi)
3931{
3932 int v_idx;
3933
493fb300
AD		 3934 for (v_idx = 0; v_idx < vsi->num_q_vectors; v_idx++)
3935 i40e_free_q_vector(vsi, v_idx);
41c445ff
JB		 3936}
3937
3938/**
3939 * i40e_reset_interrupt_capability - Disable interrupt setup in OS
3940 * @pf: board private structure
3941 **/
3942static void i40e_reset_interrupt_capability(struct i40e_pf *pf)
3943{
3944 /* If we're in Legacy mode, the interrupt was cleaned in vsi_close */
3945 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3946 pci_disable_msix(pf->pdev);
3947 kfree(pf->msix_entries);
3948 pf->msix_entries = NULL;
3b444399
SN		 3949 kfree(pf->irq_pile);
3950 pf->irq_pile = NULL;
41c445ff
JB		 3951 } else if (pf->flags & I40E_FLAG_MSI_ENABLED) {
3952 pci_disable_msi(pf->pdev);
3953 }
3954 pf->flags &= ~(I40E_FLAG_MSIX_ENABLED | I40E_FLAG_MSI_ENABLED);
3955}
3956
3957/**
3958 * i40e_clear_interrupt_scheme - Clear the current interrupt scheme settings
3959 * @pf: board private structure
3960 *
3961 * We go through and clear interrupt specific resources and reset the structure
3962 * to pre-load conditions
3963 **/
3964static void i40e_clear_interrupt_scheme(struct i40e_pf *pf)
3965{
3966 int i;
3967
e147758d
SN		 3968 i40e_stop_misc_vector(pf);
3969 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3970 synchronize_irq(pf->msix_entries[0].vector);
3971 free_irq(pf->msix_entries[0].vector, pf);
3972 }
3973
41c445ff 3974 i40e_put_lump(pf->irq_pile, 0, I40E_PILE_VALID_BIT-1);
505682cd 3975 for (i = 0; i < pf->num_alloc_vsi; i++)
41c445ff
JB		 3976 if (pf->vsi[i])
3977 i40e_vsi_free_q_vectors(pf->vsi[i]);
3978 i40e_reset_interrupt_capability(pf);
3979}
3980
3981/**
3982 * i40e_napi_enable_all - Enable NAPI for all q_vectors in the VSI
3983 * @vsi: the VSI being configured
3984 **/
3985static void i40e_napi_enable_all(struct i40e_vsi *vsi)
3986{
3987 int q_idx;
3988
3989 if (!vsi->netdev)
3990 return;
3991
3992 for (q_idx = 0; q_idx < vsi->num_q_vectors; q_idx++)
493fb300 3993 napi_enable(&vsi->q_vectors[q_idx]->napi);
41c445ff
JB		 3994}
3995
3996/**
3997 * i40e_napi_disable_all - Disable NAPI for all q_vectors in the VSI
3998 * @vsi: the VSI being configured
3999 **/
4000static void i40e_napi_disable_all(struct i40e_vsi *vsi)
4001{
4002 int q_idx;
4003
4004 if (!vsi->netdev)
4005 return;
4006
4007 for (q_idx = 0; q_idx < vsi->num_q_vectors; q_idx++)
493fb300 4008 napi_disable(&vsi->q_vectors[q_idx]->napi);
41c445ff
JB		 4009}
4010
90ef8d47
SN		 4011/**
4012 * i40e_vsi_close - Shut down a VSI
4013 * @vsi: the vsi to be quelled
4014 **/
4015static void i40e_vsi_close(struct i40e_vsi *vsi)
4016{
4017 if (!test_and_set_bit(__I40E_DOWN, &vsi->state))
4018 i40e_down(vsi);
4019 i40e_vsi_free_irq(vsi);
4020 i40e_vsi_free_tx_resources(vsi);
4021 i40e_vsi_free_rx_resources(vsi);
92faef85 4022 vsi->current_netdev_flags = 0;
90ef8d47
SN		 4023}
4024
41c445ff
JB		 4025/**
4026 * i40e_quiesce_vsi - Pause a given VSI
4027 * @vsi: the VSI being paused
4028 **/
4029static void i40e_quiesce_vsi(struct i40e_vsi *vsi)
4030{
4031 if (test_bit(__I40E_DOWN, &vsi->state))
4032 return;
4033
d341b7a5
NP		 4034 /* No need to disable FCoE VSI when Tx suspended */
4035 if ((test_bit(__I40E_PORT_TX_SUSPENDED, &vsi->back->state)) &&
4036 vsi->type == I40E_VSI_FCOE) {
4037 dev_dbg(&vsi->back->pdev->dev,
fb43201f 4038 "VSI seid %d skipping FCoE VSI disable\n", vsi->seid);
d341b7a5
NP		 4039 return;
4040 }
4041
41c445ff 4042 set_bit(__I40E_NEEDS_RESTART, &vsi->state);
6995b36c 4043 if (vsi->netdev && netif_running(vsi->netdev))
41c445ff 4044 vsi->netdev->netdev_ops->ndo_stop(vsi->netdev);
6995b36c 4045 else
90ef8d47 4046 i40e_vsi_close(vsi);
41c445ff
JB		 4047}
4048
4049/**
4050 * i40e_unquiesce_vsi - Resume a given VSI
4051 * @vsi: the VSI being resumed
4052 **/
4053static void i40e_unquiesce_vsi(struct i40e_vsi *vsi)
4054{
4055 if (!test_bit(__I40E_NEEDS_RESTART, &vsi->state))
4056 return;
4057
4058 clear_bit(__I40E_NEEDS_RESTART, &vsi->state);
4059 if (vsi->netdev && netif_running(vsi->netdev))
4060 vsi->netdev->netdev_ops->ndo_open(vsi->netdev);
4061 else
8276f757 4062 i40e_vsi_open(vsi); /* this clears the DOWN bit */
41c445ff
JB		 4063}
4064
4065/**
4066 * i40e_pf_quiesce_all_vsi - Pause all VSIs on a PF
4067 * @pf: the PF
4068 **/
4069static void i40e_pf_quiesce_all_vsi(struct i40e_pf *pf)
4070{
4071 int v;
4072
505682cd 4073 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 4074 if (pf->vsi[v])
4075 i40e_quiesce_vsi(pf->vsi[v]);
4076 }
4077}
4078
4079/**
4080 * i40e_pf_unquiesce_all_vsi - Resume all VSIs on a PF
4081 * @pf: the PF
4082 **/
4083static void i40e_pf_unquiesce_all_vsi(struct i40e_pf *pf)
4084{
4085 int v;
4086
505682cd 4087 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 4088 if (pf->vsi[v])
4089 i40e_unquiesce_vsi(pf->vsi[v]);
4090 }
4091}
4092
69129dc3
NP		 4093#ifdef CONFIG_I40E_DCB
4094/**
4095 * i40e_vsi_wait_txq_disabled - Wait for VSI's queues to be disabled
4096 * @vsi: the VSI being configured
4097 *
4098 * This function waits for the given VSI's Tx queues to be disabled.
4099 **/
4100static int i40e_vsi_wait_txq_disabled(struct i40e_vsi *vsi)
4101{
4102 struct i40e_pf *pf = vsi->back;
4103 int i, pf_q, ret;
4104
4105 pf_q = vsi->base_queue;
4106 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
4107 /* Check and wait for the disable status of the queue */
4108 ret = i40e_pf_txq_wait(pf, pf_q, false);
4109 if (ret) {
4110 dev_info(&pf->pdev->dev,
fb43201f
SN		 4111 "VSI seid %d Tx ring %d disable timeout\n",
4112 vsi->seid, pf_q);
69129dc3
NP		 4113 return ret;
4114 }
4115 }
4116
4117 return 0;
4118}
4119
4120/**
4121 * i40e_pf_wait_txq_disabled - Wait for all queues of PF VSIs to be disabled
4122 * @pf: the PF
4123 *
4124 * This function waits for the Tx queues to be in disabled state for all the
4125 * VSIs that are managed by this PF.
4126 **/
4127static int i40e_pf_wait_txq_disabled(struct i40e_pf *pf)
4128{
4129 int v, ret = 0;
4130
4131 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
d341b7a5
NP		 4132 /* No need to wait for FCoE VSI queues */
4133 if (pf->vsi[v] && pf->vsi[v]->type != I40E_VSI_FCOE) {
69129dc3
NP		 4134 ret = i40e_vsi_wait_txq_disabled(pf->vsi[v]);
4135 if (ret)
4136 break;
4137 }
4138 }
4139
4140 return ret;
4141}
4142
4143#endif
b03a8c1f
KP		 4144
4145/**
4146 * i40e_detect_recover_hung_queue - Function to detect and recover hung_queue
4147 * @q_idx: TX queue number
4148 * @vsi: Pointer to VSI struct
4149 *
4150 * This function checks specified queue for given VSI. Detects hung condition.
4151 * Sets hung bit since it is two step process. Before next run of service task
4152 * if napi_poll runs, it reset 'hung' bit for respective q_vector. If not,
4153 * hung condition remain unchanged and during subsequent run, this function
4154 * issues SW interrupt to recover from hung condition.
4155 **/
4156static void i40e_detect_recover_hung_queue(int q_idx, struct i40e_vsi *vsi)
4157{
4158 struct i40e_ring *tx_ring = NULL;
4159 struct i40e_pf *pf;
4160 u32 head, val, tx_pending;
4161 int i;
4162
4163 pf = vsi->back;
4164
4165 /* now that we have an index, find the tx_ring struct */
4166 for (i = 0; i < vsi->num_queue_pairs; i++) {
4167 if (vsi->tx_rings[i] && vsi->tx_rings[i]->desc) {
4168 if (q_idx == vsi->tx_rings[i]->queue_index) {
4169 tx_ring = vsi->tx_rings[i];
4170 break;
4171 }
4172 }
4173 }
4174
4175 if (!tx_ring)
4176 return;
4177
4178 /* Read interrupt register */
4179 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
4180 val = rd32(&pf->hw,
4181 I40E_PFINT_DYN_CTLN(tx_ring->q_vector->v_idx +
4182 tx_ring->vsi->base_vector - 1));
4183 else
4184 val = rd32(&pf->hw, I40E_PFINT_DYN_CTL0);
4185
4186 head = i40e_get_head(tx_ring);
4187
4188 tx_pending = i40e_get_tx_pending(tx_ring);
4189
4190 /* Interrupts are disabled and TX pending is non-zero,
4191 * trigger the SW interrupt (don't wait). Worst case
4192 * there will be one extra interrupt which may result
4193 * into not cleaning any queues because queues are cleaned.
4194 */
4195 if (tx_pending && (!(val & I40E_PFINT_DYN_CTLN_INTENA_MASK)))
4196 i40e_force_wb(vsi, tx_ring->q_vector);
4197}
4198
4199/**
4200 * i40e_detect_recover_hung - Function to detect and recover hung_queues
4201 * @pf: pointer to PF struct
4202 *
4203 * LAN VSI has netdev and netdev has TX queues. This function is to check
4204 * each of those TX queues if they are hung, trigger recovery by issuing
4205 * SW interrupt.
4206 **/
4207static void i40e_detect_recover_hung(struct i40e_pf *pf)
4208{
4209 struct net_device *netdev;
4210 struct i40e_vsi *vsi;
4211 int i;
4212
4213 /* Only for LAN VSI */
4214 vsi = pf->vsi[pf->lan_vsi];
4215
4216 if (!vsi)
4217 return;
4218
4219 /* Make sure, VSI state is not DOWN/RECOVERY_PENDING */
4220 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
4221 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
4222 return;
4223
4224 /* Make sure type is MAIN VSI */
4225 if (vsi->type != I40E_VSI_MAIN)
4226 return;
4227
4228 netdev = vsi->netdev;
4229 if (!netdev)
4230 return;
4231
4232 /* Bail out if netif_carrier is not OK */
4233 if (!netif_carrier_ok(netdev))
4234 return;
4235
4236 /* Go thru' TX queues for netdev */
4237 for (i = 0; i < netdev->num_tx_queues; i++) {
4238 struct netdev_queue *q;
4239
4240 q = netdev_get_tx_queue(netdev, i);
4241 if (q)
4242 i40e_detect_recover_hung_queue(i, vsi);
4243 }
4244}
4245
63d7e5a4
NP		 4246/**
4247 * i40e_get_iscsi_tc_map - Return TC map for iSCSI APP
b40c82e6 4248 * @pf: pointer to PF
63d7e5a4
NP		 4249 *
4250 * Get TC map for ISCSI PF type that will include iSCSI TC
4251 * and LAN TC.
4252 **/
4253static u8 i40e_get_iscsi_tc_map(struct i40e_pf *pf)
4254{
4255 struct i40e_dcb_app_priority_table app;
4256 struct i40e_hw *hw = &pf->hw;
4257 u8 enabled_tc = 1; /* TC0 is always enabled */
4258 u8 tc, i;
4259 /* Get the iSCSI APP TLV */
4260 struct i40e_dcbx_config *dcbcfg = &hw->local_dcbx_config;
4261
4262 for (i = 0; i < dcbcfg->numapps; i++) {
4263 app = dcbcfg->app[i];
4264 if (app.selector == I40E_APP_SEL_TCPIP &&
4265 app.protocolid == I40E_APP_PROTOID_ISCSI) {
4266 tc = dcbcfg->etscfg.prioritytable[app.priority];
41a1d04b 4267 enabled_tc |= BIT_ULL(tc);
63d7e5a4
NP		 4268 break;
4269 }
4270 }
4271
4272 return enabled_tc;
4273}
4274
41c445ff
JB		 4275/**
4276 * i40e_dcb_get_num_tc - Get the number of TCs from DCBx config
4277 * @dcbcfg: the corresponding DCBx configuration structure
4278 *
4279 * Return the number of TCs from given DCBx configuration
4280 **/
4281static u8 i40e_dcb_get_num_tc(struct i40e_dcbx_config *dcbcfg)
4282{
078b5876
JB		 4283 u8 num_tc = 0;
4284 int i;
41c445ff
JB		 4285
4286 /* Scan the ETS Config Priority Table to find
4287 * traffic class enabled for a given priority
4288 * and use the traffic class index to get the
4289 * number of traffic classes enabled
4290 */
4291 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
4292 if (dcbcfg->etscfg.prioritytable[i] > num_tc)
4293 num_tc = dcbcfg->etscfg.prioritytable[i];
4294 }
4295
4296 /* Traffic class index starts from zero so
4297 * increment to return the actual count
4298 */
078b5876 4299 return num_tc + 1;
41c445ff
JB		 4300}
4301
4302/**
4303 * i40e_dcb_get_enabled_tc - Get enabled traffic classes
4304 * @dcbcfg: the corresponding DCBx configuration structure
4305 *
4306 * Query the current DCB configuration and return the number of
4307 * traffic classes enabled from the given DCBX config
4308 **/
4309static u8 i40e_dcb_get_enabled_tc(struct i40e_dcbx_config *dcbcfg)
4310{
4311 u8 num_tc = i40e_dcb_get_num_tc(dcbcfg);
4312 u8 enabled_tc = 1;
4313 u8 i;
4314
4315 for (i = 0; i < num_tc; i++)
41a1d04b 4316 enabled_tc |= BIT(i);
41c445ff
JB		 4317
4318 return enabled_tc;
4319}
4320
4321/**
4322 * i40e_pf_get_num_tc - Get enabled traffic classes for PF
4323 * @pf: PF being queried
4324 *
4325 * Return number of traffic classes enabled for the given PF
4326 **/
4327static u8 i40e_pf_get_num_tc(struct i40e_pf *pf)
4328{
4329 struct i40e_hw *hw = &pf->hw;
4330 u8 i, enabled_tc;
4331 u8 num_tc = 0;
4332 struct i40e_dcbx_config *dcbcfg = &hw->local_dcbx_config;
4333
4334 /* If DCB is not enabled then always in single TC */
4335 if (!(pf->flags & I40E_FLAG_DCB_ENABLED))
4336 return 1;
4337
63d7e5a4
NP		 4338 /* SFP mode will be enabled for all TCs on port */
4339 if (!(pf->flags & I40E_FLAG_MFP_ENABLED))
4340 return i40e_dcb_get_num_tc(dcbcfg);
4341
41c445ff 4342 /* MFP mode return count of enabled TCs for this PF */
63d7e5a4
NP		 4343 if (pf->hw.func_caps.iscsi)
4344 enabled_tc = i40e_get_iscsi_tc_map(pf);
4345 else
fc51de96 4346 return 1; /* Only TC0 */
41c445ff 4347
63d7e5a4
NP		 4348 /* At least have TC0 */
4349 enabled_tc = (enabled_tc ? enabled_tc : 0x1);
4350 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
41a1d04b 4351 if (enabled_tc & BIT_ULL(i))
63d7e5a4
NP		 4352 num_tc++;
4353 }
4354 return num_tc;
41c445ff
JB		 4355}
4356
4357/**
4358 * i40e_pf_get_default_tc - Get bitmap for first enabled TC
4359 * @pf: PF being queried
4360 *
4361 * Return a bitmap for first enabled traffic class for this PF.
4362 **/
4363static u8 i40e_pf_get_default_tc(struct i40e_pf *pf)
4364{
4365 u8 enabled_tc = pf->hw.func_caps.enabled_tcmap;
4366 u8 i = 0;
4367
4368 if (!enabled_tc)
4369 return 0x1; /* TC0 */
4370
4371 /* Find the first enabled TC */
4372 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
41a1d04b 4373 if (enabled_tc & BIT_ULL(i))
41c445ff
JB		 4374 break;
4375 }
4376
41a1d04b 4377 return BIT(i);
41c445ff
JB		 4378}
4379
4380/**
4381 * i40e_pf_get_pf_tc_map - Get bitmap for enabled traffic classes
4382 * @pf: PF being queried
4383 *
4384 * Return a bitmap for enabled traffic classes for this PF.
4385 **/
4386static u8 i40e_pf_get_tc_map(struct i40e_pf *pf)
4387{
4388 /* If DCB is not enabled for this PF then just return default TC */
4389 if (!(pf->flags & I40E_FLAG_DCB_ENABLED))
4390 return i40e_pf_get_default_tc(pf);
4391
41c445ff 4392 /* SFP mode we want PF to be enabled for all TCs */
63d7e5a4
NP		 4393 if (!(pf->flags & I40E_FLAG_MFP_ENABLED))
4394 return i40e_dcb_get_enabled_tc(&pf->hw.local_dcbx_config);
4395
fc51de96 4396 /* MFP enabled and iSCSI PF type */
63d7e5a4
NP		 4397 if (pf->hw.func_caps.iscsi)
4398 return i40e_get_iscsi_tc_map(pf);
4399 else
fc51de96 4400 return i40e_pf_get_default_tc(pf);
41c445ff
JB		 4401}
4402
4403/**
4404 * i40e_vsi_get_bw_info - Query VSI BW Information
4405 * @vsi: the VSI being queried
4406 *
4407 * Returns 0 on success, negative value on failure
4408 **/
4409static int i40e_vsi_get_bw_info(struct i40e_vsi *vsi)
4410{
4411 struct i40e_aqc_query_vsi_ets_sla_config_resp bw_ets_config = {0};
4412 struct i40e_aqc_query_vsi_bw_config_resp bw_config = {0};
4413 struct i40e_pf *pf = vsi->back;
4414 struct i40e_hw *hw = &pf->hw;
f1c7e72e 4415 i40e_status ret;
41c445ff 4416 u32 tc_bw_max;
41c445ff
JB		 4417 int i;
4418
4419 /* Get the VSI level BW configuration */
f1c7e72e
SN		 4420 ret = i40e_aq_query_vsi_bw_config(hw, vsi->seid, &bw_config, NULL);
4421 if (ret) {
41c445ff 4422 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 4423 "couldn't get PF vsi bw config, err %s aq_err %s\n",
4424 i40e_stat_str(&pf->hw, ret),
4425 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
dcae29be 4426 return -EINVAL;
41c445ff
JB		 4427 }
4428
4429 /* Get the VSI level BW configuration per TC */
f1c7e72e
SN		 4430 ret = i40e_aq_query_vsi_ets_sla_config(hw, vsi->seid, &bw_ets_config,
4431 NULL);
4432 if (ret) {
41c445ff 4433 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 4434 "couldn't get PF vsi ets bw config, err %s aq_err %s\n",
4435 i40e_stat_str(&pf->hw, ret),
4436 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
dcae29be 4437 return -EINVAL;
41c445ff
JB		 4438 }
4439
4440 if (bw_config.tc_valid_bits != bw_ets_config.tc_valid_bits) {
4441 dev_info(&pf->pdev->dev,
4442 "Enabled TCs mismatch from querying VSI BW info 0x%08x 0x%08x\n",
4443 bw_config.tc_valid_bits,
4444 bw_ets_config.tc_valid_bits);
4445 /* Still continuing */
4446 }
4447
4448 vsi->bw_limit = le16_to_cpu(bw_config.port_bw_limit);
4449 vsi->bw_max_quanta = bw_config.max_bw;
4450 tc_bw_max = le16_to_cpu(bw_ets_config.tc_bw_max[0]) |
4451 (le16_to_cpu(bw_ets_config.tc_bw_max[1]) << 16);
4452 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
4453 vsi->bw_ets_share_credits[i] = bw_ets_config.share_credits[i];
4454 vsi->bw_ets_limit_credits[i] =
4455 le16_to_cpu(bw_ets_config.credits[i]);
4456 /* 3 bits out of 4 for each TC */
4457 vsi->bw_ets_max_quanta[i] = (u8)((tc_bw_max >> (i*4)) & 0x7);
4458 }
078b5876 4459
dcae29be 4460 return 0;
41c445ff
JB		 4461}
4462
4463/**
4464 * i40e_vsi_configure_bw_alloc - Configure VSI BW allocation per TC
4465 * @vsi: the VSI being configured
4466 * @enabled_tc: TC bitmap
4467 * @bw_credits: BW shared credits per TC
4468 *
4469 * Returns 0 on success, negative value on failure
4470 **/
dcae29be 4471static int i40e_vsi_configure_bw_alloc(struct i40e_vsi *vsi, u8 enabled_tc,
41c445ff
JB		 4472 u8 *bw_share)
4473{
4474 struct i40e_aqc_configure_vsi_tc_bw_data bw_data;
f1c7e72e 4475 i40e_status ret;
dcae29be 4476 int i;
41c445ff
JB		 4477
4478 bw_data.tc_valid_bits = enabled_tc;
4479 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
4480 bw_data.tc_bw_credits[i] = bw_share[i];
4481
f1c7e72e
SN		 4482 ret = i40e_aq_config_vsi_tc_bw(&vsi->back->hw, vsi->seid, &bw_data,
4483 NULL);
4484 if (ret) {
41c445ff 4485 dev_info(&vsi->back->pdev->dev,
69bfb110
JB		 4486 "AQ command Config VSI BW allocation per TC failed = %d\n",
4487 vsi->back->hw.aq.asq_last_status);
dcae29be 4488 return -EINVAL;
41c445ff
JB		 4489 }
4490
4491 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
4492 vsi->info.qs_handle[i] = bw_data.qs_handles[i];
4493
dcae29be 4494 return 0;
41c445ff
JB		 4495}
4496
4497/**
4498 * i40e_vsi_config_netdev_tc - Setup the netdev TC configuration
4499 * @vsi: the VSI being configured
4500 * @enabled_tc: TC map to be enabled
4501 *
4502 **/
4503static void i40e_vsi_config_netdev_tc(struct i40e_vsi *vsi, u8 enabled_tc)
4504{
4505 struct net_device *netdev = vsi->netdev;
4506 struct i40e_pf *pf = vsi->back;
4507 struct i40e_hw *hw = &pf->hw;
4508 u8 netdev_tc = 0;
4509 int i;
4510 struct i40e_dcbx_config *dcbcfg = &hw->local_dcbx_config;
4511
4512 if (!netdev)
4513 return;
4514
4515 if (!enabled_tc) {
4516 netdev_reset_tc(netdev);
4517 return;
4518 }
4519
4520 /* Set up actual enabled TCs on the VSI */
4521 if (netdev_set_num_tc(netdev, vsi->tc_config.numtc))
4522 return;
4523
4524 /* set per TC queues for the VSI */
4525 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
4526 /* Only set TC queues for enabled tcs
4527 *
4528 * e.g. For a VSI that has TC0 and TC3 enabled the
4529 * enabled_tc bitmap would be 0x00001001; the driver
4530 * will set the numtc for netdev as 2 that will be
4531 * referenced by the netdev layer as TC 0 and 1.
4532 */
41a1d04b 4533 if (vsi->tc_config.enabled_tc & BIT_ULL(i))
41c445ff
JB		 4534 netdev_set_tc_queue(netdev,
4535 vsi->tc_config.tc_info[i].netdev_tc,
4536 vsi->tc_config.tc_info[i].qcount,
4537 vsi->tc_config.tc_info[i].qoffset);
4538 }
4539
4540 /* Assign UP2TC map for the VSI */
4541 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
4542 /* Get the actual TC# for the UP */
4543 u8 ets_tc = dcbcfg->etscfg.prioritytable[i];
4544 /* Get the mapped netdev TC# for the UP */
4545 netdev_tc = vsi->tc_config.tc_info[ets_tc].netdev_tc;
4546 netdev_set_prio_tc_map(netdev, i, netdev_tc);
4547 }
4548}
4549
4550/**
4551 * i40e_vsi_update_queue_map - Update our copy of VSi info with new queue map
4552 * @vsi: the VSI being configured
4553 * @ctxt: the ctxt buffer returned from AQ VSI update param command
4554 **/
4555static void i40e_vsi_update_queue_map(struct i40e_vsi *vsi,
4556 struct i40e_vsi_context *ctxt)
4557{
4558 /* copy just the sections touched not the entire info
4559 * since not all sections are valid as returned by
4560 * update vsi params
4561 */
4562 vsi->info.mapping_flags = ctxt->info.mapping_flags;
4563 memcpy(&vsi->info.queue_mapping,
4564 &ctxt->info.queue_mapping, sizeof(vsi->info.queue_mapping));
4565 memcpy(&vsi->info.tc_mapping, ctxt->info.tc_mapping,
4566 sizeof(vsi->info.tc_mapping));
4567}
4568
4569/**
4570 * i40e_vsi_config_tc - Configure VSI Tx Scheduler for given TC map
4571 * @vsi: VSI to be configured
4572 * @enabled_tc: TC bitmap
4573 *
4574 * This configures a particular VSI for TCs that are mapped to the
4575 * given TC bitmap. It uses default bandwidth share for TCs across
4576 * VSIs to configure TC for a particular VSI.
4577 *
4578 * NOTE:
4579 * It is expected that the VSI queues have been quisced before calling
4580 * this function.
4581 **/
4582static int i40e_vsi_config_tc(struct i40e_vsi *vsi, u8 enabled_tc)
4583{
4584 u8 bw_share[I40E_MAX_TRAFFIC_CLASS] = {0};
4585 struct i40e_vsi_context ctxt;
4586 int ret = 0;
4587 int i;
4588
4589 /* Check if enabled_tc is same as existing or new TCs */
4590 if (vsi->tc_config.enabled_tc == enabled_tc)
4591 return ret;
4592
4593 /* Enable ETS TCs with equal BW Share for now across all VSIs */
4594 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
41a1d04b 4595 if (enabled_tc & BIT_ULL(i))
41c445ff
JB		 4596 bw_share[i] = 1;
4597 }
4598
4599 ret = i40e_vsi_configure_bw_alloc(vsi, enabled_tc, bw_share);
4600 if (ret) {
4601 dev_info(&vsi->back->pdev->dev,
4602 "Failed configuring TC map %d for VSI %d\n",
4603 enabled_tc, vsi->seid);
4604 goto out;
4605 }
4606
4607 /* Update Queue Pairs Mapping for currently enabled UPs */
4608 ctxt.seid = vsi->seid;
4609 ctxt.pf_num = vsi->back->hw.pf_id;
4610 ctxt.vf_num = 0;
4611 ctxt.uplink_seid = vsi->uplink_seid;
1a2f6248 4612 ctxt.info = vsi->info;
41c445ff
JB		 4613 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, false);
4614
4615 /* Update the VSI after updating the VSI queue-mapping information */
4616 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
4617 if (ret) {
4618 dev_info(&vsi->back->pdev->dev,
f1c7e72e
SN		 4619 "Update vsi tc config failed, err %s aq_err %s\n",
4620 i40e_stat_str(&vsi->back->hw, ret),
4621 i40e_aq_str(&vsi->back->hw,
4622 vsi->back->hw.aq.asq_last_status));
41c445ff
JB		 4623 goto out;
4624 }
4625 /* update the local VSI info with updated queue map */
4626 i40e_vsi_update_queue_map(vsi, &ctxt);
4627 vsi->info.valid_sections = 0;
4628
4629 /* Update current VSI BW information */
4630 ret = i40e_vsi_get_bw_info(vsi);
4631 if (ret) {
4632 dev_info(&vsi->back->pdev->dev,
f1c7e72e
SN		 4633 "Failed updating vsi bw info, err %s aq_err %s\n",
4634 i40e_stat_str(&vsi->back->hw, ret),
4635 i40e_aq_str(&vsi->back->hw,
4636 vsi->back->hw.aq.asq_last_status));
41c445ff
JB		 4637 goto out;
4638 }
4639
4640 /* Update the netdev TC setup */
4641 i40e_vsi_config_netdev_tc(vsi, enabled_tc);
4642out:
4643 return ret;
4644}
4645
4e3b35b0
NP		 4646/**
4647 * i40e_veb_config_tc - Configure TCs for given VEB
4648 * @veb: given VEB
4649 * @enabled_tc: TC bitmap
4650 *
4651 * Configures given TC bitmap for VEB (switching) element
4652 **/
4653int i40e_veb_config_tc(struct i40e_veb *veb, u8 enabled_tc)
4654{
4655 struct i40e_aqc_configure_switching_comp_bw_config_data bw_data = {0};
4656 struct i40e_pf *pf = veb->pf;
4657 int ret = 0;
4658 int i;
4659
4660 /* No TCs or already enabled TCs just return */
4661 if (!enabled_tc || veb->enabled_tc == enabled_tc)
4662 return ret;
4663
4664 bw_data.tc_valid_bits = enabled_tc;
4665 /* bw_data.absolute_credits is not set (relative) */
4666
4667 /* Enable ETS TCs with equal BW Share for now */
4668 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
41a1d04b 4669 if (enabled_tc & BIT_ULL(i))
4e3b35b0
NP		 4670 bw_data.tc_bw_share_credits[i] = 1;
4671 }
4672
4673 ret = i40e_aq_config_switch_comp_bw_config(&pf->hw, veb->seid,
4674 &bw_data, NULL);
4675 if (ret) {
4676 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 4677 "VEB bw config failed, err %s aq_err %s\n",
4678 i40e_stat_str(&pf->hw, ret),
4679 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
4e3b35b0
NP		 4680 goto out;
4681 }
4682
4683 /* Update the BW information */
4684 ret = i40e_veb_get_bw_info(veb);
4685 if (ret) {
4686 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 4687 "Failed getting veb bw config, err %s aq_err %s\n",
4688 i40e_stat_str(&pf->hw, ret),
4689 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
4e3b35b0
NP		 4690 }
4691
4692out:
4693 return ret;
4694}
4695
4696#ifdef CONFIG_I40E_DCB
4697/**
4698 * i40e_dcb_reconfigure - Reconfigure all VEBs and VSIs
4699 * @pf: PF struct
4700 *
4701 * Reconfigure VEB/VSIs on a given PF; it is assumed that
4702 * the caller would've quiesce all the VSIs before calling
4703 * this function
4704 **/
4705static void i40e_dcb_reconfigure(struct i40e_pf *pf)
4706{
4707 u8 tc_map = 0;
4708 int ret;
4709 u8 v;
4710
4711 /* Enable the TCs available on PF to all VEBs */
4712 tc_map = i40e_pf_get_tc_map(pf);
4713 for (v = 0; v < I40E_MAX_VEB; v++) {
4714 if (!pf->veb[v])
4715 continue;
4716 ret = i40e_veb_config_tc(pf->veb[v], tc_map);
4717 if (ret) {
4718 dev_info(&pf->pdev->dev,
4719 "Failed configuring TC for VEB seid=%d\n",
4720 pf->veb[v]->seid);
4721 /* Will try to configure as many components */
4722 }
4723 }
4724
4725 /* Update each VSI */
505682cd 4726 for (v = 0; v < pf->num_alloc_vsi; v++) {
4e3b35b0
NP		 4727 if (!pf->vsi[v])
4728 continue;
4729
4730 /* - Enable all TCs for the LAN VSI
38e00438
VD		 4731#ifdef I40E_FCOE
4732 * - For FCoE VSI only enable the TC configured
4733 * as per the APP TLV
4734#endif
4e3b35b0
NP		 4735 * - For all others keep them at TC0 for now
4736 */
4737 if (v == pf->lan_vsi)
4738 tc_map = i40e_pf_get_tc_map(pf);
4739 else
4740 tc_map = i40e_pf_get_default_tc(pf);
38e00438
VD		 4741#ifdef I40E_FCOE
4742 if (pf->vsi[v]->type == I40E_VSI_FCOE)
4743 tc_map = i40e_get_fcoe_tc_map(pf);
4744#endif /* #ifdef I40E_FCOE */
4e3b35b0
NP		 4745
4746 ret = i40e_vsi_config_tc(pf->vsi[v], tc_map);
4747 if (ret) {
4748 dev_info(&pf->pdev->dev,
4749 "Failed configuring TC for VSI seid=%d\n",
4750 pf->vsi[v]->seid);
4751 /* Will try to configure as many components */
4752 } else {
0672a091
NP		 4753 /* Re-configure VSI vectors based on updated TC map */
4754 i40e_vsi_map_rings_to_vectors(pf->vsi[v]);
4e3b35b0
NP		 4755 if (pf->vsi[v]->netdev)
4756 i40e_dcbnl_set_all(pf->vsi[v]);
4757 }
4758 }
4759}
4760
2fd75f31
NP		 4761/**
4762 * i40e_resume_port_tx - Resume port Tx
4763 * @pf: PF struct
4764 *
4765 * Resume a port's Tx and issue a PF reset in case of failure to
4766 * resume.
4767 **/
4768static int i40e_resume_port_tx(struct i40e_pf *pf)
4769{
4770 struct i40e_hw *hw = &pf->hw;
4771 int ret;
4772
4773 ret = i40e_aq_resume_port_tx(hw, NULL);
4774 if (ret) {
4775 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 4776 "Resume Port Tx failed, err %s aq_err %s\n",
4777 i40e_stat_str(&pf->hw, ret),
4778 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
2fd75f31
NP		 4779 /* Schedule PF reset to recover */
4780 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
4781 i40e_service_event_schedule(pf);
4782 }
4783
4784 return ret;
4785}
4786
4e3b35b0
NP		 4787/**
4788 * i40e_init_pf_dcb - Initialize DCB configuration
4789 * @pf: PF being configured
4790 *
4791 * Query the current DCB configuration and cache it
4792 * in the hardware structure
4793 **/
4794static int i40e_init_pf_dcb(struct i40e_pf *pf)
4795{
4796 struct i40e_hw *hw = &pf->hw;
4797 int err = 0;
4798
025b4a54
ASJ		 4799 /* Do not enable DCB for SW1 and SW2 images even if the FW is capable */
4800 if (((pf->hw.aq.fw_maj_ver == 4) && (pf->hw.aq.fw_min_ver < 33)) ||
4801 (pf->hw.aq.fw_maj_ver < 4))
4802 goto out;
4803
4e3b35b0
NP		 4804 /* Get the initial DCB configuration */
4805 err = i40e_init_dcb(hw);
4806 if (!err) {
4807 /* Device/Function is not DCBX capable */
4808 if ((!hw->func_caps.dcb) ||
4809 (hw->dcbx_status == I40E_DCBX_STATUS_DISABLED)) {
4810 dev_info(&pf->pdev->dev,
4811 "DCBX offload is not supported or is disabled for this PF.\n");
4812
4813 if (pf->flags & I40E_FLAG_MFP_ENABLED)
4814 goto out;
4815
4816 } else {
4817 /* When status is not DISABLED then DCBX in FW */
4818 pf->dcbx_cap = DCB_CAP_DCBX_LLD_MANAGED |
4819 DCB_CAP_DCBX_VER_IEEE;
4d9b6043
NP		 4820
4821 pf->flags |= I40E_FLAG_DCB_CAPABLE;
4822 /* Enable DCB tagging only when more than one TC */
4823 if (i40e_dcb_get_num_tc(&hw->local_dcbx_config) > 1)
4824 pf->flags |= I40E_FLAG_DCB_ENABLED;
9fa61dd2
NP		 4825 dev_dbg(&pf->pdev->dev,
4826 "DCBX offload is supported for this PF.\n");
4e3b35b0 4827 }
014269ff 4828 } else {
aebfc816 4829 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 4830 "Query for DCB configuration failed, err %s aq_err %s\n",
4831 i40e_stat_str(&pf->hw, err),
4832 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
4e3b35b0
NP		 4833 }
4834
4835out:
4836 return err;
4837}
4838#endif /* CONFIG_I40E_DCB */
cf05ed08
JB		 4839#define SPEED_SIZE 14
4840#define FC_SIZE 8
4841/**
4842 * i40e_print_link_message - print link up or down
4843 * @vsi: the VSI for which link needs a message
4844 */
c156f856 4845void i40e_print_link_message(struct i40e_vsi *vsi, bool isup)
cf05ed08
JB		 4846{
4847 char speed[SPEED_SIZE] = "Unknown";
4848 char fc[FC_SIZE] = "RX/TX";
4849
c156f856
MJ		 4850 if (vsi->current_isup == isup)
4851 return;
4852 vsi->current_isup = isup;
cf05ed08
JB		 4853 if (!isup) {
4854 netdev_info(vsi->netdev, "NIC Link is Down\n");
4855 return;
4856 }
4857
148c2d80
GR		 4858 /* Warn user if link speed on NPAR enabled partition is not at
4859 * least 10GB
4860 */
4861 if (vsi->back->hw.func_caps.npar_enable &&
4862 (vsi->back->hw.phy.link_info.link_speed == I40E_LINK_SPEED_1GB ||
4863 vsi->back->hw.phy.link_info.link_speed == I40E_LINK_SPEED_100MB))
4864 netdev_warn(vsi->netdev,
4865 "The partition detected link speed that is less than 10Gbps\n");
4866
cf05ed08
JB		 4867 switch (vsi->back->hw.phy.link_info.link_speed) {
4868 case I40E_LINK_SPEED_40GB:
35a7d804 4869 strlcpy(speed, "40 Gbps", SPEED_SIZE);
cf05ed08 4870 break;
ae24b409
JB		 4871 case I40E_LINK_SPEED_20GB:
4872 strncpy(speed, "20 Gbps", SPEED_SIZE);
4873 break;
cf05ed08 4874 case I40E_LINK_SPEED_10GB:
35a7d804 4875 strlcpy(speed, "10 Gbps", SPEED_SIZE);
cf05ed08
JB		 4876 break;
4877 case I40E_LINK_SPEED_1GB:
35a7d804 4878 strlcpy(speed, "1000 Mbps", SPEED_SIZE);
cf05ed08 4879 break;
5960d33f
MW		 4880 case I40E_LINK_SPEED_100MB:
4881 strncpy(speed, "100 Mbps", SPEED_SIZE);
4882 break;
cf05ed08
JB		 4883 default:
4884 break;
4885 }
4886
4887 switch (vsi->back->hw.fc.current_mode) {
4888 case I40E_FC_FULL:
35a7d804 4889 strlcpy(fc, "RX/TX", FC_SIZE);
cf05ed08
JB		 4890 break;
4891 case I40E_FC_TX_PAUSE:
35a7d804 4892 strlcpy(fc, "TX", FC_SIZE);
cf05ed08
JB		 4893 break;
4894 case I40E_FC_RX_PAUSE:
35a7d804 4895 strlcpy(fc, "RX", FC_SIZE);
cf05ed08
JB		 4896 break;
4897 default:
35a7d804 4898 strlcpy(fc, "None", FC_SIZE);
cf05ed08
JB		 4899 break;
4900 }
4901
4902 netdev_info(vsi->netdev, "NIC Link is Up %s Full Duplex, Flow Control: %s\n",
4903 speed, fc);
4904}
4e3b35b0 4905
41c445ff
JB		 4906/**
4907 * i40e_up_complete - Finish the last steps of bringing up a connection
4908 * @vsi: the VSI being configured
4909 **/
4910static int i40e_up_complete(struct i40e_vsi *vsi)
4911{
4912 struct i40e_pf *pf = vsi->back;
4913 int err;
4914
4915 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
4916 i40e_vsi_configure_msix(vsi);
4917 else
4918 i40e_configure_msi_and_legacy(vsi);
4919
4920 /* start rings */
4921 err = i40e_vsi_control_rings(vsi, true);
4922 if (err)
4923 return err;
4924
4925 clear_bit(__I40E_DOWN, &vsi->state);
4926 i40e_napi_enable_all(vsi);
4927 i40e_vsi_enable_irq(vsi);
4928
4929 if ((pf->hw.phy.link_info.link_info & I40E_AQ_LINK_UP) &&
4930 (vsi->netdev)) {
cf05ed08 4931 i40e_print_link_message(vsi, true);
41c445ff
JB		 4932 netif_tx_start_all_queues(vsi->netdev);
4933 netif_carrier_on(vsi->netdev);
6d779b41 4934 } else if (vsi->netdev) {
cf05ed08 4935 i40e_print_link_message(vsi, false);
7b592f61
CW		 4936 /* need to check for qualified module here*/
4937 if ((pf->hw.phy.link_info.link_info &
4938 I40E_AQ_MEDIA_AVAILABLE) &&
4939 (!(pf->hw.phy.link_info.an_info &
4940 I40E_AQ_QUALIFIED_MODULE)))
4941 netdev_err(vsi->netdev,
4942 "the driver failed to link because an unqualified module was detected.");
41c445ff 4943 }
ca64fa4e
ASJ		 4944
4945 /* replay FDIR SB filters */
1e1be8f6
ASJ		 4946 if (vsi->type == I40E_VSI_FDIR) {
4947 /* reset fd counters */
4948 pf->fd_add_err = pf->fd_atr_cnt = 0;
4949 if (pf->fd_tcp_rule > 0) {
4950 pf->flags &= ~I40E_FLAG_FD_ATR_ENABLED;
2e4875e3
ASJ		 4951 if (I40E_DEBUG_FD & pf->hw.debug_mask)
4952 dev_info(&pf->pdev->dev, "Forcing ATR off, sideband rules for TCP/IPv4 exist\n");
1e1be8f6
ASJ		 4953 pf->fd_tcp_rule = 0;
4954 }
ca64fa4e 4955 i40e_fdir_filter_restore(vsi);
1e1be8f6 4956 }
41c445ff
JB		 4957 i40e_service_event_schedule(pf);
4958
4959 return 0;
4960}
4961
4962/**
4963 * i40e_vsi_reinit_locked - Reset the VSI
4964 * @vsi: the VSI being configured
4965 *
4966 * Rebuild the ring structs after some configuration
4967 * has changed, e.g. MTU size.
4968 **/
4969static void i40e_vsi_reinit_locked(struct i40e_vsi *vsi)
4970{
4971 struct i40e_pf *pf = vsi->back;
4972
4973 WARN_ON(in_interrupt());
4974 while (test_and_set_bit(__I40E_CONFIG_BUSY, &pf->state))
4975 usleep_range(1000, 2000);
4976 i40e_down(vsi);
4977
4978 /* Give a VF some time to respond to the reset. The
4979 * two second wait is based upon the watchdog cycle in
4980 * the VF driver.
4981 */
4982 if (vsi->type == I40E_VSI_SRIOV)
4983 msleep(2000);
4984 i40e_up(vsi);
4985 clear_bit(__I40E_CONFIG_BUSY, &pf->state);
4986}
4987
4988/**
4989 * i40e_up - Bring the connection back up after being down
4990 * @vsi: the VSI being configured
4991 **/
4992int i40e_up(struct i40e_vsi *vsi)
4993{
4994 int err;
4995
4996 err = i40e_vsi_configure(vsi);
4997 if (!err)
4998 err = i40e_up_complete(vsi);
4999
5000 return err;
5001}
5002
5003/**
5004 * i40e_down - Shutdown the connection processing
5005 * @vsi: the VSI being stopped
5006 **/
5007void i40e_down(struct i40e_vsi *vsi)
5008{
5009 int i;
5010
5011 /* It is assumed that the caller of this function
5012 * sets the vsi->state __I40E_DOWN bit.
5013 */
5014 if (vsi->netdev) {
5015 netif_carrier_off(vsi->netdev);
5016 netif_tx_disable(vsi->netdev);
5017 }
5018 i40e_vsi_disable_irq(vsi);
5019 i40e_vsi_control_rings(vsi, false);
5020 i40e_napi_disable_all(vsi);
5021
5022 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 5023 i40e_clean_tx_ring(vsi->tx_rings[i]);
5024 i40e_clean_rx_ring(vsi->rx_rings[i]);
41c445ff
JB		 5025 }
5026}
5027
5028/**
5029 * i40e_setup_tc - configure multiple traffic classes
5030 * @netdev: net device to configure
5031 * @tc: number of traffic classes to enable
5032 **/
38e00438
VD		 5033#ifdef I40E_FCOE
5034int i40e_setup_tc(struct net_device *netdev, u8 tc)
5035#else
41c445ff 5036static int i40e_setup_tc(struct net_device *netdev, u8 tc)
38e00438 5037#endif
41c445ff
JB		 5038{
5039 struct i40e_netdev_priv *np = netdev_priv(netdev);
5040 struct i40e_vsi *vsi = np->vsi;
5041 struct i40e_pf *pf = vsi->back;
5042 u8 enabled_tc = 0;
5043 int ret = -EINVAL;
5044 int i;
5045
5046 /* Check if DCB enabled to continue */
5047 if (!(pf->flags & I40E_FLAG_DCB_ENABLED)) {
5048 netdev_info(netdev, "DCB is not enabled for adapter\n");
5049 goto exit;
5050 }
5051
5052 /* Check if MFP enabled */
5053 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
5054 netdev_info(netdev, "Configuring TC not supported in MFP mode\n");
5055 goto exit;
5056 }
5057
5058 /* Check whether tc count is within enabled limit */
5059 if (tc > i40e_pf_get_num_tc(pf)) {
5060 netdev_info(netdev, "TC count greater than enabled on link for adapter\n");
5061 goto exit;
5062 }
5063
5064 /* Generate TC map for number of tc requested */
5065 for (i = 0; i < tc; i++)
41a1d04b 5066 enabled_tc |= BIT_ULL(i);
41c445ff
JB		 5067
5068 /* Requesting same TC configuration as already enabled */
5069 if (enabled_tc == vsi->tc_config.enabled_tc)
5070 return 0;
5071
5072 /* Quiesce VSI queues */
5073 i40e_quiesce_vsi(vsi);
5074
5075 /* Configure VSI for enabled TCs */
5076 ret = i40e_vsi_config_tc(vsi, enabled_tc);
5077 if (ret) {
5078 netdev_info(netdev, "Failed configuring TC for VSI seid=%d\n",
5079 vsi->seid);
5080 goto exit;
5081 }
5082
5083 /* Unquiesce VSI */
5084 i40e_unquiesce_vsi(vsi);
5085
5086exit:
5087 return ret;
5088}
5089
5090/**
5091 * i40e_open - Called when a network interface is made active
5092 * @netdev: network interface device structure
5093 *
5094 * The open entry point is called when a network interface is made
5095 * active by the system (IFF_UP). At this point all resources needed
5096 * for transmit and receive operations are allocated, the interrupt
5097 * handler is registered with the OS, the netdev watchdog subtask is
5098 * enabled, and the stack is notified that the interface is ready.
5099 *
5100 * Returns 0 on success, negative value on failure
5101 **/
38e00438 5102int i40e_open(struct net_device *netdev)
41c445ff
JB		 5103{
5104 struct i40e_netdev_priv *np = netdev_priv(netdev);
5105 struct i40e_vsi *vsi = np->vsi;
5106 struct i40e_pf *pf = vsi->back;
41c445ff
JB		 5107 int err;
5108
4eb3f768
SN		 5109 /* disallow open during test or if eeprom is broken */
5110 if (test_bit(__I40E_TESTING, &pf->state) ||
5111 test_bit(__I40E_BAD_EEPROM, &pf->state))
41c445ff
JB		 5112 return -EBUSY;
5113
5114 netif_carrier_off(netdev);
5115
6c167f58
EK		 5116 err = i40e_vsi_open(vsi);
5117 if (err)
5118 return err;
5119
059dab69
JB		 5120 /* configure global TSO hardware offload settings */
5121 wr32(&pf->hw, I40E_GLLAN_TSOMSK_F, be32_to_cpu(TCP_FLAG_PSH |
5122 TCP_FLAG_FIN) >> 16);
5123 wr32(&pf->hw, I40E_GLLAN_TSOMSK_M, be32_to_cpu(TCP_FLAG_PSH |
5124 TCP_FLAG_FIN |
5125 TCP_FLAG_CWR) >> 16);
5126 wr32(&pf->hw, I40E_GLLAN_TSOMSK_L, be32_to_cpu(TCP_FLAG_CWR) >> 16);
5127
6c167f58
EK		 5128#ifdef CONFIG_I40E_VXLAN
5129 vxlan_get_rx_port(netdev);
5130#endif
5131
5132 return 0;
5133}
5134
5135/**
5136 * i40e_vsi_open -
5137 * @vsi: the VSI to open
5138 *
5139 * Finish initialization of the VSI.
5140 *
5141 * Returns 0 on success, negative value on failure
5142 **/
5143int i40e_vsi_open(struct i40e_vsi *vsi)
5144{
5145 struct i40e_pf *pf = vsi->back;
b294ac70 5146 char int_name[I40E_INT_NAME_STR_LEN];
6c167f58
EK		 5147 int err;
5148
41c445ff
JB		 5149 /* allocate descriptors */
5150 err = i40e_vsi_setup_tx_resources(vsi);
5151 if (err)
5152 goto err_setup_tx;
5153 err = i40e_vsi_setup_rx_resources(vsi);
5154 if (err)
5155 goto err_setup_rx;
5156
5157 err = i40e_vsi_configure(vsi);
5158 if (err)
5159 goto err_setup_rx;
5160
c22e3c6c
SN		 5161 if (vsi->netdev) {
5162 snprintf(int_name, sizeof(int_name) - 1, "%s-%s",
5163 dev_driver_string(&pf->pdev->dev), vsi->netdev->name);
5164 err = i40e_vsi_request_irq(vsi, int_name);
5165 if (err)
5166 goto err_setup_rx;
41c445ff 5167
c22e3c6c
SN		 5168 /* Notify the stack of the actual queue counts. */
5169 err = netif_set_real_num_tx_queues(vsi->netdev,
5170 vsi->num_queue_pairs);
5171 if (err)
5172 goto err_set_queues;
25946ddb 5173
c22e3c6c
SN		 5174 err = netif_set_real_num_rx_queues(vsi->netdev,
5175 vsi->num_queue_pairs);
5176 if (err)
5177 goto err_set_queues;
8a9eb7d3
SN		 5178
5179 } else if (vsi->type == I40E_VSI_FDIR) {
e240f674 5180 snprintf(int_name, sizeof(int_name) - 1, "%s-%s:fdir",
b2008cbf
CW		 5181 dev_driver_string(&pf->pdev->dev),
5182 dev_name(&pf->pdev->dev));
8a9eb7d3 5183 err = i40e_vsi_request_irq(vsi, int_name);
b2008cbf 5184
c22e3c6c 5185 } else {
ce9ccb17 5186 err = -EINVAL;
6c167f58
EK		 5187 goto err_setup_rx;
5188 }
25946ddb 5189
41c445ff
JB		 5190 err = i40e_up_complete(vsi);
5191 if (err)
5192 goto err_up_complete;
5193
41c445ff
JB		 5194 return 0;
5195
5196err_up_complete:
5197 i40e_down(vsi);
25946ddb 5198err_set_queues:
41c445ff
JB		 5199 i40e_vsi_free_irq(vsi);
5200err_setup_rx:
5201 i40e_vsi_free_rx_resources(vsi);
5202err_setup_tx:
5203 i40e_vsi_free_tx_resources(vsi);
5204 if (vsi == pf->vsi[pf->lan_vsi])
41a1d04b 5205 i40e_do_reset(pf, BIT_ULL(__I40E_PF_RESET_REQUESTED));
41c445ff
JB		 5206
5207 return err;
5208}
5209
17a73f6b
JG		 5210/**
5211 * i40e_fdir_filter_exit - Cleans up the Flow Director accounting
b40c82e6 5212 * @pf: Pointer to PF
17a73f6b
JG		 5213 *
5214 * This function destroys the hlist where all the Flow Director
5215 * filters were saved.
5216 **/
5217static void i40e_fdir_filter_exit(struct i40e_pf *pf)
5218{
5219 struct i40e_fdir_filter *filter;
5220 struct hlist_node *node2;
5221
5222 hlist_for_each_entry_safe(filter, node2,
5223 &pf->fdir_filter_list, fdir_node) {
5224 hlist_del(&filter->fdir_node);
5225 kfree(filter);
5226 }
5227 pf->fdir_pf_active_filters = 0;
5228}
5229
41c445ff
JB		 5230/**
5231 * i40e_close - Disables a network interface
5232 * @netdev: network interface device structure
5233 *
5234 * The close entry point is called when an interface is de-activated
5235 * by the OS. The hardware is still under the driver's control, but
5236 * this netdev interface is disabled.
5237 *
5238 * Returns 0, this is not allowed to fail
5239 **/
38e00438
VD		 5240#ifdef I40E_FCOE
5241int i40e_close(struct net_device *netdev)
5242#else
41c445ff 5243static int i40e_close(struct net_device *netdev)
38e00438 5244#endif
41c445ff
JB		 5245{
5246 struct i40e_netdev_priv *np = netdev_priv(netdev);
5247 struct i40e_vsi *vsi = np->vsi;
5248
90ef8d47 5249 i40e_vsi_close(vsi);
41c445ff
JB		 5250
5251 return 0;
5252}
5253
5254/**
5255 * i40e_do_reset - Start a PF or Core Reset sequence
5256 * @pf: board private structure
5257 * @reset_flags: which reset is requested
5258 *
5259 * The essential difference in resets is that the PF Reset
5260 * doesn't clear the packet buffers, doesn't reset the PE
5261 * firmware, and doesn't bother the other PFs on the chip.
5262 **/
5263void i40e_do_reset(struct i40e_pf *pf, u32 reset_flags)
5264{
5265 u32 val;
5266
5267 WARN_ON(in_interrupt());
5268
263fc48f
MW		 5269 if (i40e_check_asq_alive(&pf->hw))
5270 i40e_vc_notify_reset(pf);
5271
41c445ff 5272 /* do the biggest reset indicated */
41a1d04b 5273 if (reset_flags & BIT_ULL(__I40E_GLOBAL_RESET_REQUESTED)) {
41c445ff
JB		 5274
5275 /* Request a Global Reset
5276 *
5277 * This will start the chip's countdown to the actual full
5278 * chip reset event, and a warning interrupt to be sent
5279 * to all PFs, including the requestor. Our handler
5280 * for the warning interrupt will deal with the shutdown
5281 * and recovery of the switch setup.
5282 */
69bfb110 5283 dev_dbg(&pf->pdev->dev, "GlobalR requested\n");
41c445ff
JB		 5284 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
5285 val |= I40E_GLGEN_RTRIG_GLOBR_MASK;
5286 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
5287
41a1d04b 5288 } else if (reset_flags & BIT_ULL(__I40E_CORE_RESET_REQUESTED)) {
41c445ff
JB		 5289
5290 /* Request a Core Reset
5291 *
5292 * Same as Global Reset, except does *not* include the MAC/PHY
5293 */
69bfb110 5294 dev_dbg(&pf->pdev->dev, "CoreR requested\n");
41c445ff
JB		 5295 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
5296 val |= I40E_GLGEN_RTRIG_CORER_MASK;
5297 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
5298 i40e_flush(&pf->hw);
5299
41a1d04b 5300 } else if (reset_flags & BIT_ULL(__I40E_PF_RESET_REQUESTED)) {
41c445ff
JB		 5301
5302 /* Request a PF Reset
5303 *
5304 * Resets only the PF-specific registers
5305 *
5306 * This goes directly to the tear-down and rebuild of
5307 * the switch, since we need to do all the recovery as
5308 * for the Core Reset.
5309 */
69bfb110 5310 dev_dbg(&pf->pdev->dev, "PFR requested\n");
41c445ff
JB		 5311 i40e_handle_reset_warning(pf);
5312
41a1d04b 5313 } else if (reset_flags & BIT_ULL(__I40E_REINIT_REQUESTED)) {
41c445ff
JB		 5314 int v;
5315
5316 /* Find the VSI(s) that requested a re-init */
5317 dev_info(&pf->pdev->dev,
5318 "VSI reinit requested\n");
505682cd 5319 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff 5320 struct i40e_vsi *vsi = pf->vsi[v];
6995b36c 5321
41c445ff
JB		 5322 if (vsi != NULL &&
5323 test_bit(__I40E_REINIT_REQUESTED, &vsi->state)) {
5324 i40e_vsi_reinit_locked(pf->vsi[v]);
5325 clear_bit(__I40E_REINIT_REQUESTED, &vsi->state);
5326 }
5327 }
41a1d04b 5328 } else if (reset_flags & BIT_ULL(__I40E_DOWN_REQUESTED)) {
b5d06f05
NP		 5329 int v;
5330
5331 /* Find the VSI(s) that needs to be brought down */
5332 dev_info(&pf->pdev->dev, "VSI down requested\n");
5333 for (v = 0; v < pf->num_alloc_vsi; v++) {
5334 struct i40e_vsi *vsi = pf->vsi[v];
6995b36c 5335
b5d06f05
NP		 5336 if (vsi != NULL &&
5337 test_bit(__I40E_DOWN_REQUESTED, &vsi->state)) {
5338 set_bit(__I40E_DOWN, &vsi->state);
5339 i40e_down(vsi);
5340 clear_bit(__I40E_DOWN_REQUESTED, &vsi->state);
5341 }
5342 }
41c445ff
JB		 5343 } else {
5344 dev_info(&pf->pdev->dev,
5345 "bad reset request 0x%08x\n", reset_flags);
41c445ff
JB		 5346 }
5347}
5348
4e3b35b0
NP		 5349#ifdef CONFIG_I40E_DCB
5350/**
5351 * i40e_dcb_need_reconfig - Check if DCB needs reconfig
5352 * @pf: board private structure
5353 * @old_cfg: current DCB config
5354 * @new_cfg: new DCB config
5355 **/
5356bool i40e_dcb_need_reconfig(struct i40e_pf *pf,
5357 struct i40e_dcbx_config *old_cfg,
5358 struct i40e_dcbx_config *new_cfg)
5359{
5360 bool need_reconfig = false;
5361
5362 /* Check if ETS configuration has changed */
5363 if (memcmp(&new_cfg->etscfg,
5364 &old_cfg->etscfg,
5365 sizeof(new_cfg->etscfg))) {
5366 /* If Priority Table has changed reconfig is needed */
5367 if (memcmp(&new_cfg->etscfg.prioritytable,
5368 &old_cfg->etscfg.prioritytable,
5369 sizeof(new_cfg->etscfg.prioritytable))) {
5370 need_reconfig = true;
69bfb110 5371 dev_dbg(&pf->pdev->dev, "ETS UP2TC changed.\n");
4e3b35b0
NP		 5372 }
5373
5374 if (memcmp(&new_cfg->etscfg.tcbwtable,
5375 &old_cfg->etscfg.tcbwtable,
5376 sizeof(new_cfg->etscfg.tcbwtable)))
69bfb110 5377 dev_dbg(&pf->pdev->dev, "ETS TC BW Table changed.\n");
4e3b35b0
NP		 5378
5379 if (memcmp(&new_cfg->etscfg.tsatable,
5380 &old_cfg->etscfg.tsatable,
5381 sizeof(new_cfg->etscfg.tsatable)))
69bfb110 5382 dev_dbg(&pf->pdev->dev, "ETS TSA Table changed.\n");
4e3b35b0
NP		 5383 }
5384
5385 /* Check if PFC configuration has changed */
5386 if (memcmp(&new_cfg->pfc,
5387 &old_cfg->pfc,
5388 sizeof(new_cfg->pfc))) {
5389 need_reconfig = true;
69bfb110 5390 dev_dbg(&pf->pdev->dev, "PFC config change detected.\n");
4e3b35b0
NP		 5391 }
5392
5393 /* Check if APP Table has changed */
5394 if (memcmp(&new_cfg->app,
5395 &old_cfg->app,
3d9667a9 5396 sizeof(new_cfg->app))) {
4e3b35b0 5397 need_reconfig = true;
69bfb110 5398 dev_dbg(&pf->pdev->dev, "APP Table change detected.\n");
3d9667a9 5399 }
4e3b35b0 5400
fb43201f 5401 dev_dbg(&pf->pdev->dev, "dcb need_reconfig=%d\n", need_reconfig);
4e3b35b0
NP		 5402 return need_reconfig;
5403}
5404
5405/**
5406 * i40e_handle_lldp_event - Handle LLDP Change MIB event
5407 * @pf: board private structure
5408 * @e: event info posted on ARQ
5409 **/
5410static int i40e_handle_lldp_event(struct i40e_pf *pf,
5411 struct i40e_arq_event_info *e)
5412{
5413 struct i40e_aqc_lldp_get_mib *mib =
5414 (struct i40e_aqc_lldp_get_mib *)&e->desc.params.raw;
5415 struct i40e_hw *hw = &pf->hw;
4e3b35b0
NP		 5416 struct i40e_dcbx_config tmp_dcbx_cfg;
5417 bool need_reconfig = false;
5418 int ret = 0;
5419 u8 type;
5420
4d9b6043
NP		 5421 /* Not DCB capable or capability disabled */
5422 if (!(pf->flags & I40E_FLAG_DCB_CAPABLE))
5423 return ret;
5424
4e3b35b0
NP		 5425 /* Ignore if event is not for Nearest Bridge */
5426 type = ((mib->type >> I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT)
5427 & I40E_AQ_LLDP_BRIDGE_TYPE_MASK);
fb43201f 5428 dev_dbg(&pf->pdev->dev, "LLDP event mib bridge type 0x%x\n", type);
4e3b35b0
NP		 5429 if (type != I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE)
5430 return ret;
5431
5432 /* Check MIB Type and return if event for Remote MIB update */
5433 type = mib->type & I40E_AQ_LLDP_MIB_TYPE_MASK;
9fa61dd2 5434 dev_dbg(&pf->pdev->dev,
fb43201f 5435 "LLDP event mib type %s\n", type ? "remote" : "local");
4e3b35b0
NP		 5436 if (type == I40E_AQ_LLDP_MIB_REMOTE) {
5437 /* Update the remote cached instance and return */
5438 ret = i40e_aq_get_dcb_config(hw, I40E_AQ_LLDP_MIB_REMOTE,
5439 I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE,
5440 &hw->remote_dcbx_config);
5441 goto exit;
5442 }
5443
9fa61dd2 5444 /* Store the old configuration */
1a2f6248 5445 tmp_dcbx_cfg = hw->local_dcbx_config;
9fa61dd2 5446
750fcbcf
NP		 5447 /* Reset the old DCBx configuration data */
5448 memset(&hw->local_dcbx_config, 0, sizeof(hw->local_dcbx_config));
9fa61dd2
NP		 5449 /* Get updated DCBX data from firmware */
5450 ret = i40e_get_dcb_config(&pf->hw);
4e3b35b0 5451 if (ret) {
f1c7e72e
SN		 5452 dev_info(&pf->pdev->dev,
5453 "Failed querying DCB configuration data from firmware, err %s aq_err %s\n",
5454 i40e_stat_str(&pf->hw, ret),
5455 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
4e3b35b0
NP		 5456 goto exit;
5457 }
5458
5459 /* No change detected in DCBX configs */
750fcbcf
NP		 5460 if (!memcmp(&tmp_dcbx_cfg, &hw->local_dcbx_config,
5461 sizeof(tmp_dcbx_cfg))) {
69bfb110 5462 dev_dbg(&pf->pdev->dev, "No change detected in DCBX configuration.\n");
4e3b35b0
NP		 5463 goto exit;
5464 }
5465
750fcbcf
NP		 5466 need_reconfig = i40e_dcb_need_reconfig(pf, &tmp_dcbx_cfg,
5467 &hw->local_dcbx_config);
4e3b35b0 5468
750fcbcf 5469 i40e_dcbnl_flush_apps(pf, &tmp_dcbx_cfg, &hw->local_dcbx_config);
4e3b35b0
NP		 5470
5471 if (!need_reconfig)
5472 goto exit;
5473
4d9b6043 5474 /* Enable DCB tagging only when more than one TC */
750fcbcf 5475 if (i40e_dcb_get_num_tc(&hw->local_dcbx_config) > 1)
4d9b6043
NP		 5476 pf->flags |= I40E_FLAG_DCB_ENABLED;
5477 else
5478 pf->flags &= ~I40E_FLAG_DCB_ENABLED;
5479
69129dc3 5480 set_bit(__I40E_PORT_TX_SUSPENDED, &pf->state);
4e3b35b0
NP		 5481 /* Reconfiguration needed quiesce all VSIs */
5482 i40e_pf_quiesce_all_vsi(pf);
5483
5484 /* Changes in configuration update VEB/VSI */
5485 i40e_dcb_reconfigure(pf);
5486
2fd75f31
NP		 5487 ret = i40e_resume_port_tx(pf);
5488
69129dc3 5489 clear_bit(__I40E_PORT_TX_SUSPENDED, &pf->state);
2fd75f31 5490 /* In case of error no point in resuming VSIs */
69129dc3
NP		 5491 if (ret)
5492 goto exit;
5493
5494 /* Wait for the PF's Tx queues to be disabled */
5495 ret = i40e_pf_wait_txq_disabled(pf);
11e47708
PN		 5496 if (ret) {
5497 /* Schedule PF reset to recover */
5498 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
5499 i40e_service_event_schedule(pf);
5500 } else {
2fd75f31 5501 i40e_pf_unquiesce_all_vsi(pf);
11e47708
PN		 5502 }
5503
4e3b35b0
NP		 5504exit:
5505 return ret;
5506}
5507#endif /* CONFIG_I40E_DCB */
5508
23326186
ASJ		 5509/**
5510 * i40e_do_reset_safe - Protected reset path for userland calls.
5511 * @pf: board private structure
5512 * @reset_flags: which reset is requested
5513 *
5514 **/
5515void i40e_do_reset_safe(struct i40e_pf *pf, u32 reset_flags)
5516{
5517 rtnl_lock();
5518 i40e_do_reset(pf, reset_flags);
5519 rtnl_unlock();
5520}
5521
41c445ff
JB		 5522/**
5523 * i40e_handle_lan_overflow_event - Handler for LAN queue overflow event
5524 * @pf: board private structure
5525 * @e: event info posted on ARQ
5526 *
5527 * Handler for LAN Queue Overflow Event generated by the firmware for PF
5528 * and VF queues
5529 **/
5530static void i40e_handle_lan_overflow_event(struct i40e_pf *pf,
5531 struct i40e_arq_event_info *e)
5532{
5533 struct i40e_aqc_lan_overflow *data =
5534 (struct i40e_aqc_lan_overflow *)&e->desc.params.raw;
5535 u32 queue = le32_to_cpu(data->prtdcb_rupto);
5536 u32 qtx_ctl = le32_to_cpu(data->otx_ctl);
5537 struct i40e_hw *hw = &pf->hw;
5538 struct i40e_vf *vf;
5539 u16 vf_id;
5540
69bfb110
JB		 5541 dev_dbg(&pf->pdev->dev, "overflow Rx Queue Number = %d QTX_CTL=0x%08x\n",
5542 queue, qtx_ctl);
41c445ff
JB		 5543
5544 /* Queue belongs to VF, find the VF and issue VF reset */
5545 if (((qtx_ctl & I40E_QTX_CTL_PFVF_Q_MASK)
5546 >> I40E_QTX_CTL_PFVF_Q_SHIFT) == I40E_QTX_CTL_VF_QUEUE) {
5547 vf_id = (u16)((qtx_ctl & I40E_QTX_CTL_VFVM_INDX_MASK)
5548 >> I40E_QTX_CTL_VFVM_INDX_SHIFT);
5549 vf_id -= hw->func_caps.vf_base_id;
5550 vf = &pf->vf[vf_id];
5551 i40e_vc_notify_vf_reset(vf);
5552 /* Allow VF to process pending reset notification */
5553 msleep(20);
5554 i40e_reset_vf(vf, false);
5555 }
5556}
5557
5558/**
5559 * i40e_service_event_complete - Finish up the service event
5560 * @pf: board private structure
5561 **/
5562static void i40e_service_event_complete(struct i40e_pf *pf)
5563{
5564 BUG_ON(!test_bit(__I40E_SERVICE_SCHED, &pf->state));
5565
5566 /* flush memory to make sure state is correct before next watchog */
4e857c58 5567 smp_mb__before_atomic();
41c445ff
JB		 5568 clear_bit(__I40E_SERVICE_SCHED, &pf->state);
5569}
5570
55a5e60b 5571/**
12957388
ASJ		 5572 * i40e_get_cur_guaranteed_fd_count - Get the consumed guaranteed FD filters
5573 * @pf: board private structure
5574 **/
04294e38 5575u32 i40e_get_cur_guaranteed_fd_count(struct i40e_pf *pf)
12957388 5576{
04294e38 5577 u32 val, fcnt_prog;
12957388
ASJ		 5578
5579 val = rd32(&pf->hw, I40E_PFQF_FDSTAT);
5580 fcnt_prog = (val & I40E_PFQF_FDSTAT_GUARANT_CNT_MASK);
5581 return fcnt_prog;
5582}
5583
5584/**
04294e38 5585 * i40e_get_current_fd_count - Get total FD filters programmed for this PF
55a5e60b
ASJ		 5586 * @pf: board private structure
5587 **/
04294e38 5588u32 i40e_get_current_fd_count(struct i40e_pf *pf)
55a5e60b 5589{
04294e38
ASJ		 5590 u32 val, fcnt_prog;
5591
55a5e60b
ASJ		 5592 val = rd32(&pf->hw, I40E_PFQF_FDSTAT);
5593 fcnt_prog = (val & I40E_PFQF_FDSTAT_GUARANT_CNT_MASK) +
5594 ((val & I40E_PFQF_FDSTAT_BEST_CNT_MASK) >>
5595 I40E_PFQF_FDSTAT_BEST_CNT_SHIFT);
5596 return fcnt_prog;
5597}
1e1be8f6 5598
04294e38
ASJ		 5599/**
5600 * i40e_get_global_fd_count - Get total FD filters programmed on device
5601 * @pf: board private structure
5602 **/
5603u32 i40e_get_global_fd_count(struct i40e_pf *pf)
5604{
5605 u32 val, fcnt_prog;
5606
5607 val = rd32(&pf->hw, I40E_GLQF_FDCNT_0);
5608 fcnt_prog = (val & I40E_GLQF_FDCNT_0_GUARANT_CNT_MASK) +
5609 ((val & I40E_GLQF_FDCNT_0_BESTCNT_MASK) >>
5610 I40E_GLQF_FDCNT_0_BESTCNT_SHIFT);
5611 return fcnt_prog;
5612}
5613
55a5e60b
ASJ		 5614/**
5615 * i40e_fdir_check_and_reenable - Function to reenabe FD ATR or SB if disabled
5616 * @pf: board private structure
5617 **/
5618void i40e_fdir_check_and_reenable(struct i40e_pf *pf)
5619{
3487b6c3 5620 struct i40e_fdir_filter *filter;
55a5e60b 5621 u32 fcnt_prog, fcnt_avail;
3487b6c3 5622 struct hlist_node *node;
55a5e60b 5623
1e1be8f6
ASJ		 5624 if (test_bit(__I40E_FD_FLUSH_REQUESTED, &pf->state))
5625 return;
5626
55a5e60b
ASJ		 5627 /* Check if, FD SB or ATR was auto disabled and if there is enough room
5628 * to re-enable
5629 */
04294e38 5630 fcnt_prog = i40e_get_global_fd_count(pf);
12957388 5631 fcnt_avail = pf->fdir_pf_filter_count;
1e1be8f6
ASJ		 5632 if ((fcnt_prog < (fcnt_avail - I40E_FDIR_BUFFER_HEAD_ROOM)) ||
5633 (pf->fd_add_err == 0) ||
5634 (i40e_get_current_atr_cnt(pf) < pf->fd_atr_cnt)) {
55a5e60b
ASJ		 5635 if ((pf->flags & I40E_FLAG_FD_SB_ENABLED) &&
5636 (pf->auto_disable_flags & I40E_FLAG_FD_SB_ENABLED)) {
5637 pf->auto_disable_flags &= ~I40E_FLAG_FD_SB_ENABLED;
2e4875e3
ASJ		 5638 if (I40E_DEBUG_FD & pf->hw.debug_mask)
5639 dev_info(&pf->pdev->dev, "FD Sideband/ntuple is being enabled since we have space in the table now\n");
55a5e60b
ASJ		 5640 }
5641 }
5642 /* Wait for some more space to be available to turn on ATR */
5643 if (fcnt_prog < (fcnt_avail - I40E_FDIR_BUFFER_HEAD_ROOM * 2)) {
5644 if ((pf->flags & I40E_FLAG_FD_ATR_ENABLED) &&
5645 (pf->auto_disable_flags & I40E_FLAG_FD_ATR_ENABLED)) {
5646 pf->auto_disable_flags &= ~I40E_FLAG_FD_ATR_ENABLED;
2e4875e3
ASJ		 5647 if (I40E_DEBUG_FD & pf->hw.debug_mask)
5648 dev_info(&pf->pdev->dev, "ATR is being enabled since we have space in the table now\n");
55a5e60b
ASJ		 5649 }
5650 }
3487b6c3
CW		 5651
5652 /* if hw had a problem adding a filter, delete it */
5653 if (pf->fd_inv > 0) {
5654 hlist_for_each_entry_safe(filter, node,
5655 &pf->fdir_filter_list, fdir_node) {
5656 if (filter->fd_id == pf->fd_inv) {
5657 hlist_del(&filter->fdir_node);
5658 kfree(filter);
5659 pf->fdir_pf_active_filters--;
5660 }
5661 }
5662 }
55a5e60b
ASJ		 5663}
5664
1e1be8f6 5665#define I40E_MIN_FD_FLUSH_INTERVAL 10
04294e38 5666#define I40E_MIN_FD_FLUSH_SB_ATR_UNSTABLE 30
1e1be8f6
ASJ		 5667/**
5668 * i40e_fdir_flush_and_replay - Function to flush all FD filters and replay SB
5669 * @pf: board private structure
5670 **/
5671static void i40e_fdir_flush_and_replay(struct i40e_pf *pf)
5672{
04294e38 5673 unsigned long min_flush_time;
1e1be8f6 5674 int flush_wait_retry = 50;
04294e38
ASJ		 5675 bool disable_atr = false;
5676 int fd_room;
1e1be8f6
ASJ		 5677 int reg;
5678
1790ed0c
AA		 5679 if (!(pf->flags & (I40E_FLAG_FD_SB_ENABLED | I40E_FLAG_FD_ATR_ENABLED)))
5680 return;
5681
a5fdaf34
JB		 5682 if (!time_after(jiffies, pf->fd_flush_timestamp +
5683 (I40E_MIN_FD_FLUSH_INTERVAL * HZ)))
5684 return;
04294e38 5685
a5fdaf34
JB		 5686 /* If the flush is happening too quick and we have mostly SB rules we
5687 * should not re-enable ATR for some time.
5688 */
5689 min_flush_time = pf->fd_flush_timestamp +
5690 (I40E_MIN_FD_FLUSH_SB_ATR_UNSTABLE * HZ);
5691 fd_room = pf->fdir_pf_filter_count - pf->fdir_pf_active_filters;
5692
5693 if (!(time_after(jiffies, min_flush_time)) &&
5694 (fd_room < I40E_FDIR_BUFFER_HEAD_ROOM_FOR_ATR)) {
5695 if (I40E_DEBUG_FD & pf->hw.debug_mask)
5696 dev_info(&pf->pdev->dev, "ATR disabled, not enough FD filter space.\n");
5697 disable_atr = true;
5698 }
5699
5700 pf->fd_flush_timestamp = jiffies;
5701 pf->flags &= ~I40E_FLAG_FD_ATR_ENABLED;
5702 /* flush all filters */
5703 wr32(&pf->hw, I40E_PFQF_CTL_1,
5704 I40E_PFQF_CTL_1_CLEARFDTABLE_MASK);
5705 i40e_flush(&pf->hw);
5706 pf->fd_flush_cnt++;
5707 pf->fd_add_err = 0;
5708 do {
5709 /* Check FD flush status every 5-6msec */
5710 usleep_range(5000, 6000);
5711 reg = rd32(&pf->hw, I40E_PFQF_CTL_1);
5712 if (!(reg & I40E_PFQF_CTL_1_CLEARFDTABLE_MASK))
5713 break;
5714 } while (flush_wait_retry--);
5715 if (reg & I40E_PFQF_CTL_1_CLEARFDTABLE_MASK) {
5716 dev_warn(&pf->pdev->dev, "FD table did not flush, needs more time\n");
5717 } else {
5718 /* replay sideband filters */
5719 i40e_fdir_filter_restore(pf->vsi[pf->lan_vsi]);
5720 if (!disable_atr)
5721 pf->flags |= I40E_FLAG_FD_ATR_ENABLED;
5722 clear_bit(__I40E_FD_FLUSH_REQUESTED, &pf->state);
5723 if (I40E_DEBUG_FD & pf->hw.debug_mask)
5724 dev_info(&pf->pdev->dev, "FD Filter table flushed and FD-SB replayed.\n");
1e1be8f6 5725 }
a5fdaf34 5726
1e1be8f6
ASJ		 5727}
5728
5729/**
5730 * i40e_get_current_atr_count - Get the count of total FD ATR filters programmed
5731 * @pf: board private structure
5732 **/
04294e38 5733u32 i40e_get_current_atr_cnt(struct i40e_pf *pf)
1e1be8f6
ASJ		 5734{
5735 return i40e_get_current_fd_count(pf) - pf->fdir_pf_active_filters;
5736}
5737
5738/* We can see up to 256 filter programming desc in transit if the filters are
5739 * being applied really fast; before we see the first
5740 * filter miss error on Rx queue 0. Accumulating enough error messages before
5741 * reacting will make sure we don't cause flush too often.
5742 */
5743#define I40E_MAX_FD_PROGRAM_ERROR 256
5744
41c445ff
JB		 5745/**
5746 * i40e_fdir_reinit_subtask - Worker thread to reinit FDIR filter table
5747 * @pf: board private structure
5748 **/
5749static void i40e_fdir_reinit_subtask(struct i40e_pf *pf)
5750{
41c445ff 5751
41c445ff
JB		 5752 /* if interface is down do nothing */
5753 if (test_bit(__I40E_DOWN, &pf->state))
5754 return;
1e1be8f6 5755
1790ed0c
AA		 5756 if (!(pf->flags & (I40E_FLAG_FD_SB_ENABLED | I40E_FLAG_FD_ATR_ENABLED)))
5757 return;
5758
04294e38 5759 if (test_bit(__I40E_FD_FLUSH_REQUESTED, &pf->state))
1e1be8f6
ASJ		 5760 i40e_fdir_flush_and_replay(pf);
5761
55a5e60b
ASJ		 5762 i40e_fdir_check_and_reenable(pf);
5763
41c445ff
JB		 5764}
5765
5766/**
5767 * i40e_vsi_link_event - notify VSI of a link event
5768 * @vsi: vsi to be notified
5769 * @link_up: link up or down
5770 **/
5771static void i40e_vsi_link_event(struct i40e_vsi *vsi, bool link_up)
5772{
32b5b811 5773 if (!vsi || test_bit(__I40E_DOWN, &vsi->state))
41c445ff
JB		 5774 return;
5775
5776 switch (vsi->type) {
5777 case I40E_VSI_MAIN:
38e00438
VD		 5778#ifdef I40E_FCOE
5779 case I40E_VSI_FCOE:
5780#endif
41c445ff
JB		 5781 if (!vsi->netdev || !vsi->netdev_registered)
5782 break;
5783
5784 if (link_up) {
5785 netif_carrier_on(vsi->netdev);
5786 netif_tx_wake_all_queues(vsi->netdev);
5787 } else {
5788 netif_carrier_off(vsi->netdev);
5789 netif_tx_stop_all_queues(vsi->netdev);
5790 }
5791 break;
5792
5793 case I40E_VSI_SRIOV:
41c445ff
JB		 5794 case I40E_VSI_VMDQ2:
5795 case I40E_VSI_CTRL:
5796 case I40E_VSI_MIRROR:
5797 default:
5798 /* there is no notification for other VSIs */
5799 break;
5800 }
5801}
5802
5803/**
5804 * i40e_veb_link_event - notify elements on the veb of a link event
5805 * @veb: veb to be notified
5806 * @link_up: link up or down
5807 **/
5808static void i40e_veb_link_event(struct i40e_veb *veb, bool link_up)
5809{
5810 struct i40e_pf *pf;
5811 int i;
5812
5813 if (!veb || !veb->pf)
5814 return;
5815 pf = veb->pf;
5816
5817 /* depth first... */
5818 for (i = 0; i < I40E_MAX_VEB; i++)
5819 if (pf->veb[i] && (pf->veb[i]->uplink_seid == veb->seid))
5820 i40e_veb_link_event(pf->veb[i], link_up);
5821
5822 /* ... now the local VSIs */
505682cd 5823 for (i = 0; i < pf->num_alloc_vsi; i++)
41c445ff
JB		 5824 if (pf->vsi[i] && (pf->vsi[i]->uplink_seid == veb->seid))
5825 i40e_vsi_link_event(pf->vsi[i], link_up);
5826}
5827
5828/**
5829 * i40e_link_event - Update netif_carrier status
5830 * @pf: board private structure
5831 **/
5832static void i40e_link_event(struct i40e_pf *pf)
5833{
320684cd 5834 struct i40e_vsi *vsi = pf->vsi[pf->lan_vsi];
fef59ddf 5835 u8 new_link_speed, old_link_speed;
a72a5abc
JB		 5836 i40e_status status;
5837 bool new_link, old_link;
41c445ff 5838
1e701e09
JB		 5839 /* set this to force the get_link_status call to refresh state */
5840 pf->hw.phy.get_link_info = true;
5841
41c445ff 5842 old_link = (pf->hw.phy.link_info_old.link_info & I40E_AQ_LINK_UP);
a72a5abc
JB		 5843
5844 status = i40e_get_link_status(&pf->hw, &new_link);
5845 if (status) {
5846 dev_dbg(&pf->pdev->dev, "couldn't get link state, status: %d\n",
5847 status);
5848 return;
5849 }
5850
fef59ddf
CS		 5851 old_link_speed = pf->hw.phy.link_info_old.link_speed;
5852 new_link_speed = pf->hw.phy.link_info.link_speed;
41c445ff 5853
1e701e09 5854 if (new_link == old_link &&
fef59ddf 5855 new_link_speed == old_link_speed &&
320684cd
MW		 5856 (test_bit(__I40E_DOWN, &vsi->state) ||
5857 new_link == netif_carrier_ok(vsi->netdev)))
41c445ff 5858 return;
320684cd
MW		 5859
5860 if (!test_bit(__I40E_DOWN, &vsi->state))
5861 i40e_print_link_message(vsi, new_link);
41c445ff
JB		 5862
5863 /* Notify the base of the switch tree connected to
5864 * the link. Floating VEBs are not notified.
5865 */
5866 if (pf->lan_veb != I40E_NO_VEB && pf->veb[pf->lan_veb])
5867 i40e_veb_link_event(pf->veb[pf->lan_veb], new_link);
5868 else
320684cd 5869 i40e_vsi_link_event(vsi, new_link);
41c445ff
JB		 5870
5871 if (pf->vf)
5872 i40e_vc_notify_link_state(pf);
beb0dff1
JK		 5873
5874 if (pf->flags & I40E_FLAG_PTP)
5875 i40e_ptp_set_increment(pf);
41c445ff
JB		 5876}
5877
41c445ff 5878/**
21536717 5879 * i40e_watchdog_subtask - periodic checks not using event driven response
41c445ff
JB		 5880 * @pf: board private structure
5881 **/
5882static void i40e_watchdog_subtask(struct i40e_pf *pf)
5883{
5884 int i;
5885
5886 /* if interface is down do nothing */
5887 if (test_bit(__I40E_DOWN, &pf->state) ||
5888 test_bit(__I40E_CONFIG_BUSY, &pf->state))
5889 return;
5890
21536717
SN		 5891 /* make sure we don't do these things too often */
5892 if (time_before(jiffies, (pf->service_timer_previous +
5893 pf->service_timer_period)))
5894 return;
5895 pf->service_timer_previous = jiffies;
5896
9ac77266
SN		 5897 if (pf->flags & I40E_FLAG_LINK_POLLING_ENABLED)
5898 i40e_link_event(pf);
21536717 5899
41c445ff
JB		 5900 /* Update the stats for active netdevs so the network stack
5901 * can look at updated numbers whenever it cares to
5902 */
505682cd 5903 for (i = 0; i < pf->num_alloc_vsi; i++)
41c445ff
JB		 5904 if (pf->vsi[i] && pf->vsi[i]->netdev)
5905 i40e_update_stats(pf->vsi[i]);
5906
d1a8d275
ASJ		 5907 if (pf->flags & I40E_FLAG_VEB_STATS_ENABLED) {
5908 /* Update the stats for the active switching components */
5909 for (i = 0; i < I40E_MAX_VEB; i++)
5910 if (pf->veb[i])
5911 i40e_update_veb_stats(pf->veb[i]);
5912 }
beb0dff1
JK		 5913
5914 i40e_ptp_rx_hang(pf->vsi[pf->lan_vsi]);
41c445ff
JB		 5915}
5916
5917/**
5918 * i40e_reset_subtask - Set up for resetting the device and driver
5919 * @pf: board private structure
5920 **/
5921static void i40e_reset_subtask(struct i40e_pf *pf)
5922{
5923 u32 reset_flags = 0;
5924
23326186 5925 rtnl_lock();
41c445ff 5926 if (test_bit(__I40E_REINIT_REQUESTED, &pf->state)) {
41a1d04b 5927 reset_flags |= BIT_ULL(__I40E_REINIT_REQUESTED);
41c445ff
JB		 5928 clear_bit(__I40E_REINIT_REQUESTED, &pf->state);
5929 }
5930 if (test_bit(__I40E_PF_RESET_REQUESTED, &pf->state)) {
41a1d04b 5931 reset_flags |= BIT_ULL(__I40E_PF_RESET_REQUESTED);
41c445ff
JB		 5932 clear_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
5933 }
5934 if (test_bit(__I40E_CORE_RESET_REQUESTED, &pf->state)) {
41a1d04b 5935 reset_flags |= BIT_ULL(__I40E_CORE_RESET_REQUESTED);
41c445ff
JB		 5936 clear_bit(__I40E_CORE_RESET_REQUESTED, &pf->state);
5937 }
5938 if (test_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state)) {
41a1d04b 5939 reset_flags |= BIT_ULL(__I40E_GLOBAL_RESET_REQUESTED);
41c445ff
JB		 5940 clear_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state);
5941 }
b5d06f05 5942 if (test_bit(__I40E_DOWN_REQUESTED, &pf->state)) {
41a1d04b 5943 reset_flags |= BIT_ULL(__I40E_DOWN_REQUESTED);
b5d06f05
NP		 5944 clear_bit(__I40E_DOWN_REQUESTED, &pf->state);
5945 }
41c445ff
JB		 5946
5947 /* If there's a recovery already waiting, it takes
5948 * precedence before starting a new reset sequence.
5949 */
5950 if (test_bit(__I40E_RESET_INTR_RECEIVED, &pf->state)) {
5951 i40e_handle_reset_warning(pf);
23326186 5952 goto unlock;
41c445ff
JB		 5953 }
5954
5955 /* If we're already down or resetting, just bail */
5956 if (reset_flags &&
5957 !test_bit(__I40E_DOWN, &pf->state) &&
5958 !test_bit(__I40E_CONFIG_BUSY, &pf->state))
5959 i40e_do_reset(pf, reset_flags);
23326186
ASJ		 5960
5961unlock:
5962 rtnl_unlock();
41c445ff
JB		 5963}
5964
5965/**
5966 * i40e_handle_link_event - Handle link event
5967 * @pf: board private structure
5968 * @e: event info posted on ARQ
5969 **/
5970static void i40e_handle_link_event(struct i40e_pf *pf,
5971 struct i40e_arq_event_info *e)
5972{
5973 struct i40e_hw *hw = &pf->hw;
5974 struct i40e_aqc_get_link_status *status =
5975 (struct i40e_aqc_get_link_status *)&e->desc.params.raw;
41c445ff
JB		 5976
5977 /* save off old link status information */
1a2f6248 5978 hw->phy.link_info_old = hw->phy.link_info;
41c445ff 5979
1e701e09
JB		 5980 /* Do a new status request to re-enable LSE reporting
5981 * and load new status information into the hw struct
5982 * This completely ignores any state information
5983 * in the ARQ event info, instead choosing to always
5984 * issue the AQ update link status command.
5985 */
5986 i40e_link_event(pf);
5987
7b592f61
CW		 5988 /* check for unqualified module, if link is down */
5989 if ((status->link_info & I40E_AQ_MEDIA_AVAILABLE) &&
5990 (!(status->an_info & I40E_AQ_QUALIFIED_MODULE)) &&
5991 (!(status->link_info & I40E_AQ_LINK_UP)))
5992 dev_err(&pf->pdev->dev,
5993 "The driver failed to link because an unqualified module was detected.\n");
41c445ff
JB		 5994}
5995
5996/**
5997 * i40e_clean_adminq_subtask - Clean the AdminQ rings
5998 * @pf: board private structure
5999 **/
6000static void i40e_clean_adminq_subtask(struct i40e_pf *pf)
6001{
6002 struct i40e_arq_event_info event;
6003 struct i40e_hw *hw = &pf->hw;
6004 u16 pending, i = 0;
6005 i40e_status ret;
6006 u16 opcode;
86df242b 6007 u32 oldval;
41c445ff
JB		 6008 u32 val;
6009
a316f651
ASJ		 6010 /* Do not run clean AQ when PF reset fails */
6011 if (test_bit(__I40E_RESET_FAILED, &pf->state))
6012 return;
6013
86df242b
SN		 6014 /* check for error indications */
6015 val = rd32(&pf->hw, pf->hw.aq.arq.len);
6016 oldval = val;
6017 if (val & I40E_PF_ARQLEN_ARQVFE_MASK) {
6018 dev_info(&pf->pdev->dev, "ARQ VF Error detected\n");
6019 val &= ~I40E_PF_ARQLEN_ARQVFE_MASK;
6020 }
6021 if (val & I40E_PF_ARQLEN_ARQOVFL_MASK) {
6022 dev_info(&pf->pdev->dev, "ARQ Overflow Error detected\n");
6023 val &= ~I40E_PF_ARQLEN_ARQOVFL_MASK;
6024 }
6025 if (val & I40E_PF_ARQLEN_ARQCRIT_MASK) {
6026 dev_info(&pf->pdev->dev, "ARQ Critical Error detected\n");
6027 val &= ~I40E_PF_ARQLEN_ARQCRIT_MASK;
6028 }
6029 if (oldval != val)
6030 wr32(&pf->hw, pf->hw.aq.arq.len, val);
6031
6032 val = rd32(&pf->hw, pf->hw.aq.asq.len);
6033 oldval = val;
6034 if (val & I40E_PF_ATQLEN_ATQVFE_MASK) {
6035 dev_info(&pf->pdev->dev, "ASQ VF Error detected\n");
6036 val &= ~I40E_PF_ATQLEN_ATQVFE_MASK;
6037 }
6038 if (val & I40E_PF_ATQLEN_ATQOVFL_MASK) {
6039 dev_info(&pf->pdev->dev, "ASQ Overflow Error detected\n");
6040 val &= ~I40E_PF_ATQLEN_ATQOVFL_MASK;
6041 }
6042 if (val & I40E_PF_ATQLEN_ATQCRIT_MASK) {
6043 dev_info(&pf->pdev->dev, "ASQ Critical Error detected\n");
6044 val &= ~I40E_PF_ATQLEN_ATQCRIT_MASK;
6045 }
6046 if (oldval != val)
6047 wr32(&pf->hw, pf->hw.aq.asq.len, val);
6048
1001dc37
MW		 6049 event.buf_len = I40E_MAX_AQ_BUF_SIZE;
6050 event.msg_buf = kzalloc(event.buf_len, GFP_KERNEL);
41c445ff
JB		 6051 if (!event.msg_buf)
6052 return;
6053
6054 do {
6055 ret = i40e_clean_arq_element(hw, &event, &pending);
56497978 6056 if (ret == I40E_ERR_ADMIN_QUEUE_NO_WORK)
41c445ff 6057 break;
56497978 6058 else if (ret) {
41c445ff
JB		 6059 dev_info(&pf->pdev->dev, "ARQ event error %d\n", ret);
6060 break;
6061 }
6062
6063 opcode = le16_to_cpu(event.desc.opcode);
6064 switch (opcode) {
6065
6066 case i40e_aqc_opc_get_link_status:
6067 i40e_handle_link_event(pf, &event);
6068 break;
6069 case i40e_aqc_opc_send_msg_to_pf:
6070 ret = i40e_vc_process_vf_msg(pf,
6071 le16_to_cpu(event.desc.retval),
6072 le32_to_cpu(event.desc.cookie_high),
6073 le32_to_cpu(event.desc.cookie_low),
6074 event.msg_buf,
1001dc37 6075 event.msg_len);
41c445ff
JB		 6076 break;
6077 case i40e_aqc_opc_lldp_update_mib:
69bfb110 6078 dev_dbg(&pf->pdev->dev, "ARQ: Update LLDP MIB event received\n");
4e3b35b0
NP		 6079#ifdef CONFIG_I40E_DCB
6080 rtnl_lock();
6081 ret = i40e_handle_lldp_event(pf, &event);
6082 rtnl_unlock();
6083#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 6084 break;
6085 case i40e_aqc_opc_event_lan_overflow:
69bfb110 6086 dev_dbg(&pf->pdev->dev, "ARQ LAN queue overflow event received\n");
41c445ff
JB		 6087 i40e_handle_lan_overflow_event(pf, &event);
6088 break;
0467bc91
SN		 6089 case i40e_aqc_opc_send_msg_to_peer:
6090 dev_info(&pf->pdev->dev, "ARQ: Msg from other pf\n");
6091 break;
91a0f930
SN		 6092 case i40e_aqc_opc_nvm_erase:
6093 case i40e_aqc_opc_nvm_update:
6094 i40e_debug(&pf->hw, I40E_DEBUG_NVM, "ARQ NVM operation completed\n");
6095 break;
41c445ff
JB		 6096 default:
6097 dev_info(&pf->pdev->dev,
0467bc91
SN		 6098 "ARQ Error: Unknown event 0x%04x received\n",
6099 opcode);
41c445ff
JB		 6100 break;
6101 }
6102 } while (pending && (i++ < pf->adminq_work_limit));
6103
6104 clear_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state);
6105 /* re-enable Admin queue interrupt cause */
6106 val = rd32(hw, I40E_PFINT_ICR0_ENA);
6107 val |= I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
6108 wr32(hw, I40E_PFINT_ICR0_ENA, val);
6109 i40e_flush(hw);
6110
6111 kfree(event.msg_buf);
6112}
6113
4eb3f768
SN		 6114/**
6115 * i40e_verify_eeprom - make sure eeprom is good to use
6116 * @pf: board private structure
6117 **/
6118static void i40e_verify_eeprom(struct i40e_pf *pf)
6119{
6120 int err;
6121
6122 err = i40e_diag_eeprom_test(&pf->hw);
6123 if (err) {
6124 /* retry in case of garbage read */
6125 err = i40e_diag_eeprom_test(&pf->hw);
6126 if (err) {
6127 dev_info(&pf->pdev->dev, "eeprom check failed (%d), Tx/Rx traffic disabled\n",
6128 err);
6129 set_bit(__I40E_BAD_EEPROM, &pf->state);
6130 }
6131 }
6132
6133 if (!err && test_bit(__I40E_BAD_EEPROM, &pf->state)) {
6134 dev_info(&pf->pdev->dev, "eeprom check passed, Tx/Rx traffic enabled\n");
6135 clear_bit(__I40E_BAD_EEPROM, &pf->state);
6136 }
6137}
6138
386a0afa
AA		 6139/**
6140 * i40e_enable_pf_switch_lb
b40c82e6 6141 * @pf: pointer to the PF structure
386a0afa
AA		 6142 *
6143 * enable switch loop back or die - no point in a return value
6144 **/
6145static void i40e_enable_pf_switch_lb(struct i40e_pf *pf)
6146{
6147 struct i40e_vsi *vsi = pf->vsi[pf->lan_vsi];
6148 struct i40e_vsi_context ctxt;
f1c7e72e 6149 int ret;
386a0afa
AA		 6150
6151 ctxt.seid = pf->main_vsi_seid;
6152 ctxt.pf_num = pf->hw.pf_id;
6153 ctxt.vf_num = 0;
f1c7e72e
SN		 6154 ret = i40e_aq_get_vsi_params(&pf->hw, &ctxt, NULL);
6155 if (ret) {
386a0afa 6156 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 6157 "couldn't get PF vsi config, err %s aq_err %s\n",
6158 i40e_stat_str(&pf->hw, ret),
6159 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
386a0afa
AA		 6160 return;
6161 }
6162 ctxt.flags = I40E_AQ_VSI_TYPE_PF;
6163 ctxt.info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
6164 ctxt.info.switch_id |= cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
6165
f1c7e72e
SN		 6166 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
6167 if (ret) {
386a0afa 6168 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 6169 "update vsi switch failed, err %s aq_err %s\n",
6170 i40e_stat_str(&pf->hw, ret),
6171 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
386a0afa
AA		 6172 }
6173}
6174
6175/**
6176 * i40e_disable_pf_switch_lb
b40c82e6 6177 * @pf: pointer to the PF structure
386a0afa
AA		 6178 *
6179 * disable switch loop back or die - no point in a return value
6180 **/
6181static void i40e_disable_pf_switch_lb(struct i40e_pf *pf)
6182{
6183 struct i40e_vsi *vsi = pf->vsi[pf->lan_vsi];
6184 struct i40e_vsi_context ctxt;
f1c7e72e 6185 int ret;
386a0afa
AA		 6186
6187 ctxt.seid = pf->main_vsi_seid;
6188 ctxt.pf_num = pf->hw.pf_id;
6189 ctxt.vf_num = 0;
f1c7e72e
SN		 6190 ret = i40e_aq_get_vsi_params(&pf->hw, &ctxt, NULL);
6191 if (ret) {
386a0afa 6192 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 6193 "couldn't get PF vsi config, err %s aq_err %s\n",
6194 i40e_stat_str(&pf->hw, ret),
6195 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
386a0afa
AA		 6196 return;
6197 }
6198 ctxt.flags = I40E_AQ_VSI_TYPE_PF;
6199 ctxt.info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
6200 ctxt.info.switch_id &= ~cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
6201
f1c7e72e
SN		 6202 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
6203 if (ret) {
386a0afa 6204 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 6205 "update vsi switch failed, err %s aq_err %s\n",
6206 i40e_stat_str(&pf->hw, ret),
6207 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
386a0afa
AA		 6208 }
6209}
6210
51616018
NP		 6211/**
6212 * i40e_config_bridge_mode - Configure the HW bridge mode
6213 * @veb: pointer to the bridge instance
6214 *
6215 * Configure the loop back mode for the LAN VSI that is downlink to the
6216 * specified HW bridge instance. It is expected this function is called
6217 * when a new HW bridge is instantiated.
6218 **/
6219static void i40e_config_bridge_mode(struct i40e_veb *veb)
6220{
6221 struct i40e_pf *pf = veb->pf;
6222
6223 dev_info(&pf->pdev->dev, "enabling bridge mode: %s\n",
6224 veb->bridge_mode == BRIDGE_MODE_VEPA ? "VEPA" : "VEB");
6225 if (veb->bridge_mode & BRIDGE_MODE_VEPA)
6226 i40e_disable_pf_switch_lb(pf);
6227 else
6228 i40e_enable_pf_switch_lb(pf);
6229}
6230
41c445ff
JB		 6231/**
6232 * i40e_reconstitute_veb - rebuild the VEB and anything connected to it
6233 * @veb: pointer to the VEB instance
6234 *
6235 * This is a recursive function that first builds the attached VSIs then
6236 * recurses in to build the next layer of VEB. We track the connections
6237 * through our own index numbers because the seid's from the HW could
6238 * change across the reset.
6239 **/
6240static int i40e_reconstitute_veb(struct i40e_veb *veb)
6241{
6242 struct i40e_vsi *ctl_vsi = NULL;
6243 struct i40e_pf *pf = veb->pf;
6244 int v, veb_idx;
6245 int ret;
6246
6247 /* build VSI that owns this VEB, temporarily attached to base VEB */
505682cd 6248 for (v = 0; v < pf->num_alloc_vsi && !ctl_vsi; v++) {
41c445ff
JB		 6249 if (pf->vsi[v] &&
6250 pf->vsi[v]->veb_idx == veb->idx &&
6251 pf->vsi[v]->flags & I40E_VSI_FLAG_VEB_OWNER) {
6252 ctl_vsi = pf->vsi[v];
6253 break;
6254 }
6255 }
6256 if (!ctl_vsi) {
6257 dev_info(&pf->pdev->dev,
6258 "missing owner VSI for veb_idx %d\n", veb->idx);
6259 ret = -ENOENT;
6260 goto end_reconstitute;
6261 }
6262 if (ctl_vsi != pf->vsi[pf->lan_vsi])
6263 ctl_vsi->uplink_seid = pf->vsi[pf->lan_vsi]->uplink_seid;
6264 ret = i40e_add_vsi(ctl_vsi);
6265 if (ret) {
6266 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 6267 "rebuild of veb_idx %d owner VSI failed: %d\n",
6268 veb->idx, ret);
41c445ff
JB		 6269 goto end_reconstitute;
6270 }
6271 i40e_vsi_reset_stats(ctl_vsi);
6272
6273 /* create the VEB in the switch and move the VSI onto the VEB */
6274 ret = i40e_add_veb(veb, ctl_vsi);
6275 if (ret)
6276 goto end_reconstitute;
6277
fc60861e
ASJ		 6278 if (pf->flags & I40E_FLAG_VEB_MODE_ENABLED)
6279 veb->bridge_mode = BRIDGE_MODE_VEB;
6280 else
6281 veb->bridge_mode = BRIDGE_MODE_VEPA;
51616018 6282 i40e_config_bridge_mode(veb);
b64ba084 6283
41c445ff 6284 /* create the remaining VSIs attached to this VEB */
505682cd 6285 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 6286 if (!pf->vsi[v] || pf->vsi[v] == ctl_vsi)
6287 continue;
6288
6289 if (pf->vsi[v]->veb_idx == veb->idx) {
6290 struct i40e_vsi *vsi = pf->vsi[v];
6995b36c 6291
41c445ff
JB		 6292 vsi->uplink_seid = veb->seid;
6293 ret = i40e_add_vsi(vsi);
6294 if (ret) {
6295 dev_info(&pf->pdev->dev,
6296 "rebuild of vsi_idx %d failed: %d\n",
6297 v, ret);
6298 goto end_reconstitute;
6299 }
6300 i40e_vsi_reset_stats(vsi);
6301 }
6302 }
6303
6304 /* create any VEBs attached to this VEB - RECURSION */
6305 for (veb_idx = 0; veb_idx < I40E_MAX_VEB; veb_idx++) {
6306 if (pf->veb[veb_idx] && pf->veb[veb_idx]->veb_idx == veb->idx) {
6307 pf->veb[veb_idx]->uplink_seid = veb->seid;
6308 ret = i40e_reconstitute_veb(pf->veb[veb_idx]);
6309 if (ret)
6310 break;
6311 }
6312 }
6313
6314end_reconstitute:
6315 return ret;
6316}
6317
6318/**
6319 * i40e_get_capabilities - get info about the HW
6320 * @pf: the PF struct
6321 **/
6322static int i40e_get_capabilities(struct i40e_pf *pf)
6323{
6324 struct i40e_aqc_list_capabilities_element_resp *cap_buf;
6325 u16 data_size;
6326 int buf_len;
6327 int err;
6328
6329 buf_len = 40 * sizeof(struct i40e_aqc_list_capabilities_element_resp);
6330 do {
6331 cap_buf = kzalloc(buf_len, GFP_KERNEL);
6332 if (!cap_buf)
6333 return -ENOMEM;
6334
6335 /* this loads the data into the hw struct for us */
6336 err = i40e_aq_discover_capabilities(&pf->hw, cap_buf, buf_len,
6337 &data_size,
6338 i40e_aqc_opc_list_func_capabilities,
6339 NULL);
6340 /* data loaded, buffer no longer needed */
6341 kfree(cap_buf);
6342
6343 if (pf->hw.aq.asq_last_status == I40E_AQ_RC_ENOMEM) {
6344 /* retry with a larger buffer */
6345 buf_len = data_size;
6346 } else if (pf->hw.aq.asq_last_status != I40E_AQ_RC_OK) {
6347 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 6348 "capability discovery failed, err %s aq_err %s\n",
6349 i40e_stat_str(&pf->hw, err),
6350 i40e_aq_str(&pf->hw,
6351 pf->hw.aq.asq_last_status));
41c445ff
JB		 6352 return -ENODEV;
6353 }
6354 } while (err);
6355
ac71b7ba
ASJ		 6356 if (((pf->hw.aq.fw_maj_ver == 2) && (pf->hw.aq.fw_min_ver < 22)) ||
6357 (pf->hw.aq.fw_maj_ver < 2)) {
6358 pf->hw.func_caps.num_msix_vectors++;
6359 pf->hw.func_caps.num_msix_vectors_vf++;
6360 }
6361
41c445ff
JB		 6362 if (pf->hw.debug_mask & I40E_DEBUG_USER)
6363 dev_info(&pf->pdev->dev,
6364 "pf=%d, num_vfs=%d, msix_pf=%d, msix_vf=%d, fd_g=%d, fd_b=%d, pf_max_q=%d num_vsi=%d\n",
6365 pf->hw.pf_id, pf->hw.func_caps.num_vfs,
6366 pf->hw.func_caps.num_msix_vectors,
6367 pf->hw.func_caps.num_msix_vectors_vf,
6368 pf->hw.func_caps.fd_filters_guaranteed,
6369 pf->hw.func_caps.fd_filters_best_effort,
6370 pf->hw.func_caps.num_tx_qp,
6371 pf->hw.func_caps.num_vsis);
6372
7134f9ce
JB		 6373#define DEF_NUM_VSI (1 + (pf->hw.func_caps.fcoe ? 1 : 0) \
6374 + pf->hw.func_caps.num_vfs)
6375 if (pf->hw.revision_id == 0 && (DEF_NUM_VSI > pf->hw.func_caps.num_vsis)) {
6376 dev_info(&pf->pdev->dev,
6377 "got num_vsis %d, setting num_vsis to %d\n",
6378 pf->hw.func_caps.num_vsis, DEF_NUM_VSI);
6379 pf->hw.func_caps.num_vsis = DEF_NUM_VSI;
6380 }
6381
41c445ff
JB		 6382 return 0;
6383}
6384
cbf61325
ASJ		 6385static int i40e_vsi_clear(struct i40e_vsi *vsi);
6386
41c445ff 6387/**
cbf61325 6388 * i40e_fdir_sb_setup - initialize the Flow Director resources for Sideband
41c445ff
JB		 6389 * @pf: board private structure
6390 **/
cbf61325 6391static void i40e_fdir_sb_setup(struct i40e_pf *pf)
41c445ff
JB		 6392{
6393 struct i40e_vsi *vsi;
8a9eb7d3 6394 int i;
41c445ff 6395
407e063c
JB		 6396 /* quick workaround for an NVM issue that leaves a critical register
6397 * uninitialized
6398 */
6399 if (!rd32(&pf->hw, I40E_GLQF_HKEY(0))) {
6400 static const u32 hkey[] = {
6401 0xe640d33f, 0xcdfe98ab, 0x73fa7161, 0x0d7a7d36,
6402 0xeacb7d61, 0xaa4f05b6, 0x9c5c89ed, 0xfc425ddb,
6403 0xa4654832, 0xfc7461d4, 0x8f827619, 0xf5c63c21,
6404 0x95b3a76d};
6405
6406 for (i = 0; i <= I40E_GLQF_HKEY_MAX_INDEX; i++)
6407 wr32(&pf->hw, I40E_GLQF_HKEY(i), hkey[i]);
6408 }
6409
cbf61325 6410 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
41c445ff
JB		 6411 return;
6412
cbf61325 6413 /* find existing VSI and see if it needs configuring */
41c445ff 6414 vsi = NULL;
505682cd 6415 for (i = 0; i < pf->num_alloc_vsi; i++) {
cbf61325 6416 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR) {
41c445ff 6417 vsi = pf->vsi[i];
cbf61325
ASJ		 6418 break;
6419 }
6420 }
6421
6422 /* create a new VSI if none exists */
41c445ff 6423 if (!vsi) {
cbf61325
ASJ		 6424 vsi = i40e_vsi_setup(pf, I40E_VSI_FDIR,
6425 pf->vsi[pf->lan_vsi]->seid, 0);
41c445ff
JB		 6426 if (!vsi) {
6427 dev_info(&pf->pdev->dev, "Couldn't create FDir VSI\n");
8a9eb7d3
SN		 6428 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
6429 return;
41c445ff 6430 }
cbf61325 6431 }
41c445ff 6432
8a9eb7d3 6433 i40e_vsi_setup_irqhandler(vsi, i40e_fdir_clean_ring);
41c445ff
JB		 6434}
6435
6436/**
6437 * i40e_fdir_teardown - release the Flow Director resources
6438 * @pf: board private structure
6439 **/
6440static void i40e_fdir_teardown(struct i40e_pf *pf)
6441{
6442 int i;
6443
17a73f6b 6444 i40e_fdir_filter_exit(pf);
505682cd 6445 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 6446 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR) {
6447 i40e_vsi_release(pf->vsi[i]);
6448 break;
6449 }
6450 }
6451}
6452
6453/**
f650a38b 6454 * i40e_prep_for_reset - prep for the core to reset
41c445ff
JB		 6455 * @pf: board private structure
6456 *
b40c82e6 6457 * Close up the VFs and other things in prep for PF Reset.
f650a38b 6458 **/
23cfbe07 6459static void i40e_prep_for_reset(struct i40e_pf *pf)
41c445ff 6460{
41c445ff 6461 struct i40e_hw *hw = &pf->hw;
60442dea 6462 i40e_status ret = 0;
41c445ff
JB		 6463 u32 v;
6464
6465 clear_bit(__I40E_RESET_INTR_RECEIVED, &pf->state);
6466 if (test_and_set_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state))
23cfbe07 6467 return;
41c445ff 6468
69bfb110 6469 dev_dbg(&pf->pdev->dev, "Tearing down internal switch for reset\n");
41c445ff 6470
41c445ff
JB		 6471 /* quiesce the VSIs and their queues that are not already DOWN */
6472 i40e_pf_quiesce_all_vsi(pf);
6473
505682cd 6474 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 6475 if (pf->vsi[v])
6476 pf->vsi[v]->seid = 0;
6477 }
6478
6479 i40e_shutdown_adminq(&pf->hw);
6480
f650a38b 6481 /* call shutdown HMC */
60442dea
SN		 6482 if (hw->hmc.hmc_obj) {
6483 ret = i40e_shutdown_lan_hmc(hw);
23cfbe07 6484 if (ret)
60442dea
SN		 6485 dev_warn(&pf->pdev->dev,
6486 "shutdown_lan_hmc failed: %d\n", ret);
f650a38b 6487 }
f650a38b
ASJ		 6488}
6489
44033fac
JB		 6490/**
6491 * i40e_send_version - update firmware with driver version
6492 * @pf: PF struct
6493 */
6494static void i40e_send_version(struct i40e_pf *pf)
6495{
6496 struct i40e_driver_version dv;
6497
6498 dv.major_version = DRV_VERSION_MAJOR;
6499 dv.minor_version = DRV_VERSION_MINOR;
6500 dv.build_version = DRV_VERSION_BUILD;
6501 dv.subbuild_version = 0;
35a7d804 6502 strlcpy(dv.driver_string, DRV_VERSION, sizeof(dv.driver_string));
44033fac
JB		 6503 i40e_aq_send_driver_version(&pf->hw, &dv, NULL);
6504}
6505
f650a38b 6506/**
4dda12e6 6507 * i40e_reset_and_rebuild - reset and rebuild using a saved config
f650a38b 6508 * @pf: board private structure
bc7d338f 6509 * @reinit: if the Main VSI needs to re-initialized.
f650a38b 6510 **/
bc7d338f 6511static void i40e_reset_and_rebuild(struct i40e_pf *pf, bool reinit)
f650a38b 6512{
f650a38b 6513 struct i40e_hw *hw = &pf->hw;
cafa2ee6 6514 u8 set_fc_aq_fail = 0;
f650a38b
ASJ		 6515 i40e_status ret;
6516 u32 v;
6517
41c445ff
JB		 6518 /* Now we wait for GRST to settle out.
6519 * We don't have to delete the VEBs or VSIs from the hw switch
6520 * because the reset will make them disappear.
6521 */
6522 ret = i40e_pf_reset(hw);
b5565400 6523 if (ret) {
41c445ff 6524 dev_info(&pf->pdev->dev, "PF reset failed, %d\n", ret);
a316f651
ASJ		 6525 set_bit(__I40E_RESET_FAILED, &pf->state);
6526 goto clear_recovery;
b5565400 6527 }
41c445ff
JB		 6528 pf->pfr_count++;
6529
6530 if (test_bit(__I40E_DOWN, &pf->state))
a316f651 6531 goto clear_recovery;
69bfb110 6532 dev_dbg(&pf->pdev->dev, "Rebuilding internal switch\n");
41c445ff
JB		 6533
6534 /* rebuild the basics for the AdminQ, HMC, and initial HW switch */
6535 ret = i40e_init_adminq(&pf->hw);
6536 if (ret) {
f1c7e72e
SN		 6537 dev_info(&pf->pdev->dev, "Rebuild AdminQ failed, err %s aq_err %s\n",
6538 i40e_stat_str(&pf->hw, ret),
6539 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
a316f651 6540 goto clear_recovery;
41c445ff
JB		 6541 }
6542
4eb3f768 6543 /* re-verify the eeprom if we just had an EMP reset */
9df42d1a 6544 if (test_and_clear_bit(__I40E_EMP_RESET_INTR_RECEIVED, &pf->state))
4eb3f768 6545 i40e_verify_eeprom(pf);
4eb3f768 6546
e78ac4bf 6547 i40e_clear_pxe_mode(hw);
41c445ff 6548 ret = i40e_get_capabilities(pf);
f1c7e72e 6549 if (ret)
41c445ff 6550 goto end_core_reset;
41c445ff 6551
41c445ff
JB		 6552 ret = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp,
6553 hw->func_caps.num_rx_qp,
6554 pf->fcoe_hmc_cntx_num, pf->fcoe_hmc_filt_num);
6555 if (ret) {
6556 dev_info(&pf->pdev->dev, "init_lan_hmc failed: %d\n", ret);
6557 goto end_core_reset;
6558 }
6559 ret = i40e_configure_lan_hmc(hw, I40E_HMC_MODEL_DIRECT_ONLY);
6560 if (ret) {
6561 dev_info(&pf->pdev->dev, "configure_lan_hmc failed: %d\n", ret);
6562 goto end_core_reset;
6563 }
6564
4e3b35b0
NP		 6565#ifdef CONFIG_I40E_DCB
6566 ret = i40e_init_pf_dcb(pf);
6567 if (ret) {
aebfc816
SN		 6568 dev_info(&pf->pdev->dev, "DCB init failed %d, disabled\n", ret);
6569 pf->flags &= ~I40E_FLAG_DCB_CAPABLE;
6570 /* Continue without DCB enabled */
4e3b35b0
NP		 6571 }
6572#endif /* CONFIG_I40E_DCB */
38e00438 6573#ifdef I40E_FCOE
21364bcf 6574 i40e_init_pf_fcoe(pf);
4e3b35b0 6575
38e00438 6576#endif
41c445ff 6577 /* do basic switch setup */
bc7d338f 6578 ret = i40e_setup_pf_switch(pf, reinit);
41c445ff
JB		 6579 if (ret)
6580 goto end_core_reset;
6581
7e2453fe
JB		 6582 /* driver is only interested in link up/down and module qualification
6583 * reports from firmware
6584 */
6585 ret = i40e_aq_set_phy_int_mask(&pf->hw,
6586 I40E_AQ_EVENT_LINK_UPDOWN |
6587 I40E_AQ_EVENT_MODULE_QUAL_FAIL, NULL);
6588 if (ret)
f1c7e72e
SN		 6589 dev_info(&pf->pdev->dev, "set phy mask fail, err %s aq_err %s\n",
6590 i40e_stat_str(&pf->hw, ret),
6591 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
7e2453fe 6592
cafa2ee6
ASJ		 6593 /* make sure our flow control settings are restored */
6594 ret = i40e_set_fc(&pf->hw, &set_fc_aq_fail, true);
6595 if (ret)
f1c7e72e
SN		 6596 dev_info(&pf->pdev->dev, "set fc fail, err %s aq_err %s\n",
6597 i40e_stat_str(&pf->hw, ret),
6598 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
cafa2ee6 6599
41c445ff
JB		 6600 /* Rebuild the VSIs and VEBs that existed before reset.
6601 * They are still in our local switch element arrays, so only
6602 * need to rebuild the switch model in the HW.
6603 *
6604 * If there were VEBs but the reconstitution failed, we'll try
6605 * try to recover minimal use by getting the basic PF VSI working.
6606 */
6607 if (pf->vsi[pf->lan_vsi]->uplink_seid != pf->mac_seid) {
69bfb110 6608 dev_dbg(&pf->pdev->dev, "attempting to rebuild switch\n");
41c445ff
JB		 6609 /* find the one VEB connected to the MAC, and find orphans */
6610 for (v = 0; v < I40E_MAX_VEB; v++) {
6611 if (!pf->veb[v])
6612 continue;
6613
6614 if (pf->veb[v]->uplink_seid == pf->mac_seid ||
6615 pf->veb[v]->uplink_seid == 0) {
6616 ret = i40e_reconstitute_veb(pf->veb[v]);
6617
6618 if (!ret)
6619 continue;
6620
6621 /* If Main VEB failed, we're in deep doodoo,
6622 * so give up rebuilding the switch and set up
6623 * for minimal rebuild of PF VSI.
6624 * If orphan failed, we'll report the error
6625 * but try to keep going.
6626 */
6627 if (pf->veb[v]->uplink_seid == pf->mac_seid) {
6628 dev_info(&pf->pdev->dev,
6629 "rebuild of switch failed: %d, will try to set up simple PF connection\n",
6630 ret);
6631 pf->vsi[pf->lan_vsi]->uplink_seid
6632 = pf->mac_seid;
6633 break;
6634 } else if (pf->veb[v]->uplink_seid == 0) {
6635 dev_info(&pf->pdev->dev,
6636 "rebuild of orphan VEB failed: %d\n",
6637 ret);
6638 }
6639 }
6640 }
6641 }
6642
6643 if (pf->vsi[pf->lan_vsi]->uplink_seid == pf->mac_seid) {
cde4cbc7 6644 dev_dbg(&pf->pdev->dev, "attempting to rebuild PF VSI\n");
41c445ff
JB		 6645 /* no VEB, so rebuild only the Main VSI */
6646 ret = i40e_add_vsi(pf->vsi[pf->lan_vsi]);
6647 if (ret) {
6648 dev_info(&pf->pdev->dev,
6649 "rebuild of Main VSI failed: %d\n", ret);
6650 goto end_core_reset;
6651 }
6652 }
6653
025b4a54
ASJ		 6654 if (((pf->hw.aq.fw_maj_ver == 4) && (pf->hw.aq.fw_min_ver < 33)) ||
6655 (pf->hw.aq.fw_maj_ver < 4)) {
6656 msleep(75);
6657 ret = i40e_aq_set_link_restart_an(&pf->hw, true, NULL);
6658 if (ret)
f1c7e72e
SN		 6659 dev_info(&pf->pdev->dev, "link restart failed, err %s aq_err %s\n",
6660 i40e_stat_str(&pf->hw, ret),
6661 i40e_aq_str(&pf->hw,
6662 pf->hw.aq.asq_last_status));
cafa2ee6 6663 }
41c445ff
JB		 6664 /* reinit the misc interrupt */
6665 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
6666 ret = i40e_setup_misc_vector(pf);
6667
6668 /* restart the VSIs that were rebuilt and running before the reset */
6669 i40e_pf_unquiesce_all_vsi(pf);
6670
69f64b2b
MW		 6671 if (pf->num_alloc_vfs) {
6672 for (v = 0; v < pf->num_alloc_vfs; v++)
6673 i40e_reset_vf(&pf->vf[v], true);
6674 }
6675
41c445ff 6676 /* tell the firmware that we're starting */
44033fac 6677 i40e_send_version(pf);
41c445ff
JB		 6678
6679end_core_reset:
a316f651
ASJ		 6680 clear_bit(__I40E_RESET_FAILED, &pf->state);
6681clear_recovery:
41c445ff
JB		 6682 clear_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state);
6683}
6684
f650a38b 6685/**
b40c82e6 6686 * i40e_handle_reset_warning - prep for the PF to reset, reset and rebuild
f650a38b
ASJ		 6687 * @pf: board private structure
6688 *
6689 * Close up the VFs and other things in prep for a Core Reset,
6690 * then get ready to rebuild the world.
6691 **/
6692static void i40e_handle_reset_warning(struct i40e_pf *pf)
6693{
23cfbe07
SN		 6694 i40e_prep_for_reset(pf);
6695 i40e_reset_and_rebuild(pf, false);
f650a38b
ASJ		 6696}
6697
41c445ff
JB		 6698/**
6699 * i40e_handle_mdd_event
b40c82e6 6700 * @pf: pointer to the PF structure
41c445ff
JB		 6701 *
6702 * Called from the MDD irq handler to identify possibly malicious vfs
6703 **/
6704static void i40e_handle_mdd_event(struct i40e_pf *pf)
6705{
6706 struct i40e_hw *hw = &pf->hw;
6707 bool mdd_detected = false;
df430b12 6708 bool pf_mdd_detected = false;
41c445ff
JB		 6709 struct i40e_vf *vf;
6710 u32 reg;
6711 int i;
6712
6713 if (!test_bit(__I40E_MDD_EVENT_PENDING, &pf->state))
6714 return;
6715
6716 /* find what triggered the MDD event */
6717 reg = rd32(hw, I40E_GL_MDET_TX);
6718 if (reg & I40E_GL_MDET_TX_VALID_MASK) {
4c33f83a
ASJ		 6719 u8 pf_num = (reg & I40E_GL_MDET_TX_PF_NUM_MASK) >>
6720 I40E_GL_MDET_TX_PF_NUM_SHIFT;
2089ad03 6721 u16 vf_num = (reg & I40E_GL_MDET_TX_VF_NUM_MASK) >>
4c33f83a 6722 I40E_GL_MDET_TX_VF_NUM_SHIFT;
013f6579 6723 u8 event = (reg & I40E_GL_MDET_TX_EVENT_MASK) >>
4c33f83a 6724 I40E_GL_MDET_TX_EVENT_SHIFT;
2089ad03
MW		 6725 u16 queue = ((reg & I40E_GL_MDET_TX_QUEUE_MASK) >>
6726 I40E_GL_MDET_TX_QUEUE_SHIFT) -
6727 pf->hw.func_caps.base_queue;
faf32978 6728 if (netif_msg_tx_err(pf))
b40c82e6 6729 dev_info(&pf->pdev->dev, "Malicious Driver Detection event 0x%02x on TX queue %d PF number 0x%02x VF number 0x%02x\n",
faf32978 6730 event, queue, pf_num, vf_num);
41c445ff
JB		 6731 wr32(hw, I40E_GL_MDET_TX, 0xffffffff);
6732 mdd_detected = true;
6733 }
6734 reg = rd32(hw, I40E_GL_MDET_RX);
6735 if (reg & I40E_GL_MDET_RX_VALID_MASK) {
4c33f83a
ASJ		 6736 u8 func = (reg & I40E_GL_MDET_RX_FUNCTION_MASK) >>
6737 I40E_GL_MDET_RX_FUNCTION_SHIFT;
013f6579 6738 u8 event = (reg & I40E_GL_MDET_RX_EVENT_MASK) >>
4c33f83a 6739 I40E_GL_MDET_RX_EVENT_SHIFT;
2089ad03
MW		 6740 u16 queue = ((reg & I40E_GL_MDET_RX_QUEUE_MASK) >>
6741 I40E_GL_MDET_RX_QUEUE_SHIFT) -
6742 pf->hw.func_caps.base_queue;
faf32978
JB		 6743 if (netif_msg_rx_err(pf))
6744 dev_info(&pf->pdev->dev, "Malicious Driver Detection event 0x%02x on RX queue %d of function 0x%02x\n",
6745 event, queue, func);
41c445ff
JB		 6746 wr32(hw, I40E_GL_MDET_RX, 0xffffffff);
6747 mdd_detected = true;
6748 }
6749
df430b12
NP		 6750 if (mdd_detected) {
6751 reg = rd32(hw, I40E_PF_MDET_TX);
6752 if (reg & I40E_PF_MDET_TX_VALID_MASK) {
6753 wr32(hw, I40E_PF_MDET_TX, 0xFFFF);
faf32978 6754 dev_info(&pf->pdev->dev, "TX driver issue detected, PF reset issued\n");
df430b12
NP		 6755 pf_mdd_detected = true;
6756 }
6757 reg = rd32(hw, I40E_PF_MDET_RX);
6758 if (reg & I40E_PF_MDET_RX_VALID_MASK) {
6759 wr32(hw, I40E_PF_MDET_RX, 0xFFFF);
faf32978 6760 dev_info(&pf->pdev->dev, "RX driver issue detected, PF reset issued\n");
df430b12
NP		 6761 pf_mdd_detected = true;
6762 }
6763 /* Queue belongs to the PF, initiate a reset */
6764 if (pf_mdd_detected) {
6765 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
6766 i40e_service_event_schedule(pf);
6767 }
6768 }
6769
41c445ff
JB		 6770 /* see if one of the VFs needs its hand slapped */
6771 for (i = 0; i < pf->num_alloc_vfs && mdd_detected; i++) {
6772 vf = &(pf->vf[i]);
6773 reg = rd32(hw, I40E_VP_MDET_TX(i));
6774 if (reg & I40E_VP_MDET_TX_VALID_MASK) {
6775 wr32(hw, I40E_VP_MDET_TX(i), 0xFFFF);
6776 vf->num_mdd_events++;
faf32978
JB		 6777 dev_info(&pf->pdev->dev, "TX driver issue detected on VF %d\n",
6778 i);
41c445ff
JB		 6779 }
6780
6781 reg = rd32(hw, I40E_VP_MDET_RX(i));
6782 if (reg & I40E_VP_MDET_RX_VALID_MASK) {
6783 wr32(hw, I40E_VP_MDET_RX(i), 0xFFFF);
6784 vf->num_mdd_events++;
faf32978
JB		 6785 dev_info(&pf->pdev->dev, "RX driver issue detected on VF %d\n",
6786 i);
41c445ff
JB		 6787 }
6788
6789 if (vf->num_mdd_events > I40E_DEFAULT_NUM_MDD_EVENTS_ALLOWED) {
6790 dev_info(&pf->pdev->dev,
6791 "Too many MDD events on VF %d, disabled\n", i);
6792 dev_info(&pf->pdev->dev,
6793 "Use PF Control I/F to re-enable the VF\n");
6794 set_bit(I40E_VF_STAT_DISABLED, &vf->vf_states);
6795 }
6796 }
6797
6798 /* re-enable mdd interrupt cause */
6799 clear_bit(__I40E_MDD_EVENT_PENDING, &pf->state);
6800 reg = rd32(hw, I40E_PFINT_ICR0_ENA);
6801 reg |= I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK;
6802 wr32(hw, I40E_PFINT_ICR0_ENA, reg);
6803 i40e_flush(hw);
6804}
6805
a1c9a9d9
JK		 6806#ifdef CONFIG_I40E_VXLAN
6807/**
6808 * i40e_sync_vxlan_filters_subtask - Sync the VSI filter list with HW
6809 * @pf: board private structure
6810 **/
6811static void i40e_sync_vxlan_filters_subtask(struct i40e_pf *pf)
6812{
a1c9a9d9
JK		 6813 struct i40e_hw *hw = &pf->hw;
6814 i40e_status ret;
a1c9a9d9
JK		 6815 __be16 port;
6816 int i;
6817
6818 if (!(pf->flags & I40E_FLAG_VXLAN_FILTER_SYNC))
6819 return;
6820
6821 pf->flags &= ~I40E_FLAG_VXLAN_FILTER_SYNC;
6822
6823 for (i = 0; i < I40E_MAX_PF_UDP_OFFLOAD_PORTS; i++) {
41a1d04b
JB		 6824 if (pf->pending_vxlan_bitmap & BIT_ULL(i)) {
6825 pf->pending_vxlan_bitmap &= ~BIT_ULL(i);
a1c9a9d9 6826 port = pf->vxlan_ports[i];
c22c06c8
SN		 6827 if (port)
6828 ret = i40e_aq_add_udp_tunnel(hw, ntohs(port),
a1c9a9d9 6829 I40E_AQC_TUNNEL_TYPE_VXLAN,
c22c06c8
SN		 6830 NULL, NULL);
6831 else
6832 ret = i40e_aq_del_udp_tunnel(hw, i, NULL);
a1c9a9d9
JK		 6833
6834 if (ret) {
c22c06c8 6835 dev_info(&pf->pdev->dev,
f1c7e72e 6836 "%s vxlan port %d, index %d failed, err %s aq_err %s\n",
c22c06c8 6837 port ? "add" : "delete",
f1c7e72e
SN		 6838 ntohs(port), i,
6839 i40e_stat_str(&pf->hw, ret),
6840 i40e_aq_str(&pf->hw,
6841 pf->hw.aq.asq_last_status));
a1c9a9d9 6842 pf->vxlan_ports[i] = 0;
a1c9a9d9
JK		 6843 }
6844 }
6845 }
6846}
6847
6848#endif
41c445ff
JB		 6849/**
6850 * i40e_service_task - Run the driver's async subtasks
6851 * @work: pointer to work_struct containing our data
6852 **/
6853static void i40e_service_task(struct work_struct *work)
6854{
6855 struct i40e_pf *pf = container_of(work,
6856 struct i40e_pf,
6857 service_task);
6858 unsigned long start_time = jiffies;
6859
e57a2fea
SN		 6860 /* don't bother with service tasks if a reset is in progress */
6861 if (test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state)) {
6862 i40e_service_event_complete(pf);
6863 return;
6864 }
6865
b03a8c1f 6866 i40e_detect_recover_hung(pf);
41c445ff
JB		 6867 i40e_reset_subtask(pf);
6868 i40e_handle_mdd_event(pf);
6869 i40e_vc_process_vflr_event(pf);
6870 i40e_watchdog_subtask(pf);
6871 i40e_fdir_reinit_subtask(pf);
41c445ff 6872 i40e_sync_filters_subtask(pf);
a1c9a9d9
JK		 6873#ifdef CONFIG_I40E_VXLAN
6874 i40e_sync_vxlan_filters_subtask(pf);
6875#endif
41c445ff
JB		 6876 i40e_clean_adminq_subtask(pf);
6877
6878 i40e_service_event_complete(pf);
6879
6880 /* If the tasks have taken longer than one timer cycle or there
6881 * is more work to be done, reschedule the service task now
6882 * rather than wait for the timer to tick again.
6883 */
6884 if (time_after(jiffies, (start_time + pf->service_timer_period)) ||
6885 test_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state) ||
6886 test_bit(__I40E_MDD_EVENT_PENDING, &pf->state) ||
6887 test_bit(__I40E_VFLR_EVENT_PENDING, &pf->state))
6888 i40e_service_event_schedule(pf);
6889}
6890
6891/**
6892 * i40e_service_timer - timer callback
6893 * @data: pointer to PF struct
6894 **/
6895static void i40e_service_timer(unsigned long data)
6896{
6897 struct i40e_pf *pf = (struct i40e_pf *)data;
6898
6899 mod_timer(&pf->service_timer,
6900 round_jiffies(jiffies + pf->service_timer_period));
6901 i40e_service_event_schedule(pf);
6902}
6903
6904/**
6905 * i40e_set_num_rings_in_vsi - Determine number of rings in the VSI
6906 * @vsi: the VSI being configured
6907 **/
6908static int i40e_set_num_rings_in_vsi(struct i40e_vsi *vsi)
6909{
6910 struct i40e_pf *pf = vsi->back;
6911
6912 switch (vsi->type) {
6913 case I40E_VSI_MAIN:
6914 vsi->alloc_queue_pairs = pf->num_lan_qps;
6915 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
6916 I40E_REQ_DESCRIPTOR_MULTIPLE);
6917 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
6918 vsi->num_q_vectors = pf->num_lan_msix;
6919 else
6920 vsi->num_q_vectors = 1;
6921
6922 break;
6923
6924 case I40E_VSI_FDIR:
6925 vsi->alloc_queue_pairs = 1;
6926 vsi->num_desc = ALIGN(I40E_FDIR_RING_COUNT,
6927 I40E_REQ_DESCRIPTOR_MULTIPLE);
6928 vsi->num_q_vectors = 1;
6929 break;
6930
6931 case I40E_VSI_VMDQ2:
6932 vsi->alloc_queue_pairs = pf->num_vmdq_qps;
6933 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
6934 I40E_REQ_DESCRIPTOR_MULTIPLE);
6935 vsi->num_q_vectors = pf->num_vmdq_msix;
6936 break;
6937
6938 case I40E_VSI_SRIOV:
6939 vsi->alloc_queue_pairs = pf->num_vf_qps;
6940 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
6941 I40E_REQ_DESCRIPTOR_MULTIPLE);
6942 break;
6943
38e00438
VD		 6944#ifdef I40E_FCOE
6945 case I40E_VSI_FCOE:
6946 vsi->alloc_queue_pairs = pf->num_fcoe_qps;
6947 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
6948 I40E_REQ_DESCRIPTOR_MULTIPLE);
6949 vsi->num_q_vectors = pf->num_fcoe_msix;
6950 break;
6951
6952#endif /* I40E_FCOE */
41c445ff
JB		 6953 default:
6954 WARN_ON(1);
6955 return -ENODATA;
6956 }
6957
6958 return 0;
6959}
6960
f650a38b
ASJ		 6961/**
6962 * i40e_vsi_alloc_arrays - Allocate queue and vector pointer arrays for the vsi
6963 * @type: VSI pointer
bc7d338f 6964 * @alloc_qvectors: a bool to specify if q_vectors need to be allocated.
f650a38b
ASJ		 6965 *
6966 * On error: returns error code (negative)
6967 * On success: returns 0
6968 **/
bc7d338f 6969static int i40e_vsi_alloc_arrays(struct i40e_vsi *vsi, bool alloc_qvectors)
f650a38b
ASJ		 6970{
6971 int size;
6972 int ret = 0;
6973
ac6c5e3d 6974 /* allocate memory for both Tx and Rx ring pointers */
f650a38b
ASJ		 6975 size = sizeof(struct i40e_ring *) * vsi->alloc_queue_pairs * 2;
6976 vsi->tx_rings = kzalloc(size, GFP_KERNEL);
6977 if (!vsi->tx_rings)
6978 return -ENOMEM;
f650a38b
ASJ		 6979 vsi->rx_rings = &vsi->tx_rings[vsi->alloc_queue_pairs];
6980
bc7d338f
ASJ		 6981 if (alloc_qvectors) {
6982 /* allocate memory for q_vector pointers */
f57e4fbd 6983 size = sizeof(struct i40e_q_vector *) * vsi->num_q_vectors;
bc7d338f
ASJ		 6984 vsi->q_vectors = kzalloc(size, GFP_KERNEL);
6985 if (!vsi->q_vectors) {
6986 ret = -ENOMEM;
6987 goto err_vectors;
6988 }
f650a38b
ASJ		 6989 }
6990 return ret;
6991
6992err_vectors:
6993 kfree(vsi->tx_rings);
6994 return ret;
6995}
6996
41c445ff
JB		 6997/**
6998 * i40e_vsi_mem_alloc - Allocates the next available struct vsi in the PF
6999 * @pf: board private structure
7000 * @type: type of VSI
7001 *
7002 * On error: returns error code (negative)
7003 * On success: returns vsi index in PF (positive)
7004 **/
7005static int i40e_vsi_mem_alloc(struct i40e_pf *pf, enum i40e_vsi_type type)
7006{
7007 int ret = -ENODEV;
7008 struct i40e_vsi *vsi;
7009 int vsi_idx;
7010 int i;
7011
7012 /* Need to protect the allocation of the VSIs at the PF level */
7013 mutex_lock(&pf->switch_mutex);
7014
7015 /* VSI list may be fragmented if VSI creation/destruction has
7016 * been happening. We can afford to do a quick scan to look
7017 * for any free VSIs in the list.
7018 *
7019 * find next empty vsi slot, looping back around if necessary
7020 */
7021 i = pf->next_vsi;
505682cd 7022 while (i < pf->num_alloc_vsi && pf->vsi[i])
41c445ff 7023 i++;
505682cd 7024 if (i >= pf->num_alloc_vsi) {
41c445ff
JB		 7025 i = 0;
7026 while (i < pf->next_vsi && pf->vsi[i])
7027 i++;
7028 }
7029
505682cd 7030 if (i < pf->num_alloc_vsi && !pf->vsi[i]) {
41c445ff
JB		 7031 vsi_idx = i; /* Found one! */
7032 } else {
7033 ret = -ENODEV;
493fb300 7034 goto unlock_pf; /* out of VSI slots! */
41c445ff
JB		 7035 }
7036 pf->next_vsi = ++i;
7037
7038 vsi = kzalloc(sizeof(*vsi), GFP_KERNEL);
7039 if (!vsi) {
7040 ret = -ENOMEM;
493fb300 7041 goto unlock_pf;
41c445ff
JB		 7042 }
7043 vsi->type = type;
7044 vsi->back = pf;
7045 set_bit(__I40E_DOWN, &vsi->state);
7046 vsi->flags = 0;
7047 vsi->idx = vsi_idx;
7048 vsi->rx_itr_setting = pf->rx_itr_default;
7049 vsi->tx_itr_setting = pf->tx_itr_default;
5db4cb59
ASJ		 7050 vsi->rss_table_size = (vsi->type == I40E_VSI_MAIN) ?
7051 pf->rss_table_size : 64;
41c445ff
JB		 7052 vsi->netdev_registered = false;
7053 vsi->work_limit = I40E_DEFAULT_IRQ_WORK;
7054 INIT_LIST_HEAD(&vsi->mac_filter_list);
63741846 7055 vsi->irqs_ready = false;
41c445ff 7056
9f65e15b
AD		 7057 ret = i40e_set_num_rings_in_vsi(vsi);
7058 if (ret)
7059 goto err_rings;
7060
bc7d338f 7061 ret = i40e_vsi_alloc_arrays(vsi, true);
f650a38b 7062 if (ret)
9f65e15b 7063 goto err_rings;
493fb300 7064
41c445ff
JB		 7065 /* Setup default MSIX irq handler for VSI */
7066 i40e_vsi_setup_irqhandler(vsi, i40e_msix_clean_rings);
7067
7068 pf->vsi[vsi_idx] = vsi;
7069 ret = vsi_idx;
493fb300
AD		 7070 goto unlock_pf;
7071
9f65e15b 7072err_rings:
493fb300
AD		 7073 pf->next_vsi = i - 1;
7074 kfree(vsi);
7075unlock_pf:
41c445ff
JB		 7076 mutex_unlock(&pf->switch_mutex);
7077 return ret;
7078}
7079
f650a38b
ASJ		 7080/**
7081 * i40e_vsi_free_arrays - Free queue and vector pointer arrays for the VSI
7082 * @type: VSI pointer
bc7d338f 7083 * @free_qvectors: a bool to specify if q_vectors need to be freed.
f650a38b
ASJ		 7084 *
7085 * On error: returns error code (negative)
7086 * On success: returns 0
7087 **/
bc7d338f 7088static void i40e_vsi_free_arrays(struct i40e_vsi *vsi, bool free_qvectors)
f650a38b
ASJ		 7089{
7090 /* free the ring and vector containers */
bc7d338f
ASJ		 7091 if (free_qvectors) {
7092 kfree(vsi->q_vectors);
7093 vsi->q_vectors = NULL;
7094 }
f650a38b
ASJ		 7095 kfree(vsi->tx_rings);
7096 vsi->tx_rings = NULL;
7097 vsi->rx_rings = NULL;
7098}
7099
41c445ff
JB		 7100/**
7101 * i40e_vsi_clear - Deallocate the VSI provided
7102 * @vsi: the VSI being un-configured
7103 **/
7104static int i40e_vsi_clear(struct i40e_vsi *vsi)
7105{
7106 struct i40e_pf *pf;
7107
7108 if (!vsi)
7109 return 0;
7110
7111 if (!vsi->back)
7112 goto free_vsi;
7113 pf = vsi->back;
7114
7115 mutex_lock(&pf->switch_mutex);
7116 if (!pf->vsi[vsi->idx]) {
7117 dev_err(&pf->pdev->dev, "pf->vsi[%d] is NULL, just free vsi[%d](%p,type %d)\n",
7118 vsi->idx, vsi->idx, vsi, vsi->type);
7119 goto unlock_vsi;
7120 }
7121
7122 if (pf->vsi[vsi->idx] != vsi) {
7123 dev_err(&pf->pdev->dev,
7124 "pf->vsi[%d](%p, type %d) != vsi[%d](%p,type %d): no free!\n",
7125 pf->vsi[vsi->idx]->idx,
7126 pf->vsi[vsi->idx],
7127 pf->vsi[vsi->idx]->type,
7128 vsi->idx, vsi, vsi->type);
7129 goto unlock_vsi;
7130 }
7131
b40c82e6 7132 /* updates the PF for this cleared vsi */
41c445ff
JB		 7133 i40e_put_lump(pf->qp_pile, vsi->base_queue, vsi->idx);
7134 i40e_put_lump(pf->irq_pile, vsi->base_vector, vsi->idx);
7135
bc7d338f 7136 i40e_vsi_free_arrays(vsi, true);
493fb300 7137
41c445ff
JB		 7138 pf->vsi[vsi->idx] = NULL;
7139 if (vsi->idx < pf->next_vsi)
7140 pf->next_vsi = vsi->idx;
7141
7142unlock_vsi:
7143 mutex_unlock(&pf->switch_mutex);
7144free_vsi:
7145 kfree(vsi);
7146
7147 return 0;
7148}
7149
9f65e15b
AD		 7150/**
7151 * i40e_vsi_clear_rings - Deallocates the Rx and Tx rings for the provided VSI
7152 * @vsi: the VSI being cleaned
7153 **/
be1d5eea 7154static void i40e_vsi_clear_rings(struct i40e_vsi *vsi)
9f65e15b
AD		 7155{
7156 int i;
7157
8e9dca53 7158 if (vsi->tx_rings && vsi->tx_rings[0]) {
d7397644 7159 for (i = 0; i < vsi->alloc_queue_pairs; i++) {
00403f04
MW		 7160 kfree_rcu(vsi->tx_rings[i], rcu);
7161 vsi->tx_rings[i] = NULL;
7162 vsi->rx_rings[i] = NULL;
7163 }
be1d5eea 7164 }
9f65e15b
AD		 7165}
7166
41c445ff
JB		 7167/**
7168 * i40e_alloc_rings - Allocates the Rx and Tx rings for the provided VSI
7169 * @vsi: the VSI being configured
7170 **/
7171static int i40e_alloc_rings(struct i40e_vsi *vsi)
7172{
e7046ee1 7173 struct i40e_ring *tx_ring, *rx_ring;
41c445ff 7174 struct i40e_pf *pf = vsi->back;
41c445ff
JB		 7175 int i;
7176
41c445ff 7177 /* Set basic values in the rings to be used later during open() */
d7397644 7178 for (i = 0; i < vsi->alloc_queue_pairs; i++) {
ac6c5e3d 7179 /* allocate space for both Tx and Rx in one shot */
9f65e15b
AD		 7180 tx_ring = kzalloc(sizeof(struct i40e_ring) * 2, GFP_KERNEL);
7181 if (!tx_ring)
7182 goto err_out;
41c445ff
JB		 7183
7184 tx_ring->queue_index = i;
7185 tx_ring->reg_idx = vsi->base_queue + i;
7186 tx_ring->ring_active = false;
7187 tx_ring->vsi = vsi;
7188 tx_ring->netdev = vsi->netdev;
7189 tx_ring->dev = &pf->pdev->dev;
7190 tx_ring->count = vsi->num_desc;
7191 tx_ring->size = 0;
7192 tx_ring->dcb_tc = 0;
8e0764b4
ASJ		 7193 if (vsi->back->flags & I40E_FLAG_WB_ON_ITR_CAPABLE)
7194 tx_ring->flags = I40E_TXR_FLAGS_WB_ON_ITR;
527274c7
ASJ		 7195 if (vsi->back->flags & I40E_FLAG_OUTER_UDP_CSUM_CAPABLE)
7196 tx_ring->flags |= I40E_TXR_FLAGS_OUTER_UDP_CSUM;
9f65e15b 7197 vsi->tx_rings[i] = tx_ring;
41c445ff 7198
9f65e15b 7199 rx_ring = &tx_ring[1];
41c445ff
JB		 7200 rx_ring->queue_index = i;
7201 rx_ring->reg_idx = vsi->base_queue + i;
7202 rx_ring->ring_active = false;
7203 rx_ring->vsi = vsi;
7204 rx_ring->netdev = vsi->netdev;
7205 rx_ring->dev = &pf->pdev->dev;
7206 rx_ring->count = vsi->num_desc;
7207 rx_ring->size = 0;
7208 rx_ring->dcb_tc = 0;
7209 if (pf->flags & I40E_FLAG_16BYTE_RX_DESC_ENABLED)
7210 set_ring_16byte_desc_enabled(rx_ring);
7211 else
7212 clear_ring_16byte_desc_enabled(rx_ring);
9f65e15b 7213 vsi->rx_rings[i] = rx_ring;
41c445ff
JB		 7214 }
7215
7216 return 0;
9f65e15b
AD		 7217
7218err_out:
7219 i40e_vsi_clear_rings(vsi);
7220 return -ENOMEM;
41c445ff
JB		 7221}
7222
7223/**
7224 * i40e_reserve_msix_vectors - Reserve MSI-X vectors in the kernel
7225 * @pf: board private structure
7226 * @vectors: the number of MSI-X vectors to request
7227 *
7228 * Returns the number of vectors reserved, or error
7229 **/
7230static int i40e_reserve_msix_vectors(struct i40e_pf *pf, int vectors)
7231{
7b37f376
AG		 7232 vectors = pci_enable_msix_range(pf->pdev, pf->msix_entries,
7233 I40E_MIN_MSIX, vectors);
7234 if (vectors < 0) {
41c445ff 7235 dev_info(&pf->pdev->dev,
7b37f376 7236 "MSI-X vector reservation failed: %d\n", vectors);
41c445ff
JB		 7237 vectors = 0;
7238 }
7239
7240 return vectors;
7241}
7242
7243/**
7244 * i40e_init_msix - Setup the MSIX capability
7245 * @pf: board private structure
7246 *
7247 * Work with the OS to set up the MSIX vectors needed.
7248 *
3b444399 7249 * Returns the number of vectors reserved or negative on failure
41c445ff
JB		 7250 **/
7251static int i40e_init_msix(struct i40e_pf *pf)
7252{
41c445ff 7253 struct i40e_hw *hw = &pf->hw;
1e200e4a 7254 int vectors_left;
41c445ff 7255 int v_budget, i;
3b444399 7256 int v_actual;
41c445ff
JB		 7257
7258 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED))
7259 return -ENODEV;
7260
7261 /* The number of vectors we'll request will be comprised of:
7262 * - Add 1 for "other" cause for Admin Queue events, etc.
7263 * - The number of LAN queue pairs
f8ff1464
ASJ		 7264 * - Queues being used for RSS.
7265 * We don't need as many as max_rss_size vectors.
7266 * use rss_size instead in the calculation since that
7267 * is governed by number of cpus in the system.
7268 * - assumes symmetric Tx/Rx pairing
41c445ff 7269 * - The number of VMDq pairs
38e00438
VD		 7270#ifdef I40E_FCOE
7271 * - The number of FCOE qps.
7272#endif
41c445ff
JB		 7273 * Once we count this up, try the request.
7274 *
7275 * If we can't get what we want, we'll simplify to nearly nothing
7276 * and try again. If that still fails, we punt.
7277 */
1e200e4a
SN		 7278 vectors_left = hw->func_caps.num_msix_vectors;
7279 v_budget = 0;
7280
7281 /* reserve one vector for miscellaneous handler */
7282 if (vectors_left) {
7283 v_budget++;
7284 vectors_left--;
7285 }
7286
7287 /* reserve vectors for the main PF traffic queues */
7288 pf->num_lan_msix = min_t(int, num_online_cpus(), vectors_left);
7289 vectors_left -= pf->num_lan_msix;
7290 v_budget += pf->num_lan_msix;
7291
7292 /* reserve one vector for sideband flow director */
7293 if (pf->flags & I40E_FLAG_FD_SB_ENABLED) {
7294 if (vectors_left) {
7295 v_budget++;
7296 vectors_left--;
7297 } else {
7298 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
7299 }
7300 }
83840e4b 7301
38e00438 7302#ifdef I40E_FCOE
1e200e4a 7303 /* can we reserve enough for FCoE? */
38e00438 7304 if (pf->flags & I40E_FLAG_FCOE_ENABLED) {
1e200e4a
SN		 7305 if (!vectors_left)
7306 pf->num_fcoe_msix = 0;
7307 else if (vectors_left >= pf->num_fcoe_qps)
7308 pf->num_fcoe_msix = pf->num_fcoe_qps;
7309 else
7310 pf->num_fcoe_msix = 1;
38e00438 7311 v_budget += pf->num_fcoe_msix;
1e200e4a 7312 vectors_left -= pf->num_fcoe_msix;
38e00438 7313 }
1e200e4a 7314
38e00438 7315#endif
1e200e4a
SN		 7316 /* any vectors left over go for VMDq support */
7317 if (pf->flags & I40E_FLAG_VMDQ_ENABLED) {
7318 int vmdq_vecs_wanted = pf->num_vmdq_vsis * pf->num_vmdq_qps;
7319 int vmdq_vecs = min_t(int, vectors_left, vmdq_vecs_wanted);
7320
7321 /* if we're short on vectors for what's desired, we limit
7322 * the queues per vmdq. If this is still more than are
7323 * available, the user will need to change the number of
7324 * queues/vectors used by the PF later with the ethtool
7325 * channels command
7326 */
7327 if (vmdq_vecs < vmdq_vecs_wanted)
7328 pf->num_vmdq_qps = 1;
7329 pf->num_vmdq_msix = pf->num_vmdq_qps;
7330
7331 v_budget += vmdq_vecs;
7332 vectors_left -= vmdq_vecs;
7333 }
41c445ff
JB		 7334
7335 pf->msix_entries = kcalloc(v_budget, sizeof(struct msix_entry),
7336 GFP_KERNEL);
7337 if (!pf->msix_entries)
7338 return -ENOMEM;
7339
7340 for (i = 0; i < v_budget; i++)
7341 pf->msix_entries[i].entry = i;
3b444399 7342 v_actual = i40e_reserve_msix_vectors(pf, v_budget);
a34977ba 7343
3b444399 7344 if (v_actual != v_budget) {
a34977ba
ASJ		 7345 /* If we have limited resources, we will start with no vectors
7346 * for the special features and then allocate vectors to some
7347 * of these features based on the policy and at the end disable
7348 * the features that did not get any vectors.
7349 */
38e00438
VD		 7350#ifdef I40E_FCOE
7351 pf->num_fcoe_qps = 0;
7352 pf->num_fcoe_msix = 0;
7353#endif
a34977ba
ASJ		 7354 pf->num_vmdq_msix = 0;
7355 }
7356
3b444399 7357 if (v_actual < I40E_MIN_MSIX) {
41c445ff
JB		 7358 pf->flags &= ~I40E_FLAG_MSIX_ENABLED;
7359 kfree(pf->msix_entries);
7360 pf->msix_entries = NULL;
7361 return -ENODEV;
7362
3b444399 7363 } else if (v_actual == I40E_MIN_MSIX) {
41c445ff 7364 /* Adjust for minimal MSIX use */
41c445ff
JB		 7365 pf->num_vmdq_vsis = 0;
7366 pf->num_vmdq_qps = 0;
41c445ff
JB		 7367 pf->num_lan_qps = 1;
7368 pf->num_lan_msix = 1;
7369
3b444399
SN		 7370 } else if (v_actual != v_budget) {
7371 int vec;
7372
a34977ba 7373 /* reserve the misc vector */
3b444399 7374 vec = v_actual - 1;
a34977ba 7375
41c445ff
JB		 7376 /* Scale vector usage down */
7377 pf->num_vmdq_msix = 1; /* force VMDqs to only one vector */
a34977ba 7378 pf->num_vmdq_vsis = 1;
1e200e4a
SN		 7379 pf->num_vmdq_qps = 1;
7380 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
41c445ff
JB		 7381
7382 /* partition out the remaining vectors */
7383 switch (vec) {
7384 case 2:
41c445ff
JB		 7385 pf->num_lan_msix = 1;
7386 break;
7387 case 3:
38e00438
VD		 7388#ifdef I40E_FCOE
7389 /* give one vector to FCoE */
7390 if (pf->flags & I40E_FLAG_FCOE_ENABLED) {
7391 pf->num_lan_msix = 1;
7392 pf->num_fcoe_msix = 1;
7393 }
7394#else
41c445ff 7395 pf->num_lan_msix = 2;
38e00438 7396#endif
41c445ff
JB		 7397 break;
7398 default:
38e00438
VD		 7399#ifdef I40E_FCOE
7400 /* give one vector to FCoE */
7401 if (pf->flags & I40E_FLAG_FCOE_ENABLED) {
7402 pf->num_fcoe_msix = 1;
7403 vec--;
7404 }
7405#endif
1e200e4a
SN		 7406 /* give the rest to the PF */
7407 pf->num_lan_msix = min_t(int, vec, pf->num_lan_qps);
41c445ff
JB		 7408 break;
7409 }
7410 }
7411
a34977ba
ASJ		 7412 if ((pf->flags & I40E_FLAG_VMDQ_ENABLED) &&
7413 (pf->num_vmdq_msix == 0)) {
7414 dev_info(&pf->pdev->dev, "VMDq disabled, not enough MSI-X vectors\n");
7415 pf->flags &= ~I40E_FLAG_VMDQ_ENABLED;
7416 }
38e00438
VD		 7417#ifdef I40E_FCOE
7418
7419 if ((pf->flags & I40E_FLAG_FCOE_ENABLED) && (pf->num_fcoe_msix == 0)) {
7420 dev_info(&pf->pdev->dev, "FCOE disabled, not enough MSI-X vectors\n");
7421 pf->flags &= ~I40E_FLAG_FCOE_ENABLED;
7422 }
7423#endif
3b444399 7424 return v_actual;
41c445ff
JB		 7425}
7426
493fb300 7427/**
90e04070 7428 * i40e_vsi_alloc_q_vector - Allocate memory for a single interrupt vector
493fb300
AD		 7429 * @vsi: the VSI being configured
7430 * @v_idx: index of the vector in the vsi struct
7431 *
7432 * We allocate one q_vector. If allocation fails we return -ENOMEM.
7433 **/
90e04070 7434static int i40e_vsi_alloc_q_vector(struct i40e_vsi *vsi, int v_idx)
493fb300
AD		 7435{
7436 struct i40e_q_vector *q_vector;
7437
7438 /* allocate q_vector */
7439 q_vector = kzalloc(sizeof(struct i40e_q_vector), GFP_KERNEL);
7440 if (!q_vector)
7441 return -ENOMEM;
7442
7443 q_vector->vsi = vsi;
7444 q_vector->v_idx = v_idx;
7445 cpumask_set_cpu(v_idx, &q_vector->affinity_mask);
7446 if (vsi->netdev)
7447 netif_napi_add(vsi->netdev, &q_vector->napi,
eefeacee 7448 i40e_napi_poll, NAPI_POLL_WEIGHT);
493fb300 7449
cd0b6fa6
AD		 7450 q_vector->rx.latency_range = I40E_LOW_LATENCY;
7451 q_vector->tx.latency_range = I40E_LOW_LATENCY;
7452
493fb300
AD		 7453 /* tie q_vector and vsi together */
7454 vsi->q_vectors[v_idx] = q_vector;
7455
7456 return 0;
7457}
7458
41c445ff 7459/**
90e04070 7460 * i40e_vsi_alloc_q_vectors - Allocate memory for interrupt vectors
41c445ff
JB		 7461 * @vsi: the VSI being configured
7462 *
7463 * We allocate one q_vector per queue interrupt. If allocation fails we
7464 * return -ENOMEM.
7465 **/
90e04070 7466static int i40e_vsi_alloc_q_vectors(struct i40e_vsi *vsi)
41c445ff
JB		 7467{
7468 struct i40e_pf *pf = vsi->back;
7469 int v_idx, num_q_vectors;
493fb300 7470 int err;
41c445ff
JB		 7471
7472 /* if not MSIX, give the one vector only to the LAN VSI */
7473 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
7474 num_q_vectors = vsi->num_q_vectors;
7475 else if (vsi == pf->vsi[pf->lan_vsi])
7476 num_q_vectors = 1;
7477 else
7478 return -EINVAL;
7479
41c445ff 7480 for (v_idx = 0; v_idx < num_q_vectors; v_idx++) {
90e04070 7481 err = i40e_vsi_alloc_q_vector(vsi, v_idx);
493fb300
AD		 7482 if (err)
7483 goto err_out;
41c445ff
JB		 7484 }
7485
7486 return 0;
493fb300
AD		 7487
7488err_out:
7489 while (v_idx--)
7490 i40e_free_q_vector(vsi, v_idx);
7491
7492 return err;
41c445ff
JB		 7493}
7494
7495/**
7496 * i40e_init_interrupt_scheme - Determine proper interrupt scheme
7497 * @pf: board private structure to initialize
7498 **/
c1147280 7499static int i40e_init_interrupt_scheme(struct i40e_pf *pf)
41c445ff 7500{
3b444399
SN		 7501 int vectors = 0;
7502 ssize_t size;
41c445ff
JB		 7503
7504 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3b444399
SN		 7505 vectors = i40e_init_msix(pf);
7506 if (vectors < 0) {
60ea5f83 7507 pf->flags &= ~(I40E_FLAG_MSIX_ENABLED |
38e00438
VD		 7508#ifdef I40E_FCOE
7509 I40E_FLAG_FCOE_ENABLED |
7510#endif
60ea5f83 7511 I40E_FLAG_RSS_ENABLED |
4d9b6043 7512 I40E_FLAG_DCB_CAPABLE |
60ea5f83
JB		 7513 I40E_FLAG_SRIOV_ENABLED |
7514 I40E_FLAG_FD_SB_ENABLED |
7515 I40E_FLAG_FD_ATR_ENABLED |
7516 I40E_FLAG_VMDQ_ENABLED);
41c445ff
JB		 7517
7518 /* rework the queue expectations without MSIX */
7519 i40e_determine_queue_usage(pf);
7520 }
7521 }
7522
7523 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED) &&
7524 (pf->flags & I40E_FLAG_MSI_ENABLED)) {
77fa28be 7525 dev_info(&pf->pdev->dev, "MSI-X not available, trying MSI\n");
3b444399
SN		 7526 vectors = pci_enable_msi(pf->pdev);
7527 if (vectors < 0) {
7528 dev_info(&pf->pdev->dev, "MSI init failed - %d\n",
7529 vectors);
41c445ff
JB		 7530 pf->flags &= ~I40E_FLAG_MSI_ENABLED;
7531 }
3b444399 7532 vectors = 1; /* one MSI or Legacy vector */
41c445ff
JB		 7533 }
7534
958a3e3b 7535 if (!(pf->flags & (I40E_FLAG_MSIX_ENABLED | I40E_FLAG_MSI_ENABLED)))
77fa28be 7536 dev_info(&pf->pdev->dev, "MSI-X and MSI not available, falling back to Legacy IRQ\n");
958a3e3b 7537
3b444399
SN		 7538 /* set up vector assignment tracking */
7539 size = sizeof(struct i40e_lump_tracking) + (sizeof(u16) * vectors);
7540 pf->irq_pile = kzalloc(size, GFP_KERNEL);
c1147280
JB		 7541 if (!pf->irq_pile) {
7542 dev_err(&pf->pdev->dev, "error allocating irq_pile memory\n");
7543 return -ENOMEM;
7544 }
3b444399
SN		 7545 pf->irq_pile->num_entries = vectors;
7546 pf->irq_pile->search_hint = 0;
7547
c1147280 7548 /* track first vector for misc interrupts, ignore return */
3b444399 7549 (void)i40e_get_lump(pf, pf->irq_pile, 1, I40E_PILE_VALID_BIT - 1);
c1147280
JB		 7550
7551 return 0;
41c445ff
JB		 7552}
7553
7554/**
7555 * i40e_setup_misc_vector - Setup the misc vector to handle non queue events
7556 * @pf: board private structure
7557 *
7558 * This sets up the handler for MSIX 0, which is used to manage the
7559 * non-queue interrupts, e.g. AdminQ and errors. This is not used
7560 * when in MSI or Legacy interrupt mode.
7561 **/
7562static int i40e_setup_misc_vector(struct i40e_pf *pf)
7563{
7564 struct i40e_hw *hw = &pf->hw;
7565 int err = 0;
7566
7567 /* Only request the irq if this is the first time through, and
7568 * not when we're rebuilding after a Reset
7569 */
7570 if (!test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state)) {
7571 err = request_irq(pf->msix_entries[0].vector,
b294ac70 7572 i40e_intr, 0, pf->int_name, pf);
41c445ff
JB		 7573 if (err) {
7574 dev_info(&pf->pdev->dev,
77fa28be 7575 "request_irq for %s failed: %d\n",
b294ac70 7576 pf->int_name, err);
41c445ff
JB		 7577 return -EFAULT;
7578 }
7579 }
7580
ab437b5a 7581 i40e_enable_misc_int_causes(pf);
41c445ff
JB		 7582
7583 /* associate no queues to the misc vector */
7584 wr32(hw, I40E_PFINT_LNKLST0, I40E_QUEUE_END_OF_LIST);
7585 wr32(hw, I40E_PFINT_ITR0(I40E_RX_ITR), I40E_ITR_8K);
7586
7587 i40e_flush(hw);
7588
7589 i40e_irq_dynamic_enable_icr0(pf);
7590
7591 return err;
7592}
7593
7594/**
e25d00b8
ASJ		 7595 * i40e_config_rss_aq - Prepare for RSS using AQ commands
7596 * @vsi: vsi structure
7597 * @seed: RSS hash seed
7598 **/
7599static int i40e_config_rss_aq(struct i40e_vsi *vsi, const u8 *seed)
7600{
7601 struct i40e_aqc_get_set_rss_key_data rss_key;
7602 struct i40e_pf *pf = vsi->back;
7603 struct i40e_hw *hw = &pf->hw;
7604 bool pf_lut = false;
7605 u8 *rss_lut;
7606 int ret, i;
7607
7608 memset(&rss_key, 0, sizeof(rss_key));
7609 memcpy(&rss_key, seed, sizeof(rss_key));
7610
7611 rss_lut = kzalloc(pf->rss_table_size, GFP_KERNEL);
7612 if (!rss_lut)
7613 return -ENOMEM;
7614
7615 /* Populate the LUT with max no. of queues in round robin fashion */
7616 for (i = 0; i < vsi->rss_table_size; i++)
7617 rss_lut[i] = i % vsi->rss_size;
7618
7619 ret = i40e_aq_set_rss_key(hw, vsi->id, &rss_key);
7620 if (ret) {
7621 dev_info(&pf->pdev->dev,
7622 "Cannot set RSS key, err %s aq_err %s\n",
7623 i40e_stat_str(&pf->hw, ret),
7624 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
126b63d9 7625 goto config_rss_aq_out;
e25d00b8
ASJ		 7626 }
7627
7628 if (vsi->type == I40E_VSI_MAIN)
7629 pf_lut = true;
7630
7631 ret = i40e_aq_set_rss_lut(hw, vsi->id, pf_lut, rss_lut,
7632 vsi->rss_table_size);
7633 if (ret)
7634 dev_info(&pf->pdev->dev,
7635 "Cannot set RSS lut, err %s aq_err %s\n",
7636 i40e_stat_str(&pf->hw, ret),
7637 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
7638
126b63d9
AS		 7639config_rss_aq_out:
7640 kfree(rss_lut);
e25d00b8
ASJ		 7641 return ret;
7642}
7643
7644/**
7645 * i40e_vsi_config_rss - Prepare for VSI(VMDq) RSS if used
7646 * @vsi: VSI structure
7647 **/
7648static int i40e_vsi_config_rss(struct i40e_vsi *vsi)
7649{
7650 u8 seed[I40E_HKEY_ARRAY_SIZE];
7651 struct i40e_pf *pf = vsi->back;
7652
7653 netdev_rss_key_fill((void *)seed, I40E_HKEY_ARRAY_SIZE);
7654 vsi->rss_size = min_t(int, pf->rss_size, vsi->num_queue_pairs);
7655
7656 if (pf->flags & I40E_FLAG_RSS_AQ_CAPABLE)
7657 return i40e_config_rss_aq(vsi, seed);
7658
7659 return 0;
7660}
7661
7662/**
7663 * i40e_config_rss_reg - Prepare for RSS if used
41c445ff 7664 * @pf: board private structure
e25d00b8 7665 * @seed: RSS hash seed
41c445ff 7666 **/
e25d00b8 7667static int i40e_config_rss_reg(struct i40e_pf *pf, const u8 *seed)
41c445ff 7668{
66ddcffb 7669 struct i40e_vsi *vsi = pf->vsi[pf->lan_vsi];
4617e8c0 7670 struct i40e_hw *hw = &pf->hw;
e25d00b8
ASJ		 7671 u32 *seed_dw = (u32 *)seed;
7672 u32 current_queue = 0;
4617e8c0
ASJ		 7673 u32 lut = 0;
7674 int i, j;
41c445ff 7675
e25d00b8 7676 /* Fill out hash function seed */
41c445ff 7677 for (i = 0; i <= I40E_PFQF_HKEY_MAX_INDEX; i++)
e25d00b8
ASJ		 7678 wr32(hw, I40E_PFQF_HKEY(i), seed_dw[i]);
7679
7680 for (i = 0; i <= I40E_PFQF_HLUT_MAX_INDEX; i++) {
7681 lut = 0;
7682 for (j = 0; j < 4; j++) {
7683 if (current_queue == vsi->rss_size)
7684 current_queue = 0;
7685 lut |= ((current_queue) << (8 * j));
7686 current_queue++;
7687 }
7688 wr32(&pf->hw, I40E_PFQF_HLUT(i), lut);
7689 }
7690 i40e_flush(hw);
7691
7692 return 0;
7693}
7694
7695/**
7696 * i40e_config_rss - Prepare for RSS if used
7697 * @pf: board private structure
7698 **/
7699static int i40e_config_rss(struct i40e_pf *pf)
7700{
7701 struct i40e_vsi *vsi = pf->vsi[pf->lan_vsi];
7702 u8 seed[I40E_HKEY_ARRAY_SIZE];
7703 struct i40e_hw *hw = &pf->hw;
7704 u32 reg_val;
7705 u64 hena;
7706
7707 netdev_rss_key_fill((void *)seed, I40E_HKEY_ARRAY_SIZE);
41c445ff
JB		 7708
7709 /* By default we enable TCP/UDP with IPv4/IPv6 ptypes */
7710 hena = (u64)rd32(hw, I40E_PFQF_HENA(0)) |
7711 ((u64)rd32(hw, I40E_PFQF_HENA(1)) << 32);
e25d00b8
ASJ		 7712 hena |= i40e_pf_get_default_rss_hena(pf);
7713
41c445ff
JB		 7714 wr32(hw, I40E_PFQF_HENA(0), (u32)hena);
7715 wr32(hw, I40E_PFQF_HENA(1), (u32)(hena >> 32));
7716
66ddcffb
ASJ		 7717 vsi->rss_size = min_t(int, pf->rss_size, vsi->num_queue_pairs);
7718
e25d00b8 7719 /* Determine the RSS table size based on the hardware capabilities */
e157ea30 7720 reg_val = rd32(hw, I40E_PFQF_CTL_0);
e25d00b8
ASJ		 7721 reg_val = (pf->rss_table_size == 512) ?
7722 (reg_val | I40E_PFQF_CTL_0_HASHLUTSIZE_512) :
7723 (reg_val & ~I40E_PFQF_CTL_0_HASHLUTSIZE_512);
e157ea30
CW		 7724 wr32(hw, I40E_PFQF_CTL_0, reg_val);
7725
e25d00b8
ASJ		 7726 if (pf->flags & I40E_FLAG_RSS_AQ_CAPABLE)
7727 return i40e_config_rss_aq(pf->vsi[pf->lan_vsi], seed);
7728 else
7729 return i40e_config_rss_reg(pf, seed);
41c445ff
JB		 7730}
7731
f8ff1464
ASJ		 7732/**
7733 * i40e_reconfig_rss_queues - change number of queues for rss and rebuild
7734 * @pf: board private structure
7735 * @queue_count: the requested queue count for rss.
7736 *
7737 * returns 0 if rss is not enabled, if enabled returns the final rss queue
7738 * count which may be different from the requested queue count.
7739 **/
7740int i40e_reconfig_rss_queues(struct i40e_pf *pf, int queue_count)
7741{
9a3bd2f1
ASJ		 7742 struct i40e_vsi *vsi = pf->vsi[pf->lan_vsi];
7743 int new_rss_size;
7744
f8ff1464
ASJ		 7745 if (!(pf->flags & I40E_FLAG_RSS_ENABLED))
7746 return 0;
7747
9a3bd2f1 7748 new_rss_size = min_t(int, queue_count, pf->rss_size_max);
f8ff1464 7749
9a3bd2f1
ASJ		 7750 if (queue_count != vsi->num_queue_pairs) {
7751 vsi->req_queue_pairs = queue_count;
f8ff1464
ASJ		 7752 i40e_prep_for_reset(pf);
7753
9a3bd2f1 7754 pf->rss_size = new_rss_size;
f8ff1464
ASJ		 7755
7756 i40e_reset_and_rebuild(pf, true);
7757 i40e_config_rss(pf);
7758 }
7759 dev_info(&pf->pdev->dev, "RSS count: %d\n", pf->rss_size);
7760 return pf->rss_size;
7761}
7762
f4492db1
GR		 7763/**
7764 * i40e_get_npar_bw_setting - Retrieve BW settings for this PF partition
7765 * @pf: board private structure
7766 **/
7767i40e_status i40e_get_npar_bw_setting(struct i40e_pf *pf)
7768{
7769 i40e_status status;
7770 bool min_valid, max_valid;
7771 u32 max_bw, min_bw;
7772
7773 status = i40e_read_bw_from_alt_ram(&pf->hw, &max_bw, &min_bw,
7774 &min_valid, &max_valid);
7775
7776 if (!status) {
7777 if (min_valid)
7778 pf->npar_min_bw = min_bw;
7779 if (max_valid)
7780 pf->npar_max_bw = max_bw;
7781 }
7782
7783 return status;
7784}
7785
7786/**
7787 * i40e_set_npar_bw_setting - Set BW settings for this PF partition
7788 * @pf: board private structure
7789 **/
7790i40e_status i40e_set_npar_bw_setting(struct i40e_pf *pf)
7791{
7792 struct i40e_aqc_configure_partition_bw_data bw_data;
7793 i40e_status status;
7794
b40c82e6 7795 /* Set the valid bit for this PF */
41a1d04b 7796 bw_data.pf_valid_bits = cpu_to_le16(BIT(pf->hw.pf_id));
f4492db1
GR		 7797 bw_data.max_bw[pf->hw.pf_id] = pf->npar_max_bw & I40E_ALT_BW_VALUE_MASK;
7798 bw_data.min_bw[pf->hw.pf_id] = pf->npar_min_bw & I40E_ALT_BW_VALUE_MASK;
7799
7800 /* Set the new bandwidths */
7801 status = i40e_aq_configure_partition_bw(&pf->hw, &bw_data, NULL);
7802
7803 return status;
7804}
7805
7806/**
7807 * i40e_commit_npar_bw_setting - Commit BW settings for this PF partition
7808 * @pf: board private structure
7809 **/
7810i40e_status i40e_commit_npar_bw_setting(struct i40e_pf *pf)
7811{
7812 /* Commit temporary BW setting to permanent NVM image */
7813 enum i40e_admin_queue_err last_aq_status;
7814 i40e_status ret;
7815 u16 nvm_word;
7816
7817 if (pf->hw.partition_id != 1) {
7818 dev_info(&pf->pdev->dev,
7819 "Commit BW only works on partition 1! This is partition %d",
7820 pf->hw.partition_id);
7821 ret = I40E_NOT_SUPPORTED;
7822 goto bw_commit_out;
7823 }
7824
7825 /* Acquire NVM for read access */
7826 ret = i40e_acquire_nvm(&pf->hw, I40E_RESOURCE_READ);
7827 last_aq_status = pf->hw.aq.asq_last_status;
7828 if (ret) {
7829 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 7830 "Cannot acquire NVM for read access, err %s aq_err %s\n",
7831 i40e_stat_str(&pf->hw, ret),
7832 i40e_aq_str(&pf->hw, last_aq_status));
f4492db1
GR		 7833 goto bw_commit_out;
7834 }
7835
7836 /* Read word 0x10 of NVM - SW compatibility word 1 */
7837 ret = i40e_aq_read_nvm(&pf->hw,
7838 I40E_SR_NVM_CONTROL_WORD,
7839 0x10, sizeof(nvm_word), &nvm_word,
7840 false, NULL);
7841 /* Save off last admin queue command status before releasing
7842 * the NVM
7843 */
7844 last_aq_status = pf->hw.aq.asq_last_status;
7845 i40e_release_nvm(&pf->hw);
7846 if (ret) {
f1c7e72e
SN		 7847 dev_info(&pf->pdev->dev, "NVM read error, err %s aq_err %s\n",
7848 i40e_stat_str(&pf->hw, ret),
7849 i40e_aq_str(&pf->hw, last_aq_status));
f4492db1
GR		 7850 goto bw_commit_out;
7851 }
7852
7853 /* Wait a bit for NVM release to complete */
7854 msleep(50);
7855
7856 /* Acquire NVM for write access */
7857 ret = i40e_acquire_nvm(&pf->hw, I40E_RESOURCE_WRITE);
7858 last_aq_status = pf->hw.aq.asq_last_status;
7859 if (ret) {
7860 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 7861 "Cannot acquire NVM for write access, err %s aq_err %s\n",
7862 i40e_stat_str(&pf->hw, ret),
7863 i40e_aq_str(&pf->hw, last_aq_status));
f4492db1
GR		 7864 goto bw_commit_out;
7865 }
7866 /* Write it back out unchanged to initiate update NVM,
7867 * which will force a write of the shadow (alt) RAM to
7868 * the NVM - thus storing the bandwidth values permanently.
7869 */
7870 ret = i40e_aq_update_nvm(&pf->hw,
7871 I40E_SR_NVM_CONTROL_WORD,
7872 0x10, sizeof(nvm_word),
7873 &nvm_word, true, NULL);
7874 /* Save off last admin queue command status before releasing
7875 * the NVM
7876 */
7877 last_aq_status = pf->hw.aq.asq_last_status;
7878 i40e_release_nvm(&pf->hw);
7879 if (ret)
7880 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 7881 "BW settings NOT SAVED, err %s aq_err %s\n",
7882 i40e_stat_str(&pf->hw, ret),
7883 i40e_aq_str(&pf->hw, last_aq_status));
f4492db1
GR		 7884bw_commit_out:
7885
7886 return ret;
7887}
7888
41c445ff
JB		 7889/**
7890 * i40e_sw_init - Initialize general software structures (struct i40e_pf)
7891 * @pf: board private structure to initialize
7892 *
7893 * i40e_sw_init initializes the Adapter private data structure.
7894 * Fields are initialized based on PCI device information and
7895 * OS network device settings (MTU size).
7896 **/
7897static int i40e_sw_init(struct i40e_pf *pf)
7898{
7899 int err = 0;
7900 int size;
7901
7902 pf->msg_enable = netif_msg_init(I40E_DEFAULT_MSG_ENABLE,
7903 (NETIF_MSG_DRV|NETIF_MSG_PROBE|NETIF_MSG_LINK));
2759997b 7904 pf->hw.debug_mask = pf->msg_enable | I40E_DEBUG_DIAG;
41c445ff
JB		 7905 if (debug != -1 && debug != I40E_DEFAULT_MSG_ENABLE) {
7906 if (I40E_DEBUG_USER & debug)
7907 pf->hw.debug_mask = debug;
7908 pf->msg_enable = netif_msg_init((debug & ~I40E_DEBUG_USER),
7909 I40E_DEFAULT_MSG_ENABLE);
7910 }
7911
7912 /* Set default capability flags */
7913 pf->flags = I40E_FLAG_RX_CSUM_ENABLED |
7914 I40E_FLAG_MSI_ENABLED |
9ac77266 7915 I40E_FLAG_LINK_POLLING_ENABLED |
2bc7ee8a
MW		 7916 I40E_FLAG_MSIX_ENABLED;
7917
7918 if (iommu_present(&pci_bus_type))
7919 pf->flags |= I40E_FLAG_RX_PS_ENABLED;
7920 else
7921 pf->flags |= I40E_FLAG_RX_1BUF_ENABLED;
41c445ff 7922
ca99eb99
MW		 7923 /* Set default ITR */
7924 pf->rx_itr_default = I40E_ITR_DYNAMIC | I40E_ITR_RX_DEF;
7925 pf->tx_itr_default = I40E_ITR_DYNAMIC | I40E_ITR_TX_DEF;
7926
7134f9ce
JB		 7927 /* Depending on PF configurations, it is possible that the RSS
7928 * maximum might end up larger than the available queues
7929 */
41a1d04b 7930 pf->rss_size_max = BIT(pf->hw.func_caps.rss_table_entry_width);
ec9a7db7 7931 pf->rss_size = 1;
5db4cb59 7932 pf->rss_table_size = pf->hw.func_caps.rss_table_size;
7134f9ce
JB		 7933 pf->rss_size_max = min_t(int, pf->rss_size_max,
7934 pf->hw.func_caps.num_tx_qp);
41c445ff
JB		 7935 if (pf->hw.func_caps.rss) {
7936 pf->flags |= I40E_FLAG_RSS_ENABLED;
bf051a3b 7937 pf->rss_size = min_t(int, pf->rss_size_max, num_online_cpus());
41c445ff
JB		 7938 }
7939
2050bc65 7940 /* MFP mode enabled */
c78b953e 7941 if (pf->hw.func_caps.npar_enable || pf->hw.func_caps.flex10_enable) {
2050bc65
CS		 7942 pf->flags |= I40E_FLAG_MFP_ENABLED;
7943 dev_info(&pf->pdev->dev, "MFP mode Enabled\n");
f4492db1
GR		 7944 if (i40e_get_npar_bw_setting(pf))
7945 dev_warn(&pf->pdev->dev,
7946 "Could not get NPAR bw settings\n");
7947 else
7948 dev_info(&pf->pdev->dev,
7949 "Min BW = %8.8x, Max BW = %8.8x\n",
7950 pf->npar_min_bw, pf->npar_max_bw);
2050bc65
CS		 7951 }
7952
cbf61325
ASJ		 7953 /* FW/NVM is not yet fixed in this regard */
7954 if ((pf->hw.func_caps.fd_filters_guaranteed > 0) ||
7955 (pf->hw.func_caps.fd_filters_best_effort > 0)) {
7956 pf->flags |= I40E_FLAG_FD_ATR_ENABLED;
7957 pf->atr_sample_rate = I40E_DEFAULT_ATR_SAMPLE_RATE;
cbf61325 7958 if (!(pf->flags & I40E_FLAG_MFP_ENABLED)) {
60ea5f83 7959 pf->flags |= I40E_FLAG_FD_SB_ENABLED;
cbf61325
ASJ		 7960 } else {
7961 dev_info(&pf->pdev->dev,
0b67584f 7962 "Flow Director Sideband mode Disabled in MFP mode\n");
41c445ff 7963 }
cbf61325
ASJ		 7964 pf->fdir_pf_filter_count =
7965 pf->hw.func_caps.fd_filters_guaranteed;
7966 pf->hw.fdir_shared_filter_count =
7967 pf->hw.func_caps.fd_filters_best_effort;
41c445ff
JB		 7968 }
7969
7970 if (pf->hw.func_caps.vmdq) {
41c445ff 7971 pf->num_vmdq_vsis = I40E_DEFAULT_NUM_VMDQ_VSI;
e25d00b8 7972 pf->flags |= I40E_FLAG_VMDQ_ENABLED;
41c445ff
JB		 7973 }
7974
38e00438 7975#ifdef I40E_FCOE
21364bcf 7976 i40e_init_pf_fcoe(pf);
38e00438
VD		 7977
7978#endif /* I40E_FCOE */
41c445ff 7979#ifdef CONFIG_PCI_IOV
ba252f13 7980 if (pf->hw.func_caps.num_vfs && pf->hw.partition_id == 1) {
41c445ff
JB		 7981 pf->num_vf_qps = I40E_DEFAULT_QUEUES_PER_VF;
7982 pf->flags |= I40E_FLAG_SRIOV_ENABLED;
7983 pf->num_req_vfs = min_t(int,
7984 pf->hw.func_caps.num_vfs,
7985 I40E_MAX_VF_COUNT);
7986 }
7987#endif /* CONFIG_PCI_IOV */
d502ce01
ASJ		 7988 if (pf->hw.mac.type == I40E_MAC_X722) {
7989 pf->flags |= I40E_FLAG_RSS_AQ_CAPABLE |
7990 I40E_FLAG_128_QP_RSS_CAPABLE |
7991 I40E_FLAG_HW_ATR_EVICT_CAPABLE |
7992 I40E_FLAG_OUTER_UDP_CSUM_CAPABLE |
7993 I40E_FLAG_WB_ON_ITR_CAPABLE |
7994 I40E_FLAG_MULTIPLE_TCP_UDP_RSS_PCTYPE;
7995 }
41c445ff
JB		 7996 pf->eeprom_version = 0xDEAD;
7997 pf->lan_veb = I40E_NO_VEB;
7998 pf->lan_vsi = I40E_NO_VSI;
7999
d1a8d275
ASJ		 8000 /* By default FW has this off for performance reasons */
8001 pf->flags &= ~I40E_FLAG_VEB_STATS_ENABLED;
8002
41c445ff
JB		 8003 /* set up queue assignment tracking */
8004 size = sizeof(struct i40e_lump_tracking)
8005 + (sizeof(u16) * pf->hw.func_caps.num_tx_qp);
8006 pf->qp_pile = kzalloc(size, GFP_KERNEL);
8007 if (!pf->qp_pile) {
8008 err = -ENOMEM;
8009 goto sw_init_done;
8010 }
8011 pf->qp_pile->num_entries = pf->hw.func_caps.num_tx_qp;
8012 pf->qp_pile->search_hint = 0;
8013
327fe04b
ASJ		 8014 pf->tx_timeout_recovery_level = 1;
8015
41c445ff
JB		 8016 mutex_init(&pf->switch_mutex);
8017
c668a12c
GR		 8018 /* If NPAR is enabled nudge the Tx scheduler */
8019 if (pf->hw.func_caps.npar_enable && (!i40e_get_npar_bw_setting(pf)))
8020 i40e_set_npar_bw_setting(pf);
8021
41c445ff
JB		 8022sw_init_done:
8023 return err;
8024}
8025
7c3c288b
ASJ		 8026/**
8027 * i40e_set_ntuple - set the ntuple feature flag and take action
8028 * @pf: board private structure to initialize
8029 * @features: the feature set that the stack is suggesting
8030 *
8031 * returns a bool to indicate if reset needs to happen
8032 **/
8033bool i40e_set_ntuple(struct i40e_pf *pf, netdev_features_t features)
8034{
8035 bool need_reset = false;
8036
8037 /* Check if Flow Director n-tuple support was enabled or disabled. If
8038 * the state changed, we need to reset.
8039 */
8040 if (features & NETIF_F_NTUPLE) {
8041 /* Enable filters and mark for reset */
8042 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
8043 need_reset = true;
8044 pf->flags |= I40E_FLAG_FD_SB_ENABLED;
8045 } else {
8046 /* turn off filters, mark for reset and clear SW filter list */
8047 if (pf->flags & I40E_FLAG_FD_SB_ENABLED) {
8048 need_reset = true;
8049 i40e_fdir_filter_exit(pf);
8050 }
8051 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
8a4f34fb 8052 pf->auto_disable_flags &= ~I40E_FLAG_FD_SB_ENABLED;
1e1be8f6
ASJ		 8053 /* reset fd counters */
8054 pf->fd_add_err = pf->fd_atr_cnt = pf->fd_tcp_rule = 0;
8055 pf->fdir_pf_active_filters = 0;
8056 pf->flags |= I40E_FLAG_FD_ATR_ENABLED;
2e4875e3
ASJ		 8057 if (I40E_DEBUG_FD & pf->hw.debug_mask)
8058 dev_info(&pf->pdev->dev, "ATR re-enabled.\n");
8a4f34fb
ASJ		 8059 /* if ATR was auto disabled it can be re-enabled. */
8060 if ((pf->flags & I40E_FLAG_FD_ATR_ENABLED) &&
8061 (pf->auto_disable_flags & I40E_FLAG_FD_ATR_ENABLED))
8062 pf->auto_disable_flags &= ~I40E_FLAG_FD_ATR_ENABLED;
7c3c288b
ASJ		 8063 }
8064 return need_reset;
8065}
8066
41c445ff
JB		 8067/**
8068 * i40e_set_features - set the netdev feature flags
8069 * @netdev: ptr to the netdev being adjusted
8070 * @features: the feature set that the stack is suggesting
8071 **/
8072static int i40e_set_features(struct net_device *netdev,
8073 netdev_features_t features)
8074{
8075 struct i40e_netdev_priv *np = netdev_priv(netdev);
8076 struct i40e_vsi *vsi = np->vsi;
7c3c288b
ASJ		 8077 struct i40e_pf *pf = vsi->back;
8078 bool need_reset;
41c445ff
JB		 8079
8080 if (features & NETIF_F_HW_VLAN_CTAG_RX)
8081 i40e_vlan_stripping_enable(vsi);
8082 else
8083 i40e_vlan_stripping_disable(vsi);
8084
7c3c288b
ASJ		 8085 need_reset = i40e_set_ntuple(pf, features);
8086
8087 if (need_reset)
41a1d04b 8088 i40e_do_reset(pf, BIT_ULL(__I40E_PF_RESET_REQUESTED));
7c3c288b 8089
41c445ff
JB		 8090 return 0;
8091}
8092
a1c9a9d9
JK		 8093#ifdef CONFIG_I40E_VXLAN
8094/**
8095 * i40e_get_vxlan_port_idx - Lookup a possibly offloaded for Rx UDP port
8096 * @pf: board private structure
8097 * @port: The UDP port to look up
8098 *
8099 * Returns the index number or I40E_MAX_PF_UDP_OFFLOAD_PORTS if port not found
8100 **/
8101static u8 i40e_get_vxlan_port_idx(struct i40e_pf *pf, __be16 port)
8102{
8103 u8 i;
8104
8105 for (i = 0; i < I40E_MAX_PF_UDP_OFFLOAD_PORTS; i++) {
8106 if (pf->vxlan_ports[i] == port)
8107 return i;
8108 }
8109
8110 return i;
8111}
8112
8113/**
8114 * i40e_add_vxlan_port - Get notifications about VXLAN ports that come up
8115 * @netdev: This physical port's netdev
8116 * @sa_family: Socket Family that VXLAN is notifying us about
8117 * @port: New UDP port number that VXLAN started listening to
8118 **/
8119static void i40e_add_vxlan_port(struct net_device *netdev,
8120 sa_family_t sa_family, __be16 port)
8121{
8122 struct i40e_netdev_priv *np = netdev_priv(netdev);
8123 struct i40e_vsi *vsi = np->vsi;
8124 struct i40e_pf *pf = vsi->back;
8125 u8 next_idx;
8126 u8 idx;
8127
8128 if (sa_family == AF_INET6)
8129 return;
8130
8131 idx = i40e_get_vxlan_port_idx(pf, port);
8132
8133 /* Check if port already exists */
8134 if (idx < I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
c22c06c8
SN		 8135 netdev_info(netdev, "vxlan port %d already offloaded\n",
8136 ntohs(port));
a1c9a9d9
JK		 8137 return;
8138 }
8139
8140 /* Now check if there is space to add the new port */
8141 next_idx = i40e_get_vxlan_port_idx(pf, 0);
8142
8143 if (next_idx == I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
c22c06c8 8144 netdev_info(netdev, "maximum number of vxlan UDP ports reached, not adding port %d\n",
a1c9a9d9
JK		 8145 ntohs(port));
8146 return;
8147 }
8148
8149 /* New port: add it and mark its index in the bitmap */
8150 pf->vxlan_ports[next_idx] = port;
41a1d04b 8151 pf->pending_vxlan_bitmap |= BIT_ULL(next_idx);
a1c9a9d9
JK		 8152 pf->flags |= I40E_FLAG_VXLAN_FILTER_SYNC;
8153}
8154
8155/**
8156 * i40e_del_vxlan_port - Get notifications about VXLAN ports that go away
8157 * @netdev: This physical port's netdev
8158 * @sa_family: Socket Family that VXLAN is notifying us about
8159 * @port: UDP port number that VXLAN stopped listening to
8160 **/
8161static void i40e_del_vxlan_port(struct net_device *netdev,
8162 sa_family_t sa_family, __be16 port)
8163{
8164 struct i40e_netdev_priv *np = netdev_priv(netdev);
8165 struct i40e_vsi *vsi = np->vsi;
8166 struct i40e_pf *pf = vsi->back;
8167 u8 idx;
8168
8169 if (sa_family == AF_INET6)
8170 return;
8171
8172 idx = i40e_get_vxlan_port_idx(pf, port);
8173
8174 /* Check if port already exists */
8175 if (idx < I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
8176 /* if port exists, set it to 0 (mark for deletion)
8177 * and make it pending
8178 */
8179 pf->vxlan_ports[idx] = 0;
41a1d04b 8180 pf->pending_vxlan_bitmap |= BIT_ULL(idx);
a1c9a9d9
JK		 8181 pf->flags |= I40E_FLAG_VXLAN_FILTER_SYNC;
8182 } else {
c22c06c8 8183 netdev_warn(netdev, "vxlan port %d was not found, not deleting\n",
a1c9a9d9
JK		 8184 ntohs(port));
8185 }
8186}
8187
8188#endif
1f224ad2 8189static int i40e_get_phys_port_id(struct net_device *netdev,
02637fce 8190 struct netdev_phys_item_id *ppid)
1f224ad2
NP		 8191{
8192 struct i40e_netdev_priv *np = netdev_priv(netdev);
8193 struct i40e_pf *pf = np->vsi->back;
8194 struct i40e_hw *hw = &pf->hw;
8195
8196 if (!(pf->flags & I40E_FLAG_PORT_ID_VALID))
8197 return -EOPNOTSUPP;
8198
8199 ppid->id_len = min_t(int, sizeof(hw->mac.port_addr), sizeof(ppid->id));
8200 memcpy(ppid->id, hw->mac.port_addr, ppid->id_len);
8201
8202 return 0;
8203}
8204
2f90ade6
JB		 8205/**
8206 * i40e_ndo_fdb_add - add an entry to the hardware database
8207 * @ndm: the input from the stack
8208 * @tb: pointer to array of nladdr (unused)
8209 * @dev: the net device pointer
8210 * @addr: the MAC address entry being added
8211 * @flags: instructions from stack about fdb operation
8212 */
4ba0dea5
GR		 8213static int i40e_ndo_fdb_add(struct ndmsg *ndm, struct nlattr *tb[],
8214 struct net_device *dev,
f6f6424b 8215 const unsigned char *addr, u16 vid,
4ba0dea5 8216 u16 flags)
4ba0dea5
GR		 8217{
8218 struct i40e_netdev_priv *np = netdev_priv(dev);
8219 struct i40e_pf *pf = np->vsi->back;
8220 int err = 0;
8221
8222 if (!(pf->flags & I40E_FLAG_SRIOV_ENABLED))
8223 return -EOPNOTSUPP;
8224
65891fea
OG		 8225 if (vid) {
8226 pr_info("%s: vlans aren't supported yet for dev_uc|mc_add()\n", dev->name);
8227 return -EINVAL;
8228 }
8229
4ba0dea5
GR		 8230 /* Hardware does not support aging addresses so if a
8231 * ndm_state is given only allow permanent addresses
8232 */
8233 if (ndm->ndm_state && !(ndm->ndm_state & NUD_PERMANENT)) {
8234 netdev_info(dev, "FDB only supports static addresses\n");
8235 return -EINVAL;
8236 }
8237
8238 if (is_unicast_ether_addr(addr) || is_link_local_ether_addr(addr))
8239 err = dev_uc_add_excl(dev, addr);
8240 else if (is_multicast_ether_addr(addr))
8241 err = dev_mc_add_excl(dev, addr);
8242 else
8243 err = -EINVAL;
8244
8245 /* Only return duplicate errors if NLM_F_EXCL is set */
8246 if (err == -EEXIST && !(flags & NLM_F_EXCL))
8247 err = 0;
8248
8249 return err;
8250}
8251
51616018
NP		 8252/**
8253 * i40e_ndo_bridge_setlink - Set the hardware bridge mode
8254 * @dev: the netdev being configured
8255 * @nlh: RTNL message
8256 *
8257 * Inserts a new hardware bridge if not already created and
8258 * enables the bridging mode requested (VEB or VEPA). If the
8259 * hardware bridge has already been inserted and the request
8260 * is to change the mode then that requires a PF reset to
8261 * allow rebuild of the components with required hardware
8262 * bridge mode enabled.
8263 **/
8264static int i40e_ndo_bridge_setlink(struct net_device *dev,
9df70b66
CW		 8265 struct nlmsghdr *nlh,
8266 u16 flags)
51616018
NP		 8267{
8268 struct i40e_netdev_priv *np = netdev_priv(dev);
8269 struct i40e_vsi *vsi = np->vsi;
8270 struct i40e_pf *pf = vsi->back;
8271 struct i40e_veb *veb = NULL;
8272 struct nlattr *attr, *br_spec;
8273 int i, rem;
8274
8275 /* Only for PF VSI for now */
8276 if (vsi->seid != pf->vsi[pf->lan_vsi]->seid)
8277 return -EOPNOTSUPP;
8278
8279 /* Find the HW bridge for PF VSI */
8280 for (i = 0; i < I40E_MAX_VEB && !veb; i++) {
8281 if (pf->veb[i] && pf->veb[i]->seid == vsi->uplink_seid)
8282 veb = pf->veb[i];
8283 }
8284
8285 br_spec = nlmsg_find_attr(nlh, sizeof(struct ifinfomsg), IFLA_AF_SPEC);
8286
8287 nla_for_each_nested(attr, br_spec, rem) {
8288 __u16 mode;
8289
8290 if (nla_type(attr) != IFLA_BRIDGE_MODE)
8291 continue;
8292
8293 mode = nla_get_u16(attr);
8294 if ((mode != BRIDGE_MODE_VEPA) &&
8295 (mode != BRIDGE_MODE_VEB))
8296 return -EINVAL;
8297
8298 /* Insert a new HW bridge */
8299 if (!veb) {
8300 veb = i40e_veb_setup(pf, 0, vsi->uplink_seid, vsi->seid,
8301 vsi->tc_config.enabled_tc);
8302 if (veb) {
8303 veb->bridge_mode = mode;
8304 i40e_config_bridge_mode(veb);
8305 } else {
8306 /* No Bridge HW offload available */
8307 return -ENOENT;
8308 }
8309 break;
8310 } else if (mode != veb->bridge_mode) {
8311 /* Existing HW bridge but different mode needs reset */
8312 veb->bridge_mode = mode;
fc60861e
ASJ		 8313 /* TODO: If no VFs or VMDq VSIs, disallow VEB mode */
8314 if (mode == BRIDGE_MODE_VEB)
8315 pf->flags |= I40E_FLAG_VEB_MODE_ENABLED;
8316 else
8317 pf->flags &= ~I40E_FLAG_VEB_MODE_ENABLED;
8318 i40e_do_reset(pf, BIT_ULL(__I40E_PF_RESET_REQUESTED));
51616018
NP		 8319 break;
8320 }
8321 }
8322
8323 return 0;
8324}
8325
8326/**
8327 * i40e_ndo_bridge_getlink - Get the hardware bridge mode
8328 * @skb: skb buff
8329 * @pid: process id
8330 * @seq: RTNL message seq #
8331 * @dev: the netdev being configured
8332 * @filter_mask: unused
8333 *
8334 * Return the mode in which the hardware bridge is operating in
8335 * i.e VEB or VEPA.
8336 **/
51616018
NP		 8337static int i40e_ndo_bridge_getlink(struct sk_buff *skb, u32 pid, u32 seq,
8338 struct net_device *dev,
9f4ffc44
CW		 8339 u32 __always_unused filter_mask,
8340 int nlflags)
51616018
NP		 8341{
8342 struct i40e_netdev_priv *np = netdev_priv(dev);
8343 struct i40e_vsi *vsi = np->vsi;
8344 struct i40e_pf *pf = vsi->back;
8345 struct i40e_veb *veb = NULL;
8346 int i;
8347
8348 /* Only for PF VSI for now */
8349 if (vsi->seid != pf->vsi[pf->lan_vsi]->seid)
8350 return -EOPNOTSUPP;
8351
8352 /* Find the HW bridge for the PF VSI */
8353 for (i = 0; i < I40E_MAX_VEB && !veb; i++) {
8354 if (pf->veb[i] && pf->veb[i]->seid == vsi->uplink_seid)
8355 veb = pf->veb[i];
8356 }
8357
8358 if (!veb)
8359 return 0;
8360
46c264da 8361 return ndo_dflt_bridge_getlink(skb, pid, seq, dev, veb->bridge_mode,
7d4f8d87 8362 nlflags, 0, 0, filter_mask, NULL);
51616018 8363}
51616018 8364
f44a75e2
JS		 8365#define I40E_MAX_TUNNEL_HDR_LEN 80
8366/**
8367 * i40e_features_check - Validate encapsulated packet conforms to limits
8368 * @skb: skb buff
8369 * @netdev: This physical port's netdev
8370 * @features: Offload features that the stack believes apply
8371 **/
8372static netdev_features_t i40e_features_check(struct sk_buff *skb,
8373 struct net_device *dev,
8374 netdev_features_t features)
8375{
8376 if (skb->encapsulation &&
8377 (skb_inner_mac_header(skb) - skb_transport_header(skb) >
8378 I40E_MAX_TUNNEL_HDR_LEN))
8379 return features & ~(NETIF_F_ALL_CSUM | NETIF_F_GSO_MASK);
8380
8381 return features;
8382}
8383
37a2973a 8384static const struct net_device_ops i40e_netdev_ops = {
41c445ff
JB		 8385 .ndo_open = i40e_open,
8386 .ndo_stop = i40e_close,
8387 .ndo_start_xmit = i40e_lan_xmit_frame,
8388 .ndo_get_stats64 = i40e_get_netdev_stats_struct,
8389 .ndo_set_rx_mode = i40e_set_rx_mode,
8390 .ndo_validate_addr = eth_validate_addr,
8391 .ndo_set_mac_address = i40e_set_mac,
8392 .ndo_change_mtu = i40e_change_mtu,
beb0dff1 8393 .ndo_do_ioctl = i40e_ioctl,
41c445ff
JB		 8394 .ndo_tx_timeout = i40e_tx_timeout,
8395 .ndo_vlan_rx_add_vid = i40e_vlan_rx_add_vid,
8396 .ndo_vlan_rx_kill_vid = i40e_vlan_rx_kill_vid,
8397#ifdef CONFIG_NET_POLL_CONTROLLER
8398 .ndo_poll_controller = i40e_netpoll,
8399#endif
8400 .ndo_setup_tc = i40e_setup_tc,
38e00438
VD		 8401#ifdef I40E_FCOE
8402 .ndo_fcoe_enable = i40e_fcoe_enable,
8403 .ndo_fcoe_disable = i40e_fcoe_disable,
8404#endif
41c445ff
JB		 8405 .ndo_set_features = i40e_set_features,
8406 .ndo_set_vf_mac = i40e_ndo_set_vf_mac,
8407 .ndo_set_vf_vlan = i40e_ndo_set_vf_port_vlan,
ed616689 8408 .ndo_set_vf_rate = i40e_ndo_set_vf_bw,
41c445ff 8409 .ndo_get_vf_config = i40e_ndo_get_vf_config,
588aefa0 8410 .ndo_set_vf_link_state = i40e_ndo_set_vf_link_state,
e6d9004d 8411 .ndo_set_vf_spoofchk = i40e_ndo_set_vf_spoofchk,
a1c9a9d9
JK		 8412#ifdef CONFIG_I40E_VXLAN
8413 .ndo_add_vxlan_port = i40e_add_vxlan_port,
8414 .ndo_del_vxlan_port = i40e_del_vxlan_port,
8415#endif
1f224ad2 8416 .ndo_get_phys_port_id = i40e_get_phys_port_id,
4ba0dea5 8417 .ndo_fdb_add = i40e_ndo_fdb_add,
f44a75e2 8418 .ndo_features_check = i40e_features_check,
51616018
NP		 8419 .ndo_bridge_getlink = i40e_ndo_bridge_getlink,
8420 .ndo_bridge_setlink = i40e_ndo_bridge_setlink,
41c445ff
JB		 8421};
8422
8423/**
8424 * i40e_config_netdev - Setup the netdev flags
8425 * @vsi: the VSI being configured
8426 *
8427 * Returns 0 on success, negative value on failure
8428 **/
8429static int i40e_config_netdev(struct i40e_vsi *vsi)
8430{
1a10370a 8431 u8 brdcast[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
41c445ff
JB		 8432 struct i40e_pf *pf = vsi->back;
8433 struct i40e_hw *hw = &pf->hw;
8434 struct i40e_netdev_priv *np;
8435 struct net_device *netdev;
8436 u8 mac_addr[ETH_ALEN];
8437 int etherdev_size;
8438
8439 etherdev_size = sizeof(struct i40e_netdev_priv);
f8ff1464 8440 netdev = alloc_etherdev_mq(etherdev_size, vsi->alloc_queue_pairs);
41c445ff
JB		 8441 if (!netdev)
8442 return -ENOMEM;
8443
8444 vsi->netdev = netdev;
8445 np = netdev_priv(netdev);
8446 np->vsi = vsi;
8447
d70e941b 8448 netdev->hw_enc_features |= NETIF_F_IP_CSUM |
41c445ff 8449 NETIF_F_GSO_UDP_TUNNEL |
d70e941b 8450 NETIF_F_TSO;
41c445ff
JB		 8451
8452 netdev->features = NETIF_F_SG |
8453 NETIF_F_IP_CSUM |
8454 NETIF_F_SCTP_CSUM |
8455 NETIF_F_HIGHDMA |
8456 NETIF_F_GSO_UDP_TUNNEL |
8457 NETIF_F_HW_VLAN_CTAG_TX |
8458 NETIF_F_HW_VLAN_CTAG_RX |
8459 NETIF_F_HW_VLAN_CTAG_FILTER |
8460 NETIF_F_IPV6_CSUM |
8461 NETIF_F_TSO |
059dab69 8462 NETIF_F_TSO_ECN |
41c445ff
JB		 8463 NETIF_F_TSO6 |
8464 NETIF_F_RXCSUM |
8465 NETIF_F_RXHASH |
8466 0;
8467
2e86a0b6
ASJ		 8468 if (!(pf->flags & I40E_FLAG_MFP_ENABLED))
8469 netdev->features |= NETIF_F_NTUPLE;
8470
41c445ff
JB		 8471 /* copy netdev features into list of user selectable features */
8472 netdev->hw_features |= netdev->features;
8473
8474 if (vsi->type == I40E_VSI_MAIN) {
8475 SET_NETDEV_DEV(netdev, &pf->pdev->dev);
9a173901 8476 ether_addr_copy(mac_addr, hw->mac.perm_addr);
30650cc5
SN		 8477 /* The following steps are necessary to prevent reception
8478 * of tagged packets - some older NVM configurations load a
8479 * default a MAC-VLAN filter that accepts any tagged packet
8480 * which must be replaced by a normal filter.
8c27d42e 8481 */
30650cc5
SN		 8482 if (!i40e_rm_default_mac_filter(vsi, mac_addr))
8483 i40e_add_filter(vsi, mac_addr,
8484 I40E_VLAN_ANY, false, true);
41c445ff
JB		 8485 } else {
8486 /* relate the VSI_VMDQ name to the VSI_MAIN name */
8487 snprintf(netdev->name, IFNAMSIZ, "%sv%%d",
8488 pf->vsi[pf->lan_vsi]->netdev->name);
8489 random_ether_addr(mac_addr);
8490 i40e_add_filter(vsi, mac_addr, I40E_VLAN_ANY, false, false);
8491 }
1a10370a 8492 i40e_add_filter(vsi, brdcast, I40E_VLAN_ANY, false, false);
41c445ff 8493
9a173901
GR		 8494 ether_addr_copy(netdev->dev_addr, mac_addr);
8495 ether_addr_copy(netdev->perm_addr, mac_addr);
41c445ff
JB		 8496 /* vlan gets same features (except vlan offload)
8497 * after any tweaks for specific VSI types
8498 */
8499 netdev->vlan_features = netdev->features & ~(NETIF_F_HW_VLAN_CTAG_TX |
8500 NETIF_F_HW_VLAN_CTAG_RX |
8501 NETIF_F_HW_VLAN_CTAG_FILTER);
8502 netdev->priv_flags |= IFF_UNICAST_FLT;
8503 netdev->priv_flags |= IFF_SUPP_NOFCS;
8504 /* Setup netdev TC information */
8505 i40e_vsi_config_netdev_tc(vsi, vsi->tc_config.enabled_tc);
8506
8507 netdev->netdev_ops = &i40e_netdev_ops;
8508 netdev->watchdog_timeo = 5 * HZ;
8509 i40e_set_ethtool_ops(netdev);
38e00438
VD		 8510#ifdef I40E_FCOE
8511 i40e_fcoe_config_netdev(netdev, vsi);
8512#endif
41c445ff
JB		 8513
8514 return 0;
8515}
8516
8517/**
8518 * i40e_vsi_delete - Delete a VSI from the switch
8519 * @vsi: the VSI being removed
8520 *
8521 * Returns 0 on success, negative value on failure
8522 **/
8523static void i40e_vsi_delete(struct i40e_vsi *vsi)
8524{
8525 /* remove default VSI is not allowed */
8526 if (vsi == vsi->back->vsi[vsi->back->lan_vsi])
8527 return;
8528
41c445ff 8529 i40e_aq_delete_element(&vsi->back->hw, vsi->seid, NULL);
41c445ff
JB		 8530}
8531
51616018
NP		 8532/**
8533 * i40e_is_vsi_uplink_mode_veb - Check if the VSI's uplink bridge mode is VEB
8534 * @vsi: the VSI being queried
8535 *
8536 * Returns 1 if HW bridge mode is VEB and return 0 in case of VEPA mode
8537 **/
8538int i40e_is_vsi_uplink_mode_veb(struct i40e_vsi *vsi)
8539{
8540 struct i40e_veb *veb;
8541 struct i40e_pf *pf = vsi->back;
8542
8543 /* Uplink is not a bridge so default to VEB */
8544 if (vsi->veb_idx == I40E_NO_VEB)
8545 return 1;
8546
8547 veb = pf->veb[vsi->veb_idx];
8548 /* Uplink is a bridge in VEPA mode */
8549 if (veb && (veb->bridge_mode & BRIDGE_MODE_VEPA))
8550 return 0;
8551
8552 /* Uplink is a bridge in VEB mode */
8553 return 1;
8554}
8555
41c445ff
JB		 8556/**
8557 * i40e_add_vsi - Add a VSI to the switch
8558 * @vsi: the VSI being configured
8559 *
8560 * This initializes a VSI context depending on the VSI type to be added and
8561 * passes it down to the add_vsi aq command.
8562 **/
8563static int i40e_add_vsi(struct i40e_vsi *vsi)
8564{
8565 int ret = -ENODEV;
8566 struct i40e_mac_filter *f, *ftmp;
8567 struct i40e_pf *pf = vsi->back;
8568 struct i40e_hw *hw = &pf->hw;
8569 struct i40e_vsi_context ctxt;
8570 u8 enabled_tc = 0x1; /* TC0 enabled */
8571 int f_count = 0;
8572
8573 memset(&ctxt, 0, sizeof(ctxt));
8574 switch (vsi->type) {
8575 case I40E_VSI_MAIN:
8576 /* The PF's main VSI is already setup as part of the
8577 * device initialization, so we'll not bother with
8578 * the add_vsi call, but we will retrieve the current
8579 * VSI context.
8580 */
8581 ctxt.seid = pf->main_vsi_seid;
8582 ctxt.pf_num = pf->hw.pf_id;
8583 ctxt.vf_num = 0;
8584 ret = i40e_aq_get_vsi_params(&pf->hw, &ctxt, NULL);
8585 ctxt.flags = I40E_AQ_VSI_TYPE_PF;
8586 if (ret) {
8587 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 8588 "couldn't get PF vsi config, err %s aq_err %s\n",
8589 i40e_stat_str(&pf->hw, ret),
8590 i40e_aq_str(&pf->hw,
8591 pf->hw.aq.asq_last_status));
41c445ff
JB		 8592 return -ENOENT;
8593 }
1a2f6248 8594 vsi->info = ctxt.info;
41c445ff
JB		 8595 vsi->info.valid_sections = 0;
8596
8597 vsi->seid = ctxt.seid;
8598 vsi->id = ctxt.vsi_number;
8599
8600 enabled_tc = i40e_pf_get_tc_map(pf);
8601
8602 /* MFP mode setup queue map and update VSI */
63d7e5a4
NP		 8603 if ((pf->flags & I40E_FLAG_MFP_ENABLED) &&
8604 !(pf->hw.func_caps.iscsi)) { /* NIC type PF */
41c445ff
JB		 8605 memset(&ctxt, 0, sizeof(ctxt));
8606 ctxt.seid = pf->main_vsi_seid;
8607 ctxt.pf_num = pf->hw.pf_id;
8608 ctxt.vf_num = 0;
8609 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, false);
8610 ret = i40e_aq_update_vsi_params(hw, &ctxt, NULL);
8611 if (ret) {
8612 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 8613 "update vsi failed, err %s aq_err %s\n",
8614 i40e_stat_str(&pf->hw, ret),
8615 i40e_aq_str(&pf->hw,
8616 pf->hw.aq.asq_last_status));
41c445ff
JB		 8617 ret = -ENOENT;
8618 goto err;
8619 }
8620 /* update the local VSI info queue map */
8621 i40e_vsi_update_queue_map(vsi, &ctxt);
8622 vsi->info.valid_sections = 0;
8623 } else {
8624 /* Default/Main VSI is only enabled for TC0
8625 * reconfigure it to enable all TCs that are
8626 * available on the port in SFP mode.
63d7e5a4
NP		 8627 * For MFP case the iSCSI PF would use this
8628 * flow to enable LAN+iSCSI TC.
41c445ff
JB		 8629 */
8630 ret = i40e_vsi_config_tc(vsi, enabled_tc);
8631 if (ret) {
8632 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 8633 "failed to configure TCs for main VSI tc_map 0x%08x, err %s aq_err %s\n",
8634 enabled_tc,
8635 i40e_stat_str(&pf->hw, ret),
8636 i40e_aq_str(&pf->hw,
8637 pf->hw.aq.asq_last_status));
41c445ff
JB		 8638 ret = -ENOENT;
8639 }
8640 }
8641 break;
8642
8643 case I40E_VSI_FDIR:
cbf61325
ASJ		 8644 ctxt.pf_num = hw->pf_id;
8645 ctxt.vf_num = 0;
8646 ctxt.uplink_seid = vsi->uplink_seid;
2b18e591 8647 ctxt.connection_type = I40E_AQ_VSI_CONN_TYPE_NORMAL;
cbf61325 8648 ctxt.flags = I40E_AQ_VSI_TYPE_PF;
fc60861e
ASJ		 8649 if ((pf->flags & I40E_FLAG_VEB_MODE_ENABLED) &&
8650 (i40e_is_vsi_uplink_mode_veb(vsi))) {
51616018 8651 ctxt.info.valid_sections |=
fc60861e 8652 cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
51616018 8653 ctxt.info.switch_id =
fc60861e 8654 cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
51616018 8655 }
41c445ff 8656 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
41c445ff
JB		 8657 break;
8658
8659 case I40E_VSI_VMDQ2:
8660 ctxt.pf_num = hw->pf_id;
8661 ctxt.vf_num = 0;
8662 ctxt.uplink_seid = vsi->uplink_seid;
2b18e591 8663 ctxt.connection_type = I40E_AQ_VSI_CONN_TYPE_NORMAL;
41c445ff
JB		 8664 ctxt.flags = I40E_AQ_VSI_TYPE_VMDQ2;
8665
41c445ff
JB		 8666 /* This VSI is connected to VEB so the switch_id
8667 * should be set to zero by default.
8668 */
51616018
NP		 8669 if (i40e_is_vsi_uplink_mode_veb(vsi)) {
8670 ctxt.info.valid_sections |=
8671 cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
8672 ctxt.info.switch_id =
8673 cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
8674 }
41c445ff
JB		 8675
8676 /* Setup the VSI tx/rx queue map for TC0 only for now */
8677 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
8678 break;
8679
8680 case I40E_VSI_SRIOV:
8681 ctxt.pf_num = hw->pf_id;
8682 ctxt.vf_num = vsi->vf_id + hw->func_caps.vf_base_id;
8683 ctxt.uplink_seid = vsi->uplink_seid;
2b18e591 8684 ctxt.connection_type = I40E_AQ_VSI_CONN_TYPE_NORMAL;
41c445ff
JB		 8685 ctxt.flags = I40E_AQ_VSI_TYPE_VF;
8686
41c445ff
JB		 8687 /* This VSI is connected to VEB so the switch_id
8688 * should be set to zero by default.
8689 */
51616018
NP		 8690 if (i40e_is_vsi_uplink_mode_veb(vsi)) {
8691 ctxt.info.valid_sections |=
8692 cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
8693 ctxt.info.switch_id =
8694 cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
8695 }
41c445ff
JB		 8696
8697 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
8698 ctxt.info.port_vlan_flags |= I40E_AQ_VSI_PVLAN_MODE_ALL;
c674d125
MW		 8699 if (pf->vf[vsi->vf_id].spoofchk) {
8700 ctxt.info.valid_sections |=
8701 cpu_to_le16(I40E_AQ_VSI_PROP_SECURITY_VALID);
8702 ctxt.info.sec_flags |=
8703 (I40E_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK |
8704 I40E_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK);
8705 }
41c445ff
JB		 8706 /* Setup the VSI tx/rx queue map for TC0 only for now */
8707 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
8708 break;
8709
38e00438
VD		 8710#ifdef I40E_FCOE
8711 case I40E_VSI_FCOE:
8712 ret = i40e_fcoe_vsi_init(vsi, &ctxt);
8713 if (ret) {
8714 dev_info(&pf->pdev->dev, "failed to initialize FCoE VSI\n");
8715 return ret;
8716 }
8717 break;
8718
8719#endif /* I40E_FCOE */
41c445ff
JB		 8720 default:
8721 return -ENODEV;
8722 }
8723
8724 if (vsi->type != I40E_VSI_MAIN) {
8725 ret = i40e_aq_add_vsi(hw, &ctxt, NULL);
8726 if (ret) {
8727 dev_info(&vsi->back->pdev->dev,
f1c7e72e
SN		 8728 "add vsi failed, err %s aq_err %s\n",
8729 i40e_stat_str(&pf->hw, ret),
8730 i40e_aq_str(&pf->hw,
8731 pf->hw.aq.asq_last_status));
41c445ff
JB		 8732 ret = -ENOENT;
8733 goto err;
8734 }
1a2f6248 8735 vsi->info = ctxt.info;
41c445ff
JB		 8736 vsi->info.valid_sections = 0;
8737 vsi->seid = ctxt.seid;
8738 vsi->id = ctxt.vsi_number;
8739 }
8740
8741 /* If macvlan filters already exist, force them to get loaded */
8742 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
8743 f->changed = true;
8744 f_count++;
6252c7e4
SN		 8745
8746 if (f->is_laa && vsi->type == I40E_VSI_MAIN) {
30650cc5
SN		 8747 struct i40e_aqc_remove_macvlan_element_data element;
8748
8749 memset(&element, 0, sizeof(element));
8750 ether_addr_copy(element.mac_addr, f->macaddr);
8751 element.flags = I40E_AQC_MACVLAN_DEL_PERFECT_MATCH;
8752 ret = i40e_aq_remove_macvlan(hw, vsi->seid,
8753 &element, 1, NULL);
8754 if (ret) {
8755 /* some older FW has a different default */
8756 element.flags |=
8757 I40E_AQC_MACVLAN_DEL_IGNORE_VLAN;
8758 i40e_aq_remove_macvlan(hw, vsi->seid,
8759 &element, 1, NULL);
8760 }
8761
8762 i40e_aq_mac_address_write(hw,
6252c7e4
SN		 8763 I40E_AQC_WRITE_TYPE_LAA_WOL,
8764 f->macaddr, NULL);
8765 }
41c445ff
JB		 8766 }
8767 if (f_count) {
8768 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
8769 pf->flags |= I40E_FLAG_FILTER_SYNC;
8770 }
8771
8772 /* Update VSI BW information */
8773 ret = i40e_vsi_get_bw_info(vsi);
8774 if (ret) {
8775 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 8776 "couldn't get vsi bw info, err %s aq_err %s\n",
8777 i40e_stat_str(&pf->hw, ret),
8778 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
41c445ff
JB		 8779 /* VSI is already added so not tearing that up */
8780 ret = 0;
8781 }
8782
8783err:
8784 return ret;
8785}
8786
8787/**
8788 * i40e_vsi_release - Delete a VSI and free its resources
8789 * @vsi: the VSI being removed
8790 *
8791 * Returns 0 on success or < 0 on error
8792 **/
8793int i40e_vsi_release(struct i40e_vsi *vsi)
8794{
8795 struct i40e_mac_filter *f, *ftmp;
8796 struct i40e_veb *veb = NULL;
8797 struct i40e_pf *pf;
8798 u16 uplink_seid;
8799 int i, n;
8800
8801 pf = vsi->back;
8802
8803 /* release of a VEB-owner or last VSI is not allowed */
8804 if (vsi->flags & I40E_VSI_FLAG_VEB_OWNER) {
8805 dev_info(&pf->pdev->dev, "VSI %d has existing VEB %d\n",
8806 vsi->seid, vsi->uplink_seid);
8807 return -ENODEV;
8808 }
8809 if (vsi == pf->vsi[pf->lan_vsi] &&
8810 !test_bit(__I40E_DOWN, &pf->state)) {
8811 dev_info(&pf->pdev->dev, "Can't remove PF VSI\n");
8812 return -ENODEV;
8813 }
8814
8815 uplink_seid = vsi->uplink_seid;
8816 if (vsi->type != I40E_VSI_SRIOV) {
8817 if (vsi->netdev_registered) {
8818 vsi->netdev_registered = false;
8819 if (vsi->netdev) {
8820 /* results in a call to i40e_close() */
8821 unregister_netdev(vsi->netdev);
41c445ff
JB		 8822 }
8823 } else {
90ef8d47 8824 i40e_vsi_close(vsi);
41c445ff
JB		 8825 }
8826 i40e_vsi_disable_irq(vsi);
8827 }
8828
8829 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list)
8830 i40e_del_filter(vsi, f->macaddr, f->vlan,
8831 f->is_vf, f->is_netdev);
30e2561b 8832 i40e_sync_vsi_filters(vsi, false);
41c445ff
JB		 8833
8834 i40e_vsi_delete(vsi);
8835 i40e_vsi_free_q_vectors(vsi);
a4866597
SN		 8836 if (vsi->netdev) {
8837 free_netdev(vsi->netdev);
8838 vsi->netdev = NULL;
8839 }
41c445ff
JB		 8840 i40e_vsi_clear_rings(vsi);
8841 i40e_vsi_clear(vsi);
8842
8843 /* If this was the last thing on the VEB, except for the
8844 * controlling VSI, remove the VEB, which puts the controlling
8845 * VSI onto the next level down in the switch.
8846 *
8847 * Well, okay, there's one more exception here: don't remove
8848 * the orphan VEBs yet. We'll wait for an explicit remove request
8849 * from up the network stack.
8850 */
505682cd 8851 for (n = 0, i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 8852 if (pf->vsi[i] &&
8853 pf->vsi[i]->uplink_seid == uplink_seid &&
8854 (pf->vsi[i]->flags & I40E_VSI_FLAG_VEB_OWNER) == 0) {
8855 n++; /* count the VSIs */
8856 }
8857 }
8858 for (i = 0; i < I40E_MAX_VEB; i++) {
8859 if (!pf->veb[i])
8860 continue;
8861 if (pf->veb[i]->uplink_seid == uplink_seid)
8862 n++; /* count the VEBs */
8863 if (pf->veb[i]->seid == uplink_seid)
8864 veb = pf->veb[i];
8865 }
8866 if (n == 0 && veb && veb->uplink_seid != 0)
8867 i40e_veb_release(veb);
8868
8869 return 0;
8870}
8871
8872/**
8873 * i40e_vsi_setup_vectors - Set up the q_vectors for the given VSI
8874 * @vsi: ptr to the VSI
8875 *
8876 * This should only be called after i40e_vsi_mem_alloc() which allocates the
8877 * corresponding SW VSI structure and initializes num_queue_pairs for the
8878 * newly allocated VSI.
8879 *
8880 * Returns 0 on success or negative on failure
8881 **/
8882static int i40e_vsi_setup_vectors(struct i40e_vsi *vsi)
8883{
8884 int ret = -ENOENT;
8885 struct i40e_pf *pf = vsi->back;
8886
493fb300 8887 if (vsi->q_vectors[0]) {
41c445ff
JB		 8888 dev_info(&pf->pdev->dev, "VSI %d has existing q_vectors\n",
8889 vsi->seid);
8890 return -EEXIST;
8891 }
8892
8893 if (vsi->base_vector) {
f29eaa3d 8894 dev_info(&pf->pdev->dev, "VSI %d has non-zero base vector %d\n",
41c445ff
JB		 8895 vsi->seid, vsi->base_vector);
8896 return -EEXIST;
8897 }
8898
90e04070 8899 ret = i40e_vsi_alloc_q_vectors(vsi);
41c445ff
JB		 8900 if (ret) {
8901 dev_info(&pf->pdev->dev,
8902 "failed to allocate %d q_vector for VSI %d, ret=%d\n",
8903 vsi->num_q_vectors, vsi->seid, ret);
8904 vsi->num_q_vectors = 0;
8905 goto vector_setup_out;
8906 }
8907
26cdc443
ASJ		 8908 /* In Legacy mode, we do not have to get any other vector since we
8909 * piggyback on the misc/ICR0 for queue interrupts.
8910 */
8911 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED))
8912 return ret;
958a3e3b
SN		 8913 if (vsi->num_q_vectors)
8914 vsi->base_vector = i40e_get_lump(pf, pf->irq_pile,
8915 vsi->num_q_vectors, vsi->idx);
41c445ff
JB		 8916 if (vsi->base_vector < 0) {
8917 dev_info(&pf->pdev->dev,
049a2be8
SN		 8918 "failed to get tracking for %d vectors for VSI %d, err=%d\n",
8919 vsi->num_q_vectors, vsi->seid, vsi->base_vector);
41c445ff
JB		 8920 i40e_vsi_free_q_vectors(vsi);
8921 ret = -ENOENT;
8922 goto vector_setup_out;
8923 }
8924
8925vector_setup_out:
8926 return ret;
8927}
8928
bc7d338f
ASJ		 8929/**
8930 * i40e_vsi_reinit_setup - return and reallocate resources for a VSI
8931 * @vsi: pointer to the vsi.
8932 *
8933 * This re-allocates a vsi's queue resources.
8934 *
8935 * Returns pointer to the successfully allocated and configured VSI sw struct
8936 * on success, otherwise returns NULL on failure.
8937 **/
8938static struct i40e_vsi *i40e_vsi_reinit_setup(struct i40e_vsi *vsi)
8939{
8940 struct i40e_pf *pf = vsi->back;
8941 u8 enabled_tc;
8942 int ret;
8943
8944 i40e_put_lump(pf->qp_pile, vsi->base_queue, vsi->idx);
8945 i40e_vsi_clear_rings(vsi);
8946
8947 i40e_vsi_free_arrays(vsi, false);
8948 i40e_set_num_rings_in_vsi(vsi);
8949 ret = i40e_vsi_alloc_arrays(vsi, false);
8950 if (ret)
8951 goto err_vsi;
8952
8953 ret = i40e_get_lump(pf, pf->qp_pile, vsi->alloc_queue_pairs, vsi->idx);
8954 if (ret < 0) {
049a2be8 8955 dev_info(&pf->pdev->dev,
f1c7e72e 8956 "failed to get tracking for %d queues for VSI %d err %d\n",
049a2be8 8957 vsi->alloc_queue_pairs, vsi->seid, ret);
bc7d338f
ASJ		 8958 goto err_vsi;
8959 }
8960 vsi->base_queue = ret;
8961
8962 /* Update the FW view of the VSI. Force a reset of TC and queue
8963 * layout configurations.
8964 */
8965 enabled_tc = pf->vsi[pf->lan_vsi]->tc_config.enabled_tc;
8966 pf->vsi[pf->lan_vsi]->tc_config.enabled_tc = 0;
8967 pf->vsi[pf->lan_vsi]->seid = pf->main_vsi_seid;
8968 i40e_vsi_config_tc(pf->vsi[pf->lan_vsi], enabled_tc);
8969
8970 /* assign it some queues */
8971 ret = i40e_alloc_rings(vsi);
8972 if (ret)
8973 goto err_rings;
8974
8975 /* map all of the rings to the q_vectors */
8976 i40e_vsi_map_rings_to_vectors(vsi);
8977 return vsi;
8978
8979err_rings:
8980 i40e_vsi_free_q_vectors(vsi);
8981 if (vsi->netdev_registered) {
8982 vsi->netdev_registered = false;
8983 unregister_netdev(vsi->netdev);
8984 free_netdev(vsi->netdev);
8985 vsi->netdev = NULL;
8986 }
8987 i40e_aq_delete_element(&pf->hw, vsi->seid, NULL);
8988err_vsi:
8989 i40e_vsi_clear(vsi);
8990 return NULL;
8991}
8992
41c445ff
JB		 8993/**
8994 * i40e_vsi_setup - Set up a VSI by a given type
8995 * @pf: board private structure
8996 * @type: VSI type
8997 * @uplink_seid: the switch element to link to
8998 * @param1: usage depends upon VSI type. For VF types, indicates VF id
8999 *
9000 * This allocates the sw VSI structure and its queue resources, then add a VSI
9001 * to the identified VEB.
9002 *
9003 * Returns pointer to the successfully allocated and configure VSI sw struct on
9004 * success, otherwise returns NULL on failure.
9005 **/
9006struct i40e_vsi *i40e_vsi_setup(struct i40e_pf *pf, u8 type,
9007 u16 uplink_seid, u32 param1)
9008{
9009 struct i40e_vsi *vsi = NULL;
9010 struct i40e_veb *veb = NULL;
9011 int ret, i;
9012 int v_idx;
9013
9014 /* The requested uplink_seid must be either
9015 * - the PF's port seid
9016 * no VEB is needed because this is the PF
9017 * or this is a Flow Director special case VSI
9018 * - seid of an existing VEB
9019 * - seid of a VSI that owns an existing VEB
9020 * - seid of a VSI that doesn't own a VEB
9021 * a new VEB is created and the VSI becomes the owner
9022 * - seid of the PF VSI, which is what creates the first VEB
9023 * this is a special case of the previous
9024 *
9025 * Find which uplink_seid we were given and create a new VEB if needed
9026 */
9027 for (i = 0; i < I40E_MAX_VEB; i++) {
9028 if (pf->veb[i] && pf->veb[i]->seid == uplink_seid) {
9029 veb = pf->veb[i];
9030 break;
9031 }
9032 }
9033
9034 if (!veb && uplink_seid != pf->mac_seid) {
9035
505682cd 9036 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 9037 if (pf->vsi[i] && pf->vsi[i]->seid == uplink_seid) {
9038 vsi = pf->vsi[i];
9039 break;
9040 }
9041 }
9042 if (!vsi) {
9043 dev_info(&pf->pdev->dev, "no such uplink_seid %d\n",
9044 uplink_seid);
9045 return NULL;
9046 }
9047
9048 if (vsi->uplink_seid == pf->mac_seid)
9049 veb = i40e_veb_setup(pf, 0, pf->mac_seid, vsi->seid,
9050 vsi->tc_config.enabled_tc);
9051 else if ((vsi->flags & I40E_VSI_FLAG_VEB_OWNER) == 0)
9052 veb = i40e_veb_setup(pf, 0, vsi->uplink_seid, vsi->seid,
9053 vsi->tc_config.enabled_tc);
79c21a82
ASJ		 9054 if (veb) {
9055 if (vsi->seid != pf->vsi[pf->lan_vsi]->seid) {
9056 dev_info(&vsi->back->pdev->dev,
fb43201f 9057 "New VSI creation error, uplink seid of LAN VSI expected.\n");
79c21a82
ASJ		 9058 return NULL;
9059 }
fa11cb3d
ASJ		 9060 /* We come up by default in VEPA mode if SRIOV is not
9061 * already enabled, in which case we can't force VEPA
9062 * mode.
9063 */
9064 if (!(pf->flags & I40E_FLAG_VEB_MODE_ENABLED)) {
9065 veb->bridge_mode = BRIDGE_MODE_VEPA;
9066 pf->flags &= ~I40E_FLAG_VEB_MODE_ENABLED;
9067 }
51616018 9068 i40e_config_bridge_mode(veb);
79c21a82 9069 }
41c445ff
JB		 9070 for (i = 0; i < I40E_MAX_VEB && !veb; i++) {
9071 if (pf->veb[i] && pf->veb[i]->seid == vsi->uplink_seid)
9072 veb = pf->veb[i];
9073 }
9074 if (!veb) {
9075 dev_info(&pf->pdev->dev, "couldn't add VEB\n");
9076 return NULL;
9077 }
9078
9079 vsi->flags |= I40E_VSI_FLAG_VEB_OWNER;
9080 uplink_seid = veb->seid;
9081 }
9082
9083 /* get vsi sw struct */
9084 v_idx = i40e_vsi_mem_alloc(pf, type);
9085 if (v_idx < 0)
9086 goto err_alloc;
9087 vsi = pf->vsi[v_idx];
cbf61325
ASJ		 9088 if (!vsi)
9089 goto err_alloc;
41c445ff
JB		 9090 vsi->type = type;
9091 vsi->veb_idx = (veb ? veb->idx : I40E_NO_VEB);
9092
9093 if (type == I40E_VSI_MAIN)
9094 pf->lan_vsi = v_idx;
9095 else if (type == I40E_VSI_SRIOV)
9096 vsi->vf_id = param1;
9097 /* assign it some queues */
cbf61325
ASJ		 9098 ret = i40e_get_lump(pf, pf->qp_pile, vsi->alloc_queue_pairs,
9099 vsi->idx);
41c445ff 9100 if (ret < 0) {
049a2be8
SN		 9101 dev_info(&pf->pdev->dev,
9102 "failed to get tracking for %d queues for VSI %d err=%d\n",
9103 vsi->alloc_queue_pairs, vsi->seid, ret);
41c445ff
JB		 9104 goto err_vsi;
9105 }
9106 vsi->base_queue = ret;
9107
9108 /* get a VSI from the hardware */
9109 vsi->uplink_seid = uplink_seid;
9110 ret = i40e_add_vsi(vsi);
9111 if (ret)
9112 goto err_vsi;
9113
9114 switch (vsi->type) {
9115 /* setup the netdev if needed */
9116 case I40E_VSI_MAIN:
9117 case I40E_VSI_VMDQ2:
38e00438 9118 case I40E_VSI_FCOE:
41c445ff
JB		 9119 ret = i40e_config_netdev(vsi);
9120 if (ret)
9121 goto err_netdev;
9122 ret = register_netdev(vsi->netdev);
9123 if (ret)
9124 goto err_netdev;
9125 vsi->netdev_registered = true;
9126 netif_carrier_off(vsi->netdev);
4e3b35b0
NP		 9127#ifdef CONFIG_I40E_DCB
9128 /* Setup DCB netlink interface */
9129 i40e_dcbnl_setup(vsi);
9130#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 9131 /* fall through */
9132
9133 case I40E_VSI_FDIR:
9134 /* set up vectors and rings if needed */
9135 ret = i40e_vsi_setup_vectors(vsi);
9136 if (ret)
9137 goto err_msix;
9138
9139 ret = i40e_alloc_rings(vsi);
9140 if (ret)
9141 goto err_rings;
9142
9143 /* map all of the rings to the q_vectors */
9144 i40e_vsi_map_rings_to_vectors(vsi);
9145
9146 i40e_vsi_reset_stats(vsi);
9147 break;
9148
9149 default:
9150 /* no netdev or rings for the other VSI types */
9151 break;
9152 }
9153
e25d00b8
ASJ		 9154 if ((pf->flags & I40E_FLAG_RSS_AQ_CAPABLE) &&
9155 (vsi->type == I40E_VSI_VMDQ2)) {
9156 ret = i40e_vsi_config_rss(vsi);
9157 }
41c445ff
JB		 9158 return vsi;
9159
9160err_rings:
9161 i40e_vsi_free_q_vectors(vsi);
9162err_msix:
9163 if (vsi->netdev_registered) {
9164 vsi->netdev_registered = false;
9165 unregister_netdev(vsi->netdev);
9166 free_netdev(vsi->netdev);
9167 vsi->netdev = NULL;
9168 }
9169err_netdev:
9170 i40e_aq_delete_element(&pf->hw, vsi->seid, NULL);
9171err_vsi:
9172 i40e_vsi_clear(vsi);
9173err_alloc:
9174 return NULL;
9175}
9176
9177/**
9178 * i40e_veb_get_bw_info - Query VEB BW information
9179 * @veb: the veb to query
9180 *
9181 * Query the Tx scheduler BW configuration data for given VEB
9182 **/
9183static int i40e_veb_get_bw_info(struct i40e_veb *veb)
9184{
9185 struct i40e_aqc_query_switching_comp_ets_config_resp ets_data;
9186 struct i40e_aqc_query_switching_comp_bw_config_resp bw_data;
9187 struct i40e_pf *pf = veb->pf;
9188 struct i40e_hw *hw = &pf->hw;
9189 u32 tc_bw_max;
9190 int ret = 0;
9191 int i;
9192
9193 ret = i40e_aq_query_switch_comp_bw_config(hw, veb->seid,
9194 &bw_data, NULL);
9195 if (ret) {
9196 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 9197 "query veb bw config failed, err %s aq_err %s\n",
9198 i40e_stat_str(&pf->hw, ret),
9199 i40e_aq_str(&pf->hw, hw->aq.asq_last_status));
41c445ff
JB		 9200 goto out;
9201 }
9202
9203 ret = i40e_aq_query_switch_comp_ets_config(hw, veb->seid,
9204 &ets_data, NULL);
9205 if (ret) {
9206 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 9207 "query veb bw ets config failed, err %s aq_err %s\n",
9208 i40e_stat_str(&pf->hw, ret),
9209 i40e_aq_str(&pf->hw, hw->aq.asq_last_status));
41c445ff
JB		 9210 goto out;
9211 }
9212
9213 veb->bw_limit = le16_to_cpu(ets_data.port_bw_limit);
9214 veb->bw_max_quanta = ets_data.tc_bw_max;
9215 veb->is_abs_credits = bw_data.absolute_credits_enable;
23cd1f09 9216 veb->enabled_tc = ets_data.tc_valid_bits;
41c445ff
JB		 9217 tc_bw_max = le16_to_cpu(bw_data.tc_bw_max[0]) |
9218 (le16_to_cpu(bw_data.tc_bw_max[1]) << 16);
9219 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
9220 veb->bw_tc_share_credits[i] = bw_data.tc_bw_share_credits[i];
9221 veb->bw_tc_limit_credits[i] =
9222 le16_to_cpu(bw_data.tc_bw_limits[i]);
9223 veb->bw_tc_max_quanta[i] = ((tc_bw_max >> (i*4)) & 0x7);
9224 }
9225
9226out:
9227 return ret;
9228}
9229
9230/**
9231 * i40e_veb_mem_alloc - Allocates the next available struct veb in the PF
9232 * @pf: board private structure
9233 *
9234 * On error: returns error code (negative)
9235 * On success: returns vsi index in PF (positive)
9236 **/
9237static int i40e_veb_mem_alloc(struct i40e_pf *pf)
9238{
9239 int ret = -ENOENT;
9240 struct i40e_veb *veb;
9241 int i;
9242
9243 /* Need to protect the allocation of switch elements at the PF level */
9244 mutex_lock(&pf->switch_mutex);
9245
9246 /* VEB list may be fragmented if VEB creation/destruction has
9247 * been happening. We can afford to do a quick scan to look
9248 * for any free slots in the list.
9249 *
9250 * find next empty veb slot, looping back around if necessary
9251 */
9252 i = 0;
9253 while ((i < I40E_MAX_VEB) && (pf->veb[i] != NULL))
9254 i++;
9255 if (i >= I40E_MAX_VEB) {
9256 ret = -ENOMEM;
9257 goto err_alloc_veb; /* out of VEB slots! */
9258 }
9259
9260 veb = kzalloc(sizeof(*veb), GFP_KERNEL);
9261 if (!veb) {
9262 ret = -ENOMEM;
9263 goto err_alloc_veb;
9264 }
9265 veb->pf = pf;
9266 veb->idx = i;
9267 veb->enabled_tc = 1;
9268
9269 pf->veb[i] = veb;
9270 ret = i;
9271err_alloc_veb:
9272 mutex_unlock(&pf->switch_mutex);
9273 return ret;
9274}
9275
9276/**
9277 * i40e_switch_branch_release - Delete a branch of the switch tree
9278 * @branch: where to start deleting
9279 *
9280 * This uses recursion to find the tips of the branch to be
9281 * removed, deleting until we get back to and can delete this VEB.
9282 **/
9283static void i40e_switch_branch_release(struct i40e_veb *branch)
9284{
9285 struct i40e_pf *pf = branch->pf;
9286 u16 branch_seid = branch->seid;
9287 u16 veb_idx = branch->idx;
9288 int i;
9289
9290 /* release any VEBs on this VEB - RECURSION */
9291 for (i = 0; i < I40E_MAX_VEB; i++) {
9292 if (!pf->veb[i])
9293 continue;
9294 if (pf->veb[i]->uplink_seid == branch->seid)
9295 i40e_switch_branch_release(pf->veb[i]);
9296 }
9297
9298 /* Release the VSIs on this VEB, but not the owner VSI.
9299 *
9300 * NOTE: Removing the last VSI on a VEB has the SIDE EFFECT of removing
9301 * the VEB itself, so don't use (*branch) after this loop.
9302 */
505682cd 9303 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 9304 if (!pf->vsi[i])
9305 continue;
9306 if (pf->vsi[i]->uplink_seid == branch_seid &&
9307 (pf->vsi[i]->flags & I40E_VSI_FLAG_VEB_OWNER) == 0) {
9308 i40e_vsi_release(pf->vsi[i]);
9309 }
9310 }
9311
9312 /* There's one corner case where the VEB might not have been
9313 * removed, so double check it here and remove it if needed.
9314 * This case happens if the veb was created from the debugfs
9315 * commands and no VSIs were added to it.
9316 */
9317 if (pf->veb[veb_idx])
9318 i40e_veb_release(pf->veb[veb_idx]);
9319}
9320
9321/**
9322 * i40e_veb_clear - remove veb struct
9323 * @veb: the veb to remove
9324 **/
9325static void i40e_veb_clear(struct i40e_veb *veb)
9326{
9327 if (!veb)
9328 return;
9329
9330 if (veb->pf) {
9331 struct i40e_pf *pf = veb->pf;
9332
9333 mutex_lock(&pf->switch_mutex);
9334 if (pf->veb[veb->idx] == veb)
9335 pf->veb[veb->idx] = NULL;
9336 mutex_unlock(&pf->switch_mutex);
9337 }
9338
9339 kfree(veb);
9340}
9341
9342/**
9343 * i40e_veb_release - Delete a VEB and free its resources
9344 * @veb: the VEB being removed
9345 **/
9346void i40e_veb_release(struct i40e_veb *veb)
9347{
9348 struct i40e_vsi *vsi = NULL;
9349 struct i40e_pf *pf;
9350 int i, n = 0;
9351
9352 pf = veb->pf;
9353
9354 /* find the remaining VSI and check for extras */
505682cd 9355 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 9356 if (pf->vsi[i] && pf->vsi[i]->uplink_seid == veb->seid) {
9357 n++;
9358 vsi = pf->vsi[i];
9359 }
9360 }
9361 if (n != 1) {
9362 dev_info(&pf->pdev->dev,
9363 "can't remove VEB %d with %d VSIs left\n",
9364 veb->seid, n);
9365 return;
9366 }
9367
9368 /* move the remaining VSI to uplink veb */
9369 vsi->flags &= ~I40E_VSI_FLAG_VEB_OWNER;
9370 if (veb->uplink_seid) {
9371 vsi->uplink_seid = veb->uplink_seid;
9372 if (veb->uplink_seid == pf->mac_seid)
9373 vsi->veb_idx = I40E_NO_VEB;
9374 else
9375 vsi->veb_idx = veb->veb_idx;
9376 } else {
9377 /* floating VEB */
9378 vsi->uplink_seid = pf->vsi[pf->lan_vsi]->uplink_seid;
9379 vsi->veb_idx = pf->vsi[pf->lan_vsi]->veb_idx;
9380 }
9381
9382 i40e_aq_delete_element(&pf->hw, veb->seid, NULL);
9383 i40e_veb_clear(veb);
41c445ff
JB		 9384}
9385
9386/**
9387 * i40e_add_veb - create the VEB in the switch
9388 * @veb: the VEB to be instantiated
9389 * @vsi: the controlling VSI
9390 **/
9391static int i40e_add_veb(struct i40e_veb *veb, struct i40e_vsi *vsi)
9392{
f1c7e72e 9393 struct i40e_pf *pf = veb->pf;
92faef85 9394 bool is_default = veb->pf->cur_promisc;
e1c51b95 9395 bool is_cloud = false;
41c445ff
JB		 9396 int ret;
9397
9398 /* get a VEB from the hardware */
f1c7e72e 9399 ret = i40e_aq_add_veb(&pf->hw, veb->uplink_seid, vsi->seid,
e1c51b95
KS		 9400 veb->enabled_tc, is_default,
9401 is_cloud, &veb->seid, NULL);
41c445ff 9402 if (ret) {
f1c7e72e
SN		 9403 dev_info(&pf->pdev->dev,
9404 "couldn't add VEB, err %s aq_err %s\n",
9405 i40e_stat_str(&pf->hw, ret),
9406 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
41c445ff
JB		 9407 return -EPERM;
9408 }
9409
9410 /* get statistics counter */
f1c7e72e 9411 ret = i40e_aq_get_veb_parameters(&pf->hw, veb->seid, NULL, NULL,
41c445ff
JB		 9412 &veb->stats_idx, NULL, NULL, NULL);
9413 if (ret) {
f1c7e72e
SN		 9414 dev_info(&pf->pdev->dev,
9415 "couldn't get VEB statistics idx, err %s aq_err %s\n",
9416 i40e_stat_str(&pf->hw, ret),
9417 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
41c445ff
JB		 9418 return -EPERM;
9419 }
9420 ret = i40e_veb_get_bw_info(veb);
9421 if (ret) {
f1c7e72e
SN		 9422 dev_info(&pf->pdev->dev,
9423 "couldn't get VEB bw info, err %s aq_err %s\n",
9424 i40e_stat_str(&pf->hw, ret),
9425 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
9426 i40e_aq_delete_element(&pf->hw, veb->seid, NULL);
41c445ff
JB		 9427 return -ENOENT;
9428 }
9429
9430 vsi->uplink_seid = veb->seid;
9431 vsi->veb_idx = veb->idx;
9432 vsi->flags |= I40E_VSI_FLAG_VEB_OWNER;
9433
9434 return 0;
9435}
9436
9437/**
9438 * i40e_veb_setup - Set up a VEB
9439 * @pf: board private structure
9440 * @flags: VEB setup flags
9441 * @uplink_seid: the switch element to link to
9442 * @vsi_seid: the initial VSI seid
9443 * @enabled_tc: Enabled TC bit-map
9444 *
9445 * This allocates the sw VEB structure and links it into the switch
9446 * It is possible and legal for this to be a duplicate of an already
9447 * existing VEB. It is also possible for both uplink and vsi seids
9448 * to be zero, in order to create a floating VEB.
9449 *
9450 * Returns pointer to the successfully allocated VEB sw struct on
9451 * success, otherwise returns NULL on failure.
9452 **/
9453struct i40e_veb *i40e_veb_setup(struct i40e_pf *pf, u16 flags,
9454 u16 uplink_seid, u16 vsi_seid,
9455 u8 enabled_tc)
9456{
9457 struct i40e_veb *veb, *uplink_veb = NULL;
9458 int vsi_idx, veb_idx;
9459 int ret;
9460
9461 /* if one seid is 0, the other must be 0 to create a floating relay */
9462 if ((uplink_seid == 0 || vsi_seid == 0) &&
9463 (uplink_seid + vsi_seid != 0)) {
9464 dev_info(&pf->pdev->dev,
9465 "one, not both seid's are 0: uplink=%d vsi=%d\n",
9466 uplink_seid, vsi_seid);
9467 return NULL;
9468 }
9469
9470 /* make sure there is such a vsi and uplink */
505682cd 9471 for (vsi_idx = 0; vsi_idx < pf->num_alloc_vsi; vsi_idx++)
41c445ff
JB		 9472 if (pf->vsi[vsi_idx] && pf->vsi[vsi_idx]->seid == vsi_seid)
9473 break;
505682cd 9474 if (vsi_idx >= pf->num_alloc_vsi && vsi_seid != 0) {
41c445ff
JB		 9475 dev_info(&pf->pdev->dev, "vsi seid %d not found\n",
9476 vsi_seid);
9477 return NULL;
9478 }
9479
9480 if (uplink_seid && uplink_seid != pf->mac_seid) {
9481 for (veb_idx = 0; veb_idx < I40E_MAX_VEB; veb_idx++) {
9482 if (pf->veb[veb_idx] &&
9483 pf->veb[veb_idx]->seid == uplink_seid) {
9484 uplink_veb = pf->veb[veb_idx];
9485 break;
9486 }
9487 }
9488 if (!uplink_veb) {
9489 dev_info(&pf->pdev->dev,
9490 "uplink seid %d not found\n", uplink_seid);
9491 return NULL;
9492 }
9493 }
9494
9495 /* get veb sw struct */
9496 veb_idx = i40e_veb_mem_alloc(pf);
9497 if (veb_idx < 0)
9498 goto err_alloc;
9499 veb = pf->veb[veb_idx];
9500 veb->flags = flags;
9501 veb->uplink_seid = uplink_seid;
9502 veb->veb_idx = (uplink_veb ? uplink_veb->idx : I40E_NO_VEB);
9503 veb->enabled_tc = (enabled_tc ? enabled_tc : 0x1);
9504
9505 /* create the VEB in the switch */
9506 ret = i40e_add_veb(veb, pf->vsi[vsi_idx]);
9507 if (ret)
9508 goto err_veb;
1bb8b935
SN		 9509 if (vsi_idx == pf->lan_vsi)
9510 pf->lan_veb = veb->idx;
41c445ff
JB		 9511
9512 return veb;
9513
9514err_veb:
9515 i40e_veb_clear(veb);
9516err_alloc:
9517 return NULL;
9518}
9519
9520/**
b40c82e6 9521 * i40e_setup_pf_switch_element - set PF vars based on switch type
41c445ff
JB		 9522 * @pf: board private structure
9523 * @ele: element we are building info from
9524 * @num_reported: total number of elements
9525 * @printconfig: should we print the contents
9526 *
9527 * helper function to assist in extracting a few useful SEID values.
9528 **/
9529static void i40e_setup_pf_switch_element(struct i40e_pf *pf,
9530 struct i40e_aqc_switch_config_element_resp *ele,
9531 u16 num_reported, bool printconfig)
9532{
9533 u16 downlink_seid = le16_to_cpu(ele->downlink_seid);
9534 u16 uplink_seid = le16_to_cpu(ele->uplink_seid);
9535 u8 element_type = ele->element_type;
9536 u16 seid = le16_to_cpu(ele->seid);
9537
9538 if (printconfig)
9539 dev_info(&pf->pdev->dev,
9540 "type=%d seid=%d uplink=%d downlink=%d\n",
9541 element_type, seid, uplink_seid, downlink_seid);
9542
9543 switch (element_type) {
9544 case I40E_SWITCH_ELEMENT_TYPE_MAC:
9545 pf->mac_seid = seid;
9546 break;
9547 case I40E_SWITCH_ELEMENT_TYPE_VEB:
9548 /* Main VEB? */
9549 if (uplink_seid != pf->mac_seid)
9550 break;
9551 if (pf->lan_veb == I40E_NO_VEB) {
9552 int v;
9553
9554 /* find existing or else empty VEB */
9555 for (v = 0; v < I40E_MAX_VEB; v++) {
9556 if (pf->veb[v] && (pf->veb[v]->seid == seid)) {
9557 pf->lan_veb = v;
9558 break;
9559 }
9560 }
9561 if (pf->lan_veb == I40E_NO_VEB) {
9562 v = i40e_veb_mem_alloc(pf);
9563 if (v < 0)
9564 break;
9565 pf->lan_veb = v;
9566 }
9567 }
9568
9569 pf->veb[pf->lan_veb]->seid = seid;
9570 pf->veb[pf->lan_veb]->uplink_seid = pf->mac_seid;
9571 pf->veb[pf->lan_veb]->pf = pf;
9572 pf->veb[pf->lan_veb]->veb_idx = I40E_NO_VEB;
9573 break;
9574 case I40E_SWITCH_ELEMENT_TYPE_VSI:
9575 if (num_reported != 1)
9576 break;
9577 /* This is immediately after a reset so we can assume this is
9578 * the PF's VSI
9579 */
9580 pf->mac_seid = uplink_seid;
9581 pf->pf_seid = downlink_seid;
9582 pf->main_vsi_seid = seid;
9583 if (printconfig)
9584 dev_info(&pf->pdev->dev,
9585 "pf_seid=%d main_vsi_seid=%d\n",
9586 pf->pf_seid, pf->main_vsi_seid);
9587 break;
9588 case I40E_SWITCH_ELEMENT_TYPE_PF:
9589 case I40E_SWITCH_ELEMENT_TYPE_VF:
9590 case I40E_SWITCH_ELEMENT_TYPE_EMP:
9591 case I40E_SWITCH_ELEMENT_TYPE_BMC:
9592 case I40E_SWITCH_ELEMENT_TYPE_PE:
9593 case I40E_SWITCH_ELEMENT_TYPE_PA:
9594 /* ignore these for now */
9595 break;
9596 default:
9597 dev_info(&pf->pdev->dev, "unknown element type=%d seid=%d\n",
9598 element_type, seid);
9599 break;
9600 }
9601}
9602
9603/**
9604 * i40e_fetch_switch_configuration - Get switch config from firmware
9605 * @pf: board private structure
9606 * @printconfig: should we print the contents
9607 *
9608 * Get the current switch configuration from the device and
9609 * extract a few useful SEID values.
9610 **/
9611int i40e_fetch_switch_configuration(struct i40e_pf *pf, bool printconfig)
9612{
9613 struct i40e_aqc_get_switch_config_resp *sw_config;
9614 u16 next_seid = 0;
9615 int ret = 0;
9616 u8 *aq_buf;
9617 int i;
9618
9619 aq_buf = kzalloc(I40E_AQ_LARGE_BUF, GFP_KERNEL);
9620 if (!aq_buf)
9621 return -ENOMEM;
9622
9623 sw_config = (struct i40e_aqc_get_switch_config_resp *)aq_buf;
9624 do {
9625 u16 num_reported, num_total;
9626
9627 ret = i40e_aq_get_switch_config(&pf->hw, sw_config,
9628 I40E_AQ_LARGE_BUF,
9629 &next_seid, NULL);
9630 if (ret) {
9631 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 9632 "get switch config failed err %s aq_err %s\n",
9633 i40e_stat_str(&pf->hw, ret),
9634 i40e_aq_str(&pf->hw,
9635 pf->hw.aq.asq_last_status));
41c445ff
JB		 9636 kfree(aq_buf);
9637 return -ENOENT;
9638 }
9639
9640 num_reported = le16_to_cpu(sw_config->header.num_reported);
9641 num_total = le16_to_cpu(sw_config->header.num_total);
9642
9643 if (printconfig)
9644 dev_info(&pf->pdev->dev,
9645 "header: %d reported %d total\n",
9646 num_reported, num_total);
9647
41c445ff
JB		 9648 for (i = 0; i < num_reported; i++) {
9649 struct i40e_aqc_switch_config_element_resp *ele =
9650 &sw_config->element[i];
9651
9652 i40e_setup_pf_switch_element(pf, ele, num_reported,
9653 printconfig);
9654 }
9655 } while (next_seid != 0);
9656
9657 kfree(aq_buf);
9658 return ret;
9659}
9660
9661/**
9662 * i40e_setup_pf_switch - Setup the HW switch on startup or after reset
9663 * @pf: board private structure
bc7d338f 9664 * @reinit: if the Main VSI needs to re-initialized.
41c445ff
JB		 9665 *
9666 * Returns 0 on success, negative value on failure
9667 **/
bc7d338f 9668static int i40e_setup_pf_switch(struct i40e_pf *pf, bool reinit)
41c445ff
JB		 9669{
9670 int ret;
9671
9672 /* find out what's out there already */
9673 ret = i40e_fetch_switch_configuration(pf, false);
9674 if (ret) {
9675 dev_info(&pf->pdev->dev,
f1c7e72e
SN		 9676 "couldn't fetch switch config, err %s aq_err %s\n",
9677 i40e_stat_str(&pf->hw, ret),
9678 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
41c445ff
JB		 9679 return ret;
9680 }
9681 i40e_pf_reset_stats(pf);
9682
41c445ff 9683 /* first time setup */
bc7d338f 9684 if (pf->lan_vsi == I40E_NO_VSI || reinit) {
41c445ff
JB		 9685 struct i40e_vsi *vsi = NULL;
9686 u16 uplink_seid;
9687
9688 /* Set up the PF VSI associated with the PF's main VSI
9689 * that is already in the HW switch
9690 */
9691 if (pf->lan_veb != I40E_NO_VEB && pf->veb[pf->lan_veb])
9692 uplink_seid = pf->veb[pf->lan_veb]->seid;
9693 else
9694 uplink_seid = pf->mac_seid;
bc7d338f
ASJ		 9695 if (pf->lan_vsi == I40E_NO_VSI)
9696 vsi = i40e_vsi_setup(pf, I40E_VSI_MAIN, uplink_seid, 0);
9697 else if (reinit)
9698 vsi = i40e_vsi_reinit_setup(pf->vsi[pf->lan_vsi]);
41c445ff
JB		 9699 if (!vsi) {
9700 dev_info(&pf->pdev->dev, "setup of MAIN VSI failed\n");
9701 i40e_fdir_teardown(pf);
9702 return -EAGAIN;
9703 }
41c445ff
JB		 9704 } else {
9705 /* force a reset of TC and queue layout configurations */
9706 u8 enabled_tc = pf->vsi[pf->lan_vsi]->tc_config.enabled_tc;
6995b36c 9707
41c445ff
JB		 9708 pf->vsi[pf->lan_vsi]->tc_config.enabled_tc = 0;
9709 pf->vsi[pf->lan_vsi]->seid = pf->main_vsi_seid;
9710 i40e_vsi_config_tc(pf->vsi[pf->lan_vsi], enabled_tc);
9711 }
9712 i40e_vlan_stripping_disable(pf->vsi[pf->lan_vsi]);
9713
cbf61325
ASJ		 9714 i40e_fdir_sb_setup(pf);
9715
41c445ff
JB		 9716 /* Setup static PF queue filter control settings */
9717 ret = i40e_setup_pf_filter_control(pf);
9718 if (ret) {
9719 dev_info(&pf->pdev->dev, "setup_pf_filter_control failed: %d\n",
9720 ret);
9721 /* Failure here should not stop continuing other steps */
9722 }
9723
9724 /* enable RSS in the HW, even for only one queue, as the stack can use
9725 * the hash
9726 */
9727 if ((pf->flags & I40E_FLAG_RSS_ENABLED))
9728 i40e_config_rss(pf);
9729
9730 /* fill in link information and enable LSE reporting */
21af70fb 9731 i40e_aq_get_link_info(&pf->hw, true, NULL, NULL);
a34a6711
MW		 9732 i40e_link_event(pf);
9733
d52c20b7 9734 /* Initialize user-specific link properties */
41c445ff
JB		 9735 pf->fc_autoneg_status = ((pf->hw.phy.link_info.an_info &
9736 I40E_AQ_AN_COMPLETED) ? true : false);
d52c20b7 9737
beb0dff1
JK		 9738 i40e_ptp_init(pf);
9739
41c445ff
JB		 9740 return ret;
9741}
9742
41c445ff
JB		 9743/**
9744 * i40e_determine_queue_usage - Work out queue distribution
9745 * @pf: board private structure
9746 **/
9747static void i40e_determine_queue_usage(struct i40e_pf *pf)
9748{
41c445ff
JB		 9749 int queues_left;
9750
9751 pf->num_lan_qps = 0;
38e00438
VD		 9752#ifdef I40E_FCOE
9753 pf->num_fcoe_qps = 0;
9754#endif
41c445ff
JB		 9755
9756 /* Find the max queues to be put into basic use. We'll always be
9757 * using TC0, whether or not DCB is running, and TC0 will get the
9758 * big RSS set.
9759 */
9760 queues_left = pf->hw.func_caps.num_tx_qp;
9761
cbf61325 9762 if ((queues_left == 1) ||
9aa7e935 9763 !(pf->flags & I40E_FLAG_MSIX_ENABLED)) {
41c445ff
JB		 9764 /* one qp for PF, no queues for anything else */
9765 queues_left = 0;
9766 pf->rss_size = pf->num_lan_qps = 1;
9767
9768 /* make sure all the fancies are disabled */
60ea5f83 9769 pf->flags &= ~(I40E_FLAG_RSS_ENABLED |
38e00438
VD		 9770#ifdef I40E_FCOE
9771 I40E_FLAG_FCOE_ENABLED |
9772#endif
60ea5f83
JB		 9773 I40E_FLAG_FD_SB_ENABLED |
9774 I40E_FLAG_FD_ATR_ENABLED |
4d9b6043 9775 I40E_FLAG_DCB_CAPABLE |
60ea5f83
JB		 9776 I40E_FLAG_SRIOV_ENABLED |
9777 I40E_FLAG_VMDQ_ENABLED);
9aa7e935
FZ		 9778 } else if (!(pf->flags & (I40E_FLAG_RSS_ENABLED |
9779 I40E_FLAG_FD_SB_ENABLED |
bbe7d0e0 9780 I40E_FLAG_FD_ATR_ENABLED |
4d9b6043 9781 I40E_FLAG_DCB_CAPABLE))) {
9aa7e935
FZ		 9782 /* one qp for PF */
9783 pf->rss_size = pf->num_lan_qps = 1;
9784 queues_left -= pf->num_lan_qps;
9785
9786 pf->flags &= ~(I40E_FLAG_RSS_ENABLED |
38e00438
VD		 9787#ifdef I40E_FCOE
9788 I40E_FLAG_FCOE_ENABLED |
9789#endif
9aa7e935
FZ		 9790 I40E_FLAG_FD_SB_ENABLED |
9791 I40E_FLAG_FD_ATR_ENABLED |
9792 I40E_FLAG_DCB_ENABLED |
9793 I40E_FLAG_VMDQ_ENABLED);
41c445ff 9794 } else {
cbf61325 9795 /* Not enough queues for all TCs */
4d9b6043 9796 if ((pf->flags & I40E_FLAG_DCB_CAPABLE) &&
cbf61325 9797 (queues_left < I40E_MAX_TRAFFIC_CLASS)) {
4d9b6043 9798 pf->flags &= ~I40E_FLAG_DCB_CAPABLE;
cbf61325
ASJ		 9799 dev_info(&pf->pdev->dev, "not enough queues for DCB. DCB is disabled.\n");
9800 }
9a3bd2f1
ASJ		 9801 pf->num_lan_qps = max_t(int, pf->rss_size_max,
9802 num_online_cpus());
9803 pf->num_lan_qps = min_t(int, pf->num_lan_qps,
9804 pf->hw.func_caps.num_tx_qp);
9805
cbf61325
ASJ		 9806 queues_left -= pf->num_lan_qps;
9807 }
9808
38e00438
VD		 9809#ifdef I40E_FCOE
9810 if (pf->flags & I40E_FLAG_FCOE_ENABLED) {
9811 if (I40E_DEFAULT_FCOE <= queues_left) {
9812 pf->num_fcoe_qps = I40E_DEFAULT_FCOE;
9813 } else if (I40E_MINIMUM_FCOE <= queues_left) {
9814 pf->num_fcoe_qps = I40E_MINIMUM_FCOE;
9815 } else {
9816 pf->num_fcoe_qps = 0;
9817 pf->flags &= ~I40E_FLAG_FCOE_ENABLED;
9818 dev_info(&pf->pdev->dev, "not enough queues for FCoE. FCoE feature will be disabled\n");
9819 }
9820
9821 queues_left -= pf->num_fcoe_qps;
9822 }
9823
9824#endif
cbf61325
ASJ		 9825 if (pf->flags & I40E_FLAG_FD_SB_ENABLED) {
9826 if (queues_left > 1) {
9827 queues_left -= 1; /* save 1 queue for FD */
9828 } else {
9829 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
9830 dev_info(&pf->pdev->dev, "not enough queues for Flow Director. Flow Director feature is disabled\n");
9831 }
41c445ff
JB		 9832 }
9833
9834 if ((pf->flags & I40E_FLAG_SRIOV_ENABLED) &&
9835 pf->num_vf_qps && pf->num_req_vfs && queues_left) {
cbf61325
ASJ		 9836 pf->num_req_vfs = min_t(int, pf->num_req_vfs,
9837 (queues_left / pf->num_vf_qps));
41c445ff
JB		 9838 queues_left -= (pf->num_req_vfs * pf->num_vf_qps);
9839 }
9840
9841 if ((pf->flags & I40E_FLAG_VMDQ_ENABLED) &&
9842 pf->num_vmdq_vsis && pf->num_vmdq_qps && queues_left) {
9843 pf->num_vmdq_vsis = min_t(int, pf->num_vmdq_vsis,
9844 (queues_left / pf->num_vmdq_qps));
9845 queues_left -= (pf->num_vmdq_vsis * pf->num_vmdq_qps);
9846 }
9847
f8ff1464 9848 pf->queues_left = queues_left;
38e00438
VD		 9849#ifdef I40E_FCOE
9850 dev_info(&pf->pdev->dev, "fcoe queues = %d\n", pf->num_fcoe_qps);
9851#endif
41c445ff
JB		 9852}
9853
9854/**
9855 * i40e_setup_pf_filter_control - Setup PF static filter control
9856 * @pf: PF to be setup
9857 *
b40c82e6 9858 * i40e_setup_pf_filter_control sets up a PF's initial filter control
41c445ff
JB		 9859 * settings. If PE/FCoE are enabled then it will also set the per PF
9860 * based filter sizes required for them. It also enables Flow director,
9861 * ethertype and macvlan type filter settings for the pf.
9862 *
9863 * Returns 0 on success, negative on failure
9864 **/
9865static int i40e_setup_pf_filter_control(struct i40e_pf *pf)
9866{
9867 struct i40e_filter_control_settings *settings = &pf->filter_settings;
9868
9869 settings->hash_lut_size = I40E_HASH_LUT_SIZE_128;
9870
9871 /* Flow Director is enabled */
60ea5f83 9872 if (pf->flags & (I40E_FLAG_FD_SB_ENABLED | I40E_FLAG_FD_ATR_ENABLED))
41c445ff
JB		 9873 settings->enable_fdir = true;
9874
9875 /* Ethtype and MACVLAN filters enabled for PF */
9876 settings->enable_ethtype = true;
9877 settings->enable_macvlan = true;
9878
9879 if (i40e_set_filter_control(&pf->hw, settings))
9880 return -ENOENT;
9881
9882 return 0;
9883}
9884
0c22b3dd
JB		 9885#define INFO_STRING_LEN 255
9886static void i40e_print_features(struct i40e_pf *pf)
9887{
9888 struct i40e_hw *hw = &pf->hw;
9889 char *buf, *string;
9890
9891 string = kzalloc(INFO_STRING_LEN, GFP_KERNEL);
9892 if (!string) {
9893 dev_err(&pf->pdev->dev, "Features string allocation failed\n");
9894 return;
9895 }
9896
9897 buf = string;
9898
9899 buf += sprintf(string, "Features: PF-id[%d] ", hw->pf_id);
9900#ifdef CONFIG_PCI_IOV
9901 buf += sprintf(buf, "VFs: %d ", pf->num_req_vfs);
9902#endif
aba237d1
MW		 9903 buf += sprintf(buf, "VSIs: %d QP: %d RX: %s ",
9904 pf->hw.func_caps.num_vsis,
9905 pf->vsi[pf->lan_vsi]->num_queue_pairs,
9906 pf->flags & I40E_FLAG_RX_PS_ENABLED ? "PS" : "1BUF");
0c22b3dd
JB		 9907
9908 if (pf->flags & I40E_FLAG_RSS_ENABLED)
9909 buf += sprintf(buf, "RSS ");
0c22b3dd 9910 if (pf->flags & I40E_FLAG_FD_ATR_ENABLED)
c6423ff1
AA		 9911 buf += sprintf(buf, "FD_ATR ");
9912 if (pf->flags & I40E_FLAG_FD_SB_ENABLED) {
9913 buf += sprintf(buf, "FD_SB ");
0c22b3dd 9914 buf += sprintf(buf, "NTUPLE ");
c6423ff1 9915 }
4d9b6043 9916 if (pf->flags & I40E_FLAG_DCB_CAPABLE)
0c22b3dd 9917 buf += sprintf(buf, "DCB ");
ce6fcb3f
JB		 9918#if IS_ENABLED(CONFIG_VXLAN)
9919 buf += sprintf(buf, "VxLAN ");
9920#endif
0c22b3dd
JB		 9921 if (pf->flags & I40E_FLAG_PTP)
9922 buf += sprintf(buf, "PTP ");
38e00438
VD		 9923#ifdef I40E_FCOE
9924 if (pf->flags & I40E_FLAG_FCOE_ENABLED)
9925 buf += sprintf(buf, "FCOE ");
9926#endif
0c22b3dd
JB		 9927
9928 BUG_ON(buf > (string + INFO_STRING_LEN));
9929 dev_info(&pf->pdev->dev, "%s\n", string);
9930 kfree(string);
9931}
9932
41c445ff
JB		 9933/**
9934 * i40e_probe - Device initialization routine
9935 * @pdev: PCI device information struct
9936 * @ent: entry in i40e_pci_tbl
9937 *
b40c82e6
JK		 9938 * i40e_probe initializes a PF identified by a pci_dev structure.
9939 * The OS initialization, configuring of the PF private structure,
41c445ff
JB		 9940 * and a hardware reset occur.
9941 *
9942 * Returns 0 on success, negative on failure
9943 **/
9944static int i40e_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
9945{
e827845c 9946 struct i40e_aq_get_phy_abilities_resp abilities;
41c445ff
JB		 9947 struct i40e_pf *pf;
9948 struct i40e_hw *hw;
93cd765b 9949 static u16 pfs_found;
1d5109d1 9950 u16 wol_nvm_bits;
d4dfb81a 9951 u16 link_status;
41c445ff
JB		 9952 int err = 0;
9953 u32 len;
8a9eb7d3 9954 u32 i;
41c445ff
JB		 9955
9956 err = pci_enable_device_mem(pdev);
9957 if (err)
9958 return err;
9959
9960 /* set up for high or low dma */
6494294f 9961 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64));
6494294f 9962 if (err) {
e3e3bfdd
JS		 9963 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
9964 if (err) {
9965 dev_err(&pdev->dev,
9966 "DMA configuration failed: 0x%x\n", err);
9967 goto err_dma;
9968 }
41c445ff
JB		 9969 }
9970
9971 /* set up pci connections */
9972 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
9973 IORESOURCE_MEM), i40e_driver_name);
9974 if (err) {
9975 dev_info(&pdev->dev,
9976 "pci_request_selected_regions failed %d\n", err);
9977 goto err_pci_reg;
9978 }
9979
9980 pci_enable_pcie_error_reporting(pdev);
9981 pci_set_master(pdev);
9982
9983 /* Now that we have a PCI connection, we need to do the
9984 * low level device setup. This is primarily setting up
9985 * the Admin Queue structures and then querying for the
9986 * device's current profile information.
9987 */
9988 pf = kzalloc(sizeof(*pf), GFP_KERNEL);
9989 if (!pf) {
9990 err = -ENOMEM;
9991 goto err_pf_alloc;
9992 }
9993 pf->next_vsi = 0;
9994 pf->pdev = pdev;
9995 set_bit(__I40E_DOWN, &pf->state);
9996
9997 hw = &pf->hw;
9998 hw->back = pf;
232f4706 9999
2ac8b675
SN		 10000 pf->ioremap_len = min_t(int, pci_resource_len(pdev, 0),
10001 I40E_MAX_CSR_SPACE);
232f4706 10002
2ac8b675 10003 hw->hw_addr = ioremap(pci_resource_start(pdev, 0), pf->ioremap_len);
41c445ff
JB		 10004 if (!hw->hw_addr) {
10005 err = -EIO;
10006 dev_info(&pdev->dev, "ioremap(0x%04x, 0x%04x) failed: 0x%x\n",
10007 (unsigned int)pci_resource_start(pdev, 0),
2ac8b675 10008 pf->ioremap_len, err);
41c445ff
JB		 10009 goto err_ioremap;
10010 }
10011 hw->vendor_id = pdev->vendor;
10012 hw->device_id = pdev->device;
10013 pci_read_config_byte(pdev, PCI_REVISION_ID, &hw->revision_id);
10014 hw->subsystem_vendor_id = pdev->subsystem_vendor;
10015 hw->subsystem_device_id = pdev->subsystem_device;
10016 hw->bus.device = PCI_SLOT(pdev->devfn);
10017 hw->bus.func = PCI_FUNC(pdev->devfn);
93cd765b 10018 pf->instance = pfs_found;
41c445ff 10019
5b5faa43
SN		 10020 if (debug != -1) {
10021 pf->msg_enable = pf->hw.debug_mask;
10022 pf->msg_enable = debug;
10023 }
10024
7134f9ce
JB		 10025 /* do a special CORER for clearing PXE mode once at init */
10026 if (hw->revision_id == 0 &&
10027 (rd32(hw, I40E_GLLAN_RCTL_0) & I40E_GLLAN_RCTL_0_PXE_MODE_MASK)) {
10028 wr32(hw, I40E_GLGEN_RTRIG, I40E_GLGEN_RTRIG_CORER_MASK);
10029 i40e_flush(hw);
10030 msleep(200);
10031 pf->corer_count++;
10032
10033 i40e_clear_pxe_mode(hw);
10034 }
10035
41c445ff 10036 /* Reset here to make sure all is clean and to define PF 'n' */
838d41d9 10037 i40e_clear_hw(hw);
41c445ff
JB		 10038 err = i40e_pf_reset(hw);
10039 if (err) {
10040 dev_info(&pdev->dev, "Initial pf_reset failed: %d\n", err);
10041 goto err_pf_reset;
10042 }
10043 pf->pfr_count++;
10044
10045 hw->aq.num_arq_entries = I40E_AQ_LEN;
10046 hw->aq.num_asq_entries = I40E_AQ_LEN;
10047 hw->aq.arq_buf_size = I40E_MAX_AQ_BUF_SIZE;
10048 hw->aq.asq_buf_size = I40E_MAX_AQ_BUF_SIZE;
10049 pf->adminq_work_limit = I40E_AQ_WORK_LIMIT;
b2008cbf 10050
b294ac70 10051 snprintf(pf->int_name, sizeof(pf->int_name) - 1,
b2008cbf
CW		 10052 "%s-%s:misc",
10053 dev_driver_string(&pf->pdev->dev), dev_name(&pdev->dev));
41c445ff
JB		 10054
10055 err = i40e_init_shared_code(hw);
10056 if (err) {
b2a75c58
ASJ		 10057 dev_warn(&pdev->dev, "unidentified MAC or BLANK NVM: %d\n",
10058 err);
41c445ff
JB		 10059 goto err_pf_reset;
10060 }
10061
d52c20b7
JB		 10062 /* set up a default setting for link flow control */
10063 pf->hw.fc.requested_mode = I40E_FC_NONE;
10064
41c445ff
JB		 10065 err = i40e_init_adminq(hw);
10066 dev_info(&pdev->dev, "%s\n", i40e_fw_version_str(hw));
10067 if (err) {
10068 dev_info(&pdev->dev,
7aa67613 10069 "The driver for the device stopped because the NVM image is newer than expected. You must install the most recent version of the network driver.\n");
41c445ff
JB		 10070 goto err_pf_reset;
10071 }
10072
7aa67613
CS		 10073 if (hw->aq.api_maj_ver == I40E_FW_API_VERSION_MAJOR &&
10074 hw->aq.api_min_ver > I40E_FW_API_VERSION_MINOR)
278b6f62 10075 dev_info(&pdev->dev,
7aa67613
CS		 10076 "The driver for the device detected a newer version of the NVM image than expected. Please install the most recent version of the network driver.\n");
10077 else if (hw->aq.api_maj_ver < I40E_FW_API_VERSION_MAJOR ||
10078 hw->aq.api_min_ver < (I40E_FW_API_VERSION_MINOR - 1))
278b6f62 10079 dev_info(&pdev->dev,
7aa67613 10080 "The driver for the device detected an older version of the NVM image than expected. Please update the NVM image.\n");
278b6f62 10081
4eb3f768
SN		 10082 i40e_verify_eeprom(pf);
10083
2c5fe33b
JB		 10084 /* Rev 0 hardware was never productized */
10085 if (hw->revision_id < 1)
10086 dev_warn(&pdev->dev, "This device is a pre-production adapter/LOM. Please be aware there may be issues with your hardware. If you are experiencing problems please contact your Intel or hardware representative who provided you with this hardware.\n");
10087
6ff4ef86 10088 i40e_clear_pxe_mode(hw);
41c445ff
JB		 10089 err = i40e_get_capabilities(pf);
10090 if (err)
10091 goto err_adminq_setup;
10092
10093 err = i40e_sw_init(pf);
10094 if (err) {
10095 dev_info(&pdev->dev, "sw_init failed: %d\n", err);
10096 goto err_sw_init;
10097 }
10098
10099 err = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp,
10100 hw->func_caps.num_rx_qp,
10101 pf->fcoe_hmc_cntx_num, pf->fcoe_hmc_filt_num);
10102 if (err) {
10103 dev_info(&pdev->dev, "init_lan_hmc failed: %d\n", err);
10104 goto err_init_lan_hmc;
10105 }
10106
10107 err = i40e_configure_lan_hmc(hw, I40E_HMC_MODEL_DIRECT_ONLY);
10108 if (err) {
10109 dev_info(&pdev->dev, "configure_lan_hmc failed: %d\n", err);
10110 err = -ENOENT;
10111 goto err_configure_lan_hmc;
10112 }
10113
b686ece5
NP		 10114 /* Disable LLDP for NICs that have firmware versions lower than v4.3.
10115 * Ignore error return codes because if it was already disabled via
10116 * hardware settings this will fail
10117 */
10118 if (((pf->hw.aq.fw_maj_ver == 4) && (pf->hw.aq.fw_min_ver < 3)) ||
10119 (pf->hw.aq.fw_maj_ver < 4)) {
10120 dev_info(&pdev->dev, "Stopping firmware LLDP agent.\n");
10121 i40e_aq_stop_lldp(hw, true, NULL);
10122 }
10123
41c445ff 10124 i40e_get_mac_addr(hw, hw->mac.addr);
f62b5060 10125 if (!is_valid_ether_addr(hw->mac.addr)) {
41c445ff
JB		 10126 dev_info(&pdev->dev, "invalid MAC address %pM\n", hw->mac.addr);
10127 err = -EIO;
10128 goto err_mac_addr;
10129 }
10130 dev_info(&pdev->dev, "MAC address: %pM\n", hw->mac.addr);
9a173901 10131 ether_addr_copy(hw->mac.perm_addr, hw->mac.addr);
1f224ad2
NP		 10132 i40e_get_port_mac_addr(hw, hw->mac.port_addr);
10133 if (is_valid_ether_addr(hw->mac.port_addr))
10134 pf->flags |= I40E_FLAG_PORT_ID_VALID;
38e00438
VD		 10135#ifdef I40E_FCOE
10136 err = i40e_get_san_mac_addr(hw, hw->mac.san_addr);
10137 if (err)
10138 dev_info(&pdev->dev,
10139 "(non-fatal) SAN MAC retrieval failed: %d\n", err);
10140 if (!is_valid_ether_addr(hw->mac.san_addr)) {
10141 dev_warn(&pdev->dev, "invalid SAN MAC address %pM, falling back to LAN MAC\n",
10142 hw->mac.san_addr);
10143 ether_addr_copy(hw->mac.san_addr, hw->mac.addr);
10144 }
10145 dev_info(&pf->pdev->dev, "SAN MAC: %pM\n", hw->mac.san_addr);
10146#endif /* I40E_FCOE */
41c445ff
JB		 10147
10148 pci_set_drvdata(pdev, pf);
10149 pci_save_state(pdev);
4e3b35b0
NP		 10150#ifdef CONFIG_I40E_DCB
10151 err = i40e_init_pf_dcb(pf);
10152 if (err) {
aebfc816 10153 dev_info(&pdev->dev, "DCB init failed %d, disabled\n", err);
4d9b6043 10154 pf->flags &= ~I40E_FLAG_DCB_CAPABLE;
014269ff 10155 /* Continue without DCB enabled */
4e3b35b0
NP		 10156 }
10157#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 10158
10159 /* set up periodic task facility */
10160 setup_timer(&pf->service_timer, i40e_service_timer, (unsigned long)pf);
10161 pf->service_timer_period = HZ;
10162
10163 INIT_WORK(&pf->service_task, i40e_service_task);
10164 clear_bit(__I40E_SERVICE_SCHED, &pf->state);
10165 pf->flags |= I40E_FLAG_NEED_LINK_UPDATE;
41c445ff 10166
1d5109d1
SN		 10167 /* NVM bit on means WoL disabled for the port */
10168 i40e_read_nvm_word(hw, I40E_SR_NVM_WAKE_ON_LAN, &wol_nvm_bits);
10169 if ((1 << hw->port) & wol_nvm_bits || hw->partition_id != 1)
10170 pf->wol_en = false;
10171 else
10172 pf->wol_en = true;
8e2773ae
SN		 10173 device_set_wakeup_enable(&pf->pdev->dev, pf->wol_en);
10174
41c445ff
JB		 10175 /* set up the main switch operations */
10176 i40e_determine_queue_usage(pf);
c1147280
JB		 10177 err = i40e_init_interrupt_scheme(pf);
10178 if (err)
10179 goto err_switch_setup;
41c445ff 10180
505682cd
MW		 10181 /* The number of VSIs reported by the FW is the minimum guaranteed
10182 * to us; HW supports far more and we share the remaining pool with
10183 * the other PFs. We allocate space for more than the guarantee with
10184 * the understanding that we might not get them all later.
41c445ff 10185 */
505682cd
MW		 10186 if (pf->hw.func_caps.num_vsis < I40E_MIN_VSI_ALLOC)
10187 pf->num_alloc_vsi = I40E_MIN_VSI_ALLOC;
10188 else
10189 pf->num_alloc_vsi = pf->hw.func_caps.num_vsis;
10190
10191 /* Set up the *vsi struct and our local tracking of the MAIN PF vsi. */
10192 len = sizeof(struct i40e_vsi *) * pf->num_alloc_vsi;
41c445ff 10193 pf->vsi = kzalloc(len, GFP_KERNEL);
ed87ac09
WY		 10194 if (!pf->vsi) {
10195 err = -ENOMEM;
41c445ff 10196 goto err_switch_setup;
ed87ac09 10197 }
41c445ff 10198
fa11cb3d
ASJ		 10199#ifdef CONFIG_PCI_IOV
10200 /* prep for VF support */
10201 if ((pf->flags & I40E_FLAG_SRIOV_ENABLED) &&
10202 (pf->flags & I40E_FLAG_MSIX_ENABLED) &&
10203 !test_bit(__I40E_BAD_EEPROM, &pf->state)) {
10204 if (pci_num_vf(pdev))
10205 pf->flags |= I40E_FLAG_VEB_MODE_ENABLED;
10206 }
10207#endif
bc7d338f 10208 err = i40e_setup_pf_switch(pf, false);
41c445ff
JB		 10209 if (err) {
10210 dev_info(&pdev->dev, "setup_pf_switch failed: %d\n", err);
10211 goto err_vsis;
10212 }
8a9eb7d3 10213 /* if FDIR VSI was set up, start it now */
505682cd 10214 for (i = 0; i < pf->num_alloc_vsi; i++) {
8a9eb7d3
SN		 10215 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR) {
10216 i40e_vsi_open(pf->vsi[i]);
10217 break;
10218 }
10219 }
41c445ff 10220
7e2453fe
JB		 10221 /* driver is only interested in link up/down and module qualification
10222 * reports from firmware
10223 */
10224 err = i40e_aq_set_phy_int_mask(&pf->hw,
10225 I40E_AQ_EVENT_LINK_UPDOWN |
10226 I40E_AQ_EVENT_MODULE_QUAL_FAIL, NULL);
10227 if (err)
f1c7e72e
SN		 10228 dev_info(&pf->pdev->dev, "set phy mask fail, err %s aq_err %s\n",
10229 i40e_stat_str(&pf->hw, err),
10230 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
7e2453fe 10231
025b4a54
ASJ		 10232 if (((pf->hw.aq.fw_maj_ver == 4) && (pf->hw.aq.fw_min_ver < 33)) ||
10233 (pf->hw.aq.fw_maj_ver < 4)) {
10234 msleep(75);
10235 err = i40e_aq_set_link_restart_an(&pf->hw, true, NULL);
10236 if (err)
f1c7e72e
SN		 10237 dev_info(&pf->pdev->dev, "link restart failed, err %s aq_err %s\n",
10238 i40e_stat_str(&pf->hw, err),
10239 i40e_aq_str(&pf->hw,
10240 pf->hw.aq.asq_last_status));
cafa2ee6 10241 }
41c445ff
JB		 10242 /* The main driver is (mostly) up and happy. We need to set this state
10243 * before setting up the misc vector or we get a race and the vector
10244 * ends up disabled forever.
10245 */
10246 clear_bit(__I40E_DOWN, &pf->state);
10247
10248 /* In case of MSIX we are going to setup the misc vector right here
10249 * to handle admin queue events etc. In case of legacy and MSI
10250 * the misc functionality and queue processing is combined in
10251 * the same vector and that gets setup at open.
10252 */
10253 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
10254 err = i40e_setup_misc_vector(pf);
10255 if (err) {
10256 dev_info(&pdev->dev,
10257 "setup of misc vector failed: %d\n", err);
10258 goto err_vsis;
10259 }
10260 }
10261
df805f62 10262#ifdef CONFIG_PCI_IOV
41c445ff
JB		 10263 /* prep for VF support */
10264 if ((pf->flags & I40E_FLAG_SRIOV_ENABLED) &&
4eb3f768
SN		 10265 (pf->flags & I40E_FLAG_MSIX_ENABLED) &&
10266 !test_bit(__I40E_BAD_EEPROM, &pf->state)) {
41c445ff
JB		 10267 u32 val;
10268
10269 /* disable link interrupts for VFs */
10270 val = rd32(hw, I40E_PFGEN_PORTMDIO_NUM);
10271 val &= ~I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK;
10272 wr32(hw, I40E_PFGEN_PORTMDIO_NUM, val);
10273 i40e_flush(hw);
4aeec010
MW		 10274
10275 if (pci_num_vf(pdev)) {
10276 dev_info(&pdev->dev,
10277 "Active VFs found, allocating resources.\n");
10278 err = i40e_alloc_vfs(pf, pci_num_vf(pdev));
10279 if (err)
10280 dev_info(&pdev->dev,
10281 "Error %d allocating resources for existing VFs\n",
10282 err);
10283 }
41c445ff 10284 }
df805f62 10285#endif /* CONFIG_PCI_IOV */
41c445ff 10286
93cd765b
ASJ		 10287 pfs_found++;
10288
41c445ff
JB		 10289 i40e_dbg_pf_init(pf);
10290
10291 /* tell the firmware that we're starting */
44033fac 10292 i40e_send_version(pf);
41c445ff
JB		 10293
10294 /* since everything's happy, start the service_task timer */
10295 mod_timer(&pf->service_timer,
10296 round_jiffies(jiffies + pf->service_timer_period));
10297
38e00438
VD		 10298#ifdef I40E_FCOE
10299 /* create FCoE interface */
10300 i40e_fcoe_vsi_setup(pf);
10301
10302#endif
d4dfb81a
CS		 10303 /* Get the negotiated link width and speed from PCI config space */
10304 pcie_capability_read_word(pf->pdev, PCI_EXP_LNKSTA, &link_status);
10305
10306 i40e_set_pci_config_data(hw, link_status);
10307
69bfb110 10308 dev_info(&pdev->dev, "PCI-Express: %s %s\n",
d4dfb81a
CS		 10309 (hw->bus.speed == i40e_bus_speed_8000 ? "Speed 8.0GT/s" :
10310 hw->bus.speed == i40e_bus_speed_5000 ? "Speed 5.0GT/s" :
10311 hw->bus.speed == i40e_bus_speed_2500 ? "Speed 2.5GT/s" :
10312 "Unknown"),
10313 (hw->bus.width == i40e_bus_width_pcie_x8 ? "Width x8" :
10314 hw->bus.width == i40e_bus_width_pcie_x4 ? "Width x4" :
10315 hw->bus.width == i40e_bus_width_pcie_x2 ? "Width x2" :
10316 hw->bus.width == i40e_bus_width_pcie_x1 ? "Width x1" :
10317 "Unknown"));
10318
10319 if (hw->bus.width < i40e_bus_width_pcie_x8 ||
10320 hw->bus.speed < i40e_bus_speed_8000) {
10321 dev_warn(&pdev->dev, "PCI-Express bandwidth available for this device may be insufficient for optimal performance.\n");
10322 dev_warn(&pdev->dev, "Please move the device to a different PCI-e link with more lanes and/or higher transfer rate.\n");
10323 }
10324
e827845c
CS		 10325 /* get the requested speeds from the fw */
10326 err = i40e_aq_get_phy_capabilities(hw, false, false, &abilities, NULL);
10327 if (err)
f1c7e72e
SN		 10328 dev_info(&pf->pdev->dev,
10329 "get phy capabilities failed, err %s aq_err %s, advertised speed settings may not be correct\n",
10330 i40e_stat_str(&pf->hw, err),
10331 i40e_aq_str(&pf->hw, pf->hw.aq.asq_last_status));
e827845c
CS		 10332 pf->hw.phy.link_info.requested_speeds = abilities.link_speed;
10333
0c22b3dd
JB		 10334 /* print a string summarizing features */
10335 i40e_print_features(pf);
10336
41c445ff
JB		 10337 return 0;
10338
10339 /* Unwind what we've done if something failed in the setup */
10340err_vsis:
10341 set_bit(__I40E_DOWN, &pf->state);
41c445ff
JB		 10342 i40e_clear_interrupt_scheme(pf);
10343 kfree(pf->vsi);
04b03013
SN		 10344err_switch_setup:
10345 i40e_reset_interrupt_capability(pf);
41c445ff
JB		 10346 del_timer_sync(&pf->service_timer);
10347err_mac_addr:
10348err_configure_lan_hmc:
10349 (void)i40e_shutdown_lan_hmc(hw);
10350err_init_lan_hmc:
10351 kfree(pf->qp_pile);
41c445ff
JB		 10352err_sw_init:
10353err_adminq_setup:
10354 (void)i40e_shutdown_adminq(hw);
10355err_pf_reset:
10356 iounmap(hw->hw_addr);
10357err_ioremap:
10358 kfree(pf);
10359err_pf_alloc:
10360 pci_disable_pcie_error_reporting(pdev);
10361 pci_release_selected_regions(pdev,
10362 pci_select_bars(pdev, IORESOURCE_MEM));
10363err_pci_reg:
10364err_dma:
10365 pci_disable_device(pdev);
10366 return err;
10367}
10368
10369/**
10370 * i40e_remove - Device removal routine
10371 * @pdev: PCI device information struct
10372 *
10373 * i40e_remove is called by the PCI subsystem to alert the driver
10374 * that is should release a PCI device. This could be caused by a
10375 * Hot-Plug event, or because the driver is going to be removed from
10376 * memory.
10377 **/
10378static void i40e_remove(struct pci_dev *pdev)
10379{
10380 struct i40e_pf *pf = pci_get_drvdata(pdev);
10381 i40e_status ret_code;
41c445ff
JB		 10382 int i;
10383
10384 i40e_dbg_pf_exit(pf);
10385
beb0dff1
JK		 10386 i40e_ptp_stop(pf);
10387
41c445ff
JB		 10388 /* no more scheduling of any task */
10389 set_bit(__I40E_DOWN, &pf->state);
10390 del_timer_sync(&pf->service_timer);
10391 cancel_work_sync(&pf->service_task);
33c62b34 10392 i40e_fdir_teardown(pf);
41c445ff 10393
eb2d80bc
MW		 10394 if (pf->flags & I40E_FLAG_SRIOV_ENABLED) {
10395 i40e_free_vfs(pf);
10396 pf->flags &= ~I40E_FLAG_SRIOV_ENABLED;
10397 }
10398
41c445ff
JB		 10399 i40e_fdir_teardown(pf);
10400
10401 /* If there is a switch structure or any orphans, remove them.
10402 * This will leave only the PF's VSI remaining.
10403 */
10404 for (i = 0; i < I40E_MAX_VEB; i++) {
10405 if (!pf->veb[i])
10406 continue;
10407
10408 if (pf->veb[i]->uplink_seid == pf->mac_seid ||
10409 pf->veb[i]->uplink_seid == 0)
10410 i40e_switch_branch_release(pf->veb[i]);
10411 }
10412
10413 /* Now we can shutdown the PF's VSI, just before we kill
10414 * adminq and hmc.
10415 */
10416 if (pf->vsi[pf->lan_vsi])
10417 i40e_vsi_release(pf->vsi[pf->lan_vsi]);
10418
41c445ff 10419 /* shutdown and destroy the HMC */
60442dea
SN		 10420 if (pf->hw.hmc.hmc_obj) {
10421 ret_code = i40e_shutdown_lan_hmc(&pf->hw);
10422 if (ret_code)
10423 dev_warn(&pdev->dev,
10424 "Failed to destroy the HMC resources: %d\n",
10425 ret_code);
10426 }
41c445ff
JB		 10427
10428 /* shutdown the adminq */
41c445ff
JB		 10429 ret_code = i40e_shutdown_adminq(&pf->hw);
10430 if (ret_code)
10431 dev_warn(&pdev->dev,
10432 "Failed to destroy the Admin Queue resources: %d\n",
10433 ret_code);
10434
10435 /* Clear all dynamic memory lists of rings, q_vectors, and VSIs */
10436 i40e_clear_interrupt_scheme(pf);
505682cd 10437 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 10438 if (pf->vsi[i]) {
10439 i40e_vsi_clear_rings(pf->vsi[i]);
10440 i40e_vsi_clear(pf->vsi[i]);
10441 pf->vsi[i] = NULL;
10442 }
10443 }
10444
10445 for (i = 0; i < I40E_MAX_VEB; i++) {
10446 kfree(pf->veb[i]);
10447 pf->veb[i] = NULL;
10448 }
10449
10450 kfree(pf->qp_pile);
41c445ff
JB		 10451 kfree(pf->vsi);
10452
41c445ff
JB		 10453 iounmap(pf->hw.hw_addr);
10454 kfree(pf);
10455 pci_release_selected_regions(pdev,
10456 pci_select_bars(pdev, IORESOURCE_MEM));
10457
10458 pci_disable_pcie_error_reporting(pdev);
10459 pci_disable_device(pdev);
10460}
10461
10462/**
10463 * i40e_pci_error_detected - warning that something funky happened in PCI land
10464 * @pdev: PCI device information struct
10465 *
10466 * Called to warn that something happened and the error handling steps
10467 * are in progress. Allows the driver to quiesce things, be ready for
10468 * remediation.
10469 **/
10470static pci_ers_result_t i40e_pci_error_detected(struct pci_dev *pdev,
10471 enum pci_channel_state error)
10472{
10473 struct i40e_pf *pf = pci_get_drvdata(pdev);
10474
10475 dev_info(&pdev->dev, "%s: error %d\n", __func__, error);
10476
10477 /* shutdown all operations */
9007bccd
SN		 10478 if (!test_bit(__I40E_SUSPENDED, &pf->state)) {
10479 rtnl_lock();
10480 i40e_prep_for_reset(pf);
10481 rtnl_unlock();
10482 }
41c445ff
JB		 10483
10484 /* Request a slot reset */
10485 return PCI_ERS_RESULT_NEED_RESET;
10486}
10487
10488/**
10489 * i40e_pci_error_slot_reset - a PCI slot reset just happened
10490 * @pdev: PCI device information struct
10491 *
10492 * Called to find if the driver can work with the device now that
10493 * the pci slot has been reset. If a basic connection seems good
10494 * (registers are readable and have sane content) then return a
10495 * happy little PCI_ERS_RESULT_xxx.
10496 **/
10497static pci_ers_result_t i40e_pci_error_slot_reset(struct pci_dev *pdev)
10498{
10499 struct i40e_pf *pf = pci_get_drvdata(pdev);
10500 pci_ers_result_t result;
10501 int err;
10502 u32 reg;
10503
fb43201f 10504 dev_dbg(&pdev->dev, "%s\n", __func__);
41c445ff
JB		 10505 if (pci_enable_device_mem(pdev)) {
10506 dev_info(&pdev->dev,
10507 "Cannot re-enable PCI device after reset.\n");
10508 result = PCI_ERS_RESULT_DISCONNECT;
10509 } else {
10510 pci_set_master(pdev);
10511 pci_restore_state(pdev);
10512 pci_save_state(pdev);
10513 pci_wake_from_d3(pdev, false);
10514
10515 reg = rd32(&pf->hw, I40E_GLGEN_RTRIG);
10516 if (reg == 0)
10517 result = PCI_ERS_RESULT_RECOVERED;
10518 else
10519 result = PCI_ERS_RESULT_DISCONNECT;
10520 }
10521
10522 err = pci_cleanup_aer_uncorrect_error_status(pdev);
10523 if (err) {
10524 dev_info(&pdev->dev,
10525 "pci_cleanup_aer_uncorrect_error_status failed 0x%0x\n",
10526 err);
10527 /* non-fatal, continue */
10528 }
10529
10530 return result;
10531}
10532
10533/**
10534 * i40e_pci_error_resume - restart operations after PCI error recovery
10535 * @pdev: PCI device information struct
10536 *
10537 * Called to allow the driver to bring things back up after PCI error
10538 * and/or reset recovery has finished.
10539 **/
10540static void i40e_pci_error_resume(struct pci_dev *pdev)
10541{
10542 struct i40e_pf *pf = pci_get_drvdata(pdev);
10543
fb43201f 10544 dev_dbg(&pdev->dev, "%s\n", __func__);
9007bccd
SN		 10545 if (test_bit(__I40E_SUSPENDED, &pf->state))
10546 return;
10547
10548 rtnl_lock();
41c445ff 10549 i40e_handle_reset_warning(pf);
4c4935a9 10550 rtnl_unlock();
9007bccd
SN		 10551}
10552
10553/**
10554 * i40e_shutdown - PCI callback for shutting down
10555 * @pdev: PCI device information struct
10556 **/
10557static void i40e_shutdown(struct pci_dev *pdev)
10558{
10559 struct i40e_pf *pf = pci_get_drvdata(pdev);
8e2773ae 10560 struct i40e_hw *hw = &pf->hw;
9007bccd
SN		 10561
10562 set_bit(__I40E_SUSPENDED, &pf->state);
10563 set_bit(__I40E_DOWN, &pf->state);
10564 rtnl_lock();
10565 i40e_prep_for_reset(pf);
10566 rtnl_unlock();
10567
8e2773ae
SN		 10568 wr32(hw, I40E_PFPM_APM, (pf->wol_en ? I40E_PFPM_APM_APME_MASK : 0));
10569 wr32(hw, I40E_PFPM_WUFC, (pf->wol_en ? I40E_PFPM_WUFC_MAG_MASK : 0));
10570
02b42498
CS		 10571 del_timer_sync(&pf->service_timer);
10572 cancel_work_sync(&pf->service_task);
10573 i40e_fdir_teardown(pf);
10574
10575 rtnl_lock();
10576 i40e_prep_for_reset(pf);
10577 rtnl_unlock();
10578
10579 wr32(hw, I40E_PFPM_APM,
10580 (pf->wol_en ? I40E_PFPM_APM_APME_MASK : 0));
10581 wr32(hw, I40E_PFPM_WUFC,
10582 (pf->wol_en ? I40E_PFPM_WUFC_MAG_MASK : 0));
10583
e147758d
SN		 10584 i40e_clear_interrupt_scheme(pf);
10585
9007bccd 10586 if (system_state == SYSTEM_POWER_OFF) {
8e2773ae 10587 pci_wake_from_d3(pdev, pf->wol_en);
9007bccd
SN		 10588 pci_set_power_state(pdev, PCI_D3hot);
10589 }
10590}
10591
10592#ifdef CONFIG_PM
10593/**
10594 * i40e_suspend - PCI callback for moving to D3
10595 * @pdev: PCI device information struct
10596 **/
10597static int i40e_suspend(struct pci_dev *pdev, pm_message_t state)
10598{
10599 struct i40e_pf *pf = pci_get_drvdata(pdev);
8e2773ae 10600 struct i40e_hw *hw = &pf->hw;
9007bccd
SN		 10601
10602 set_bit(__I40E_SUSPENDED, &pf->state);
10603 set_bit(__I40E_DOWN, &pf->state);
3932dbfe 10604
9007bccd
SN		 10605 rtnl_lock();
10606 i40e_prep_for_reset(pf);
10607 rtnl_unlock();
10608
8e2773ae
SN		 10609 wr32(hw, I40E_PFPM_APM, (pf->wol_en ? I40E_PFPM_APM_APME_MASK : 0));
10610 wr32(hw, I40E_PFPM_WUFC, (pf->wol_en ? I40E_PFPM_WUFC_MAG_MASK : 0));
10611
10612 pci_wake_from_d3(pdev, pf->wol_en);
9007bccd
SN		 10613 pci_set_power_state(pdev, PCI_D3hot);
10614
10615 return 0;
41c445ff
JB		 10616}
10617
9007bccd
SN		 10618/**
10619 * i40e_resume - PCI callback for waking up from D3
10620 * @pdev: PCI device information struct
10621 **/
10622static int i40e_resume(struct pci_dev *pdev)
10623{
10624 struct i40e_pf *pf = pci_get_drvdata(pdev);
10625 u32 err;
10626
10627 pci_set_power_state(pdev, PCI_D0);
10628 pci_restore_state(pdev);
10629 /* pci_restore_state() clears dev->state_saves, so
10630 * call pci_save_state() again to restore it.
10631 */
10632 pci_save_state(pdev);
10633
10634 err = pci_enable_device_mem(pdev);
10635 if (err) {
fb43201f 10636 dev_err(&pdev->dev, "Cannot enable PCI device from suspend\n");
9007bccd
SN		 10637 return err;
10638 }
10639 pci_set_master(pdev);
10640
10641 /* no wakeup events while running */
10642 pci_wake_from_d3(pdev, false);
10643
10644 /* handling the reset will rebuild the device state */
10645 if (test_and_clear_bit(__I40E_SUSPENDED, &pf->state)) {
10646 clear_bit(__I40E_DOWN, &pf->state);
10647 rtnl_lock();
10648 i40e_reset_and_rebuild(pf, false);
10649 rtnl_unlock();
10650 }
10651
10652 return 0;
10653}
10654
10655#endif
41c445ff
JB		 10656static const struct pci_error_handlers i40e_err_handler = {
10657 .error_detected = i40e_pci_error_detected,
10658 .slot_reset = i40e_pci_error_slot_reset,
10659 .resume = i40e_pci_error_resume,
10660};
10661
10662static struct pci_driver i40e_driver = {
10663 .name = i40e_driver_name,
10664 .id_table = i40e_pci_tbl,
10665 .probe = i40e_probe,
10666 .remove = i40e_remove,
9007bccd
SN		 10667#ifdef CONFIG_PM
10668 .suspend = i40e_suspend,
10669 .resume = i40e_resume,
10670#endif
10671 .shutdown = i40e_shutdown,
41c445ff
JB		 10672 .err_handler = &i40e_err_handler,
10673 .sriov_configure = i40e_pci_sriov_configure,
10674};
10675
10676/**
10677 * i40e_init_module - Driver registration routine
10678 *
10679 * i40e_init_module is the first routine called when the driver is
10680 * loaded. All it does is register with the PCI subsystem.
10681 **/
10682static int __init i40e_init_module(void)
10683{
10684 pr_info("%s: %s - version %s\n", i40e_driver_name,
10685 i40e_driver_string, i40e_driver_version_str);
10686 pr_info("%s: %s\n", i40e_driver_name, i40e_copyright);
96664483 10687
41c445ff
JB		 10688 i40e_dbg_init();
10689 return pci_register_driver(&i40e_driver);
10690}
10691module_init(i40e_init_module);
10692
10693/**
10694 * i40e_exit_module - Driver exit cleanup routine
10695 *
10696 * i40e_exit_module is called just before the driver is removed
10697 * from memory.
10698 **/
10699static void __exit i40e_exit_module(void)
10700{
10701 pci_unregister_driver(&i40e_driver);
10702 i40e_dbg_exit();
10703}
10704module_exit(i40e_exit_module);
Linux kernel - Deliverables
This page took 0.965076 seconds and 5 git commands to generate.