projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
i40e: fix proc/int descriptions
[deliverable/linux.git] / drivers / net / ethernet / intel / i40e / i40e_main.c
CommitLineData
41c445ff
JB		 1/*******************************************************************************
2 *
3 * Intel Ethernet Controller XL710 Family Linux Driver
dc641b73 4 * Copyright(c) 2013 - 2014 Intel Corporation.
41c445ff
JB		 5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
dc641b73
GR		 15 * You should have received a copy of the GNU General Public License along
16 * with this program. If not, see <http://www.gnu.org/licenses/>.
41c445ff
JB		 17 *
18 * The full GNU General Public License is included in this distribution in
19 * the file called "COPYING".
20 *
21 * Contact Information:
22 * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
23 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
24 *
25 ******************************************************************************/
26
27/* Local includes */
28#include "i40e.h"
4eb3f768 29#include "i40e_diag.h"
a1c9a9d9
JK		 30#ifdef CONFIG_I40E_VXLAN
31#include <net/vxlan.h>
32#endif
41c445ff
JB		 33
34const char i40e_driver_name[] = "i40e";
35static const char i40e_driver_string[] =
36 "Intel(R) Ethernet Connection XL710 Network Driver";
37
38#define DRV_KERN "-k"
39
e8e724db 40#define DRV_VERSION_MAJOR 1
a36fdd8e
CS		 41#define DRV_VERSION_MINOR 2
42#define DRV_VERSION_BUILD 2
41c445ff
JB		 43#define DRV_VERSION __stringify(DRV_VERSION_MAJOR) "." \
44 __stringify(DRV_VERSION_MINOR) "." \
45 __stringify(DRV_VERSION_BUILD) DRV_KERN
46const char i40e_driver_version_str[] = DRV_VERSION;
8fb905b3 47static const char i40e_copyright[] = "Copyright (c) 2013 - 2014 Intel Corporation.";
41c445ff
JB		 48
49/* a bit of forward declarations */
50static void i40e_vsi_reinit_locked(struct i40e_vsi *vsi);
51static void i40e_handle_reset_warning(struct i40e_pf *pf);
52static int i40e_add_vsi(struct i40e_vsi *vsi);
53static int i40e_add_veb(struct i40e_veb *veb, struct i40e_vsi *vsi);
bc7d338f 54static int i40e_setup_pf_switch(struct i40e_pf *pf, bool reinit);
41c445ff
JB		 55static int i40e_setup_misc_vector(struct i40e_pf *pf);
56static void i40e_determine_queue_usage(struct i40e_pf *pf);
57static int i40e_setup_pf_filter_control(struct i40e_pf *pf);
cbf61325 58static void i40e_fdir_sb_setup(struct i40e_pf *pf);
4e3b35b0 59static int i40e_veb_get_bw_info(struct i40e_veb *veb);
41c445ff
JB		 60
61/* i40e_pci_tbl - PCI Device ID Table
62 *
63 * Last entry must be all 0s
64 *
65 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
66 * Class, Class Mask, private data (not used) }
67 */
9baa3c34 68static const struct pci_device_id i40e_pci_tbl[] = {
ab60085e 69 {PCI_VDEVICE(INTEL, I40E_DEV_ID_SFP_XL710), 0},
ab60085e
SN		 70 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QEMU), 0},
71 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_A), 0},
72 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_B), 0},
73 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_C), 0},
ab60085e
SN		 74 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QSFP_A), 0},
75 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QSFP_B), 0},
76 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QSFP_C), 0},
5960d33f 77 {PCI_VDEVICE(INTEL, I40E_DEV_ID_10G_BASE_T), 0},
41c445ff
JB		 78 /* required last entry */
79 {0, }
80};
81MODULE_DEVICE_TABLE(pci, i40e_pci_tbl);
82
83#define I40E_MAX_VF_COUNT 128
84static int debug = -1;
85module_param(debug, int, 0);
86MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
87
88MODULE_AUTHOR("Intel Corporation, <e1000-devel@lists.sourceforge.net>");
89MODULE_DESCRIPTION("Intel(R) Ethernet Connection XL710 Network Driver");
90MODULE_LICENSE("GPL");
91MODULE_VERSION(DRV_VERSION);
92
93/**
94 * i40e_allocate_dma_mem_d - OS specific memory alloc for shared code
95 * @hw: pointer to the HW structure
96 * @mem: ptr to mem struct to fill out
97 * @size: size of memory requested
98 * @alignment: what to align the allocation to
99 **/
100int i40e_allocate_dma_mem_d(struct i40e_hw *hw, struct i40e_dma_mem *mem,
101 u64 size, u32 alignment)
102{
103 struct i40e_pf *pf = (struct i40e_pf *)hw->back;
104
105 mem->size = ALIGN(size, alignment);
106 mem->va = dma_zalloc_coherent(&pf->pdev->dev, mem->size,
107 &mem->pa, GFP_KERNEL);
93bc73b8
JB		 108 if (!mem->va)
109 return -ENOMEM;
41c445ff 110
93bc73b8 111 return 0;
41c445ff
JB		 112}
113
114/**
115 * i40e_free_dma_mem_d - OS specific memory free for shared code
116 * @hw: pointer to the HW structure
117 * @mem: ptr to mem struct to free
118 **/
119int i40e_free_dma_mem_d(struct i40e_hw *hw, struct i40e_dma_mem *mem)
120{
121 struct i40e_pf *pf = (struct i40e_pf *)hw->back;
122
123 dma_free_coherent(&pf->pdev->dev, mem->size, mem->va, mem->pa);
124 mem->va = NULL;
125 mem->pa = 0;
126 mem->size = 0;
127
128 return 0;
129}
130
131/**
132 * i40e_allocate_virt_mem_d - OS specific memory alloc for shared code
133 * @hw: pointer to the HW structure
134 * @mem: ptr to mem struct to fill out
135 * @size: size of memory requested
136 **/
137int i40e_allocate_virt_mem_d(struct i40e_hw *hw, struct i40e_virt_mem *mem,
138 u32 size)
139{
140 mem->size = size;
141 mem->va = kzalloc(size, GFP_KERNEL);
142
93bc73b8
JB		 143 if (!mem->va)
144 return -ENOMEM;
41c445ff 145
93bc73b8 146 return 0;
41c445ff
JB		 147}
148
149/**
150 * i40e_free_virt_mem_d - OS specific memory free for shared code
151 * @hw: pointer to the HW structure
152 * @mem: ptr to mem struct to free
153 **/
154int i40e_free_virt_mem_d(struct i40e_hw *hw, struct i40e_virt_mem *mem)
155{
156 /* it's ok to kfree a NULL pointer */
157 kfree(mem->va);
158 mem->va = NULL;
159 mem->size = 0;
160
161 return 0;
162}
163
164/**
165 * i40e_get_lump - find a lump of free generic resource
166 * @pf: board private structure
167 * @pile: the pile of resource to search
168 * @needed: the number of items needed
169 * @id: an owner id to stick on the items assigned
170 *
171 * Returns the base item index of the lump, or negative for error
172 *
173 * The search_hint trick and lack of advanced fit-finding only work
174 * because we're highly likely to have all the same size lump requests.
175 * Linear search time and any fragmentation should be minimal.
176 **/
177static int i40e_get_lump(struct i40e_pf *pf, struct i40e_lump_tracking *pile,
178 u16 needed, u16 id)
179{
180 int ret = -ENOMEM;
ddf434ac 181 int i, j;
41c445ff
JB		 182
183 if (!pile || needed == 0 || id >= I40E_PILE_VALID_BIT) {
184 dev_info(&pf->pdev->dev,
185 "param err: pile=%p needed=%d id=0x%04x\n",
186 pile, needed, id);
187 return -EINVAL;
188 }
189
190 /* start the linear search with an imperfect hint */
191 i = pile->search_hint;
ddf434ac 192 while (i < pile->num_entries) {
41c445ff
JB		 193 /* skip already allocated entries */
194 if (pile->list[i] & I40E_PILE_VALID_BIT) {
195 i++;
196 continue;
197 }
198
199 /* do we have enough in this lump? */
200 for (j = 0; (j < needed) && ((i+j) < pile->num_entries); j++) {
201 if (pile->list[i+j] & I40E_PILE_VALID_BIT)
202 break;
203 }
204
205 if (j == needed) {
206 /* there was enough, so assign it to the requestor */
207 for (j = 0; j < needed; j++)
208 pile->list[i+j] = id | I40E_PILE_VALID_BIT;
209 ret = i;
210 pile->search_hint = i + j;
ddf434ac 211 break;
41c445ff
JB		 212 } else {
213 /* not enough, so skip over it and continue looking */
214 i += j;
215 }
216 }
217
218 return ret;
219}
220
221/**
222 * i40e_put_lump - return a lump of generic resource
223 * @pile: the pile of resource to search
224 * @index: the base item index
225 * @id: the owner id of the items assigned
226 *
227 * Returns the count of items in the lump
228 **/
229static int i40e_put_lump(struct i40e_lump_tracking *pile, u16 index, u16 id)
230{
231 int valid_id = (id | I40E_PILE_VALID_BIT);
232 int count = 0;
233 int i;
234
235 if (!pile || index >= pile->num_entries)
236 return -EINVAL;
237
238 for (i = index;
239 i < pile->num_entries && pile->list[i] == valid_id;
240 i++) {
241 pile->list[i] = 0;
242 count++;
243 }
244
245 if (count && index < pile->search_hint)
246 pile->search_hint = index;
247
248 return count;
249}
250
251/**
252 * i40e_service_event_schedule - Schedule the service task to wake up
253 * @pf: board private structure
254 *
255 * If not already scheduled, this puts the task into the work queue
256 **/
257static void i40e_service_event_schedule(struct i40e_pf *pf)
258{
259 if (!test_bit(__I40E_DOWN, &pf->state) &&
260 !test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state) &&
261 !test_and_set_bit(__I40E_SERVICE_SCHED, &pf->state))
262 schedule_work(&pf->service_task);
263}
264
265/**
266 * i40e_tx_timeout - Respond to a Tx Hang
267 * @netdev: network interface device structure
268 *
269 * If any port has noticed a Tx timeout, it is likely that the whole
270 * device is munged, not just the one netdev port, so go for the full
271 * reset.
272 **/
38e00438
VD		 273#ifdef I40E_FCOE
274void i40e_tx_timeout(struct net_device *netdev)
275#else
41c445ff 276static void i40e_tx_timeout(struct net_device *netdev)
38e00438 277#endif
41c445ff
JB		 278{
279 struct i40e_netdev_priv *np = netdev_priv(netdev);
280 struct i40e_vsi *vsi = np->vsi;
281 struct i40e_pf *pf = vsi->back;
282
283 pf->tx_timeout_count++;
284
285 if (time_after(jiffies, (pf->tx_timeout_last_recovery + HZ*20)))
327fe04b 286 pf->tx_timeout_recovery_level = 1;
41c445ff
JB		 287 pf->tx_timeout_last_recovery = jiffies;
288 netdev_info(netdev, "tx_timeout recovery level %d\n",
289 pf->tx_timeout_recovery_level);
290
291 switch (pf->tx_timeout_recovery_level) {
292 case 0:
293 /* disable and re-enable queues for the VSI */
294 if (in_interrupt()) {
295 set_bit(__I40E_REINIT_REQUESTED, &pf->state);
296 set_bit(__I40E_REINIT_REQUESTED, &vsi->state);
297 } else {
298 i40e_vsi_reinit_locked(vsi);
299 }
300 break;
301 case 1:
302 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
303 break;
304 case 2:
305 set_bit(__I40E_CORE_RESET_REQUESTED, &pf->state);
306 break;
307 case 3:
308 set_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state);
309 break;
310 default:
311 netdev_err(netdev, "tx_timeout recovery unsuccessful\n");
b5d06f05
NP		 312 set_bit(__I40E_DOWN_REQUESTED, &pf->state);
313 set_bit(__I40E_DOWN_REQUESTED, &vsi->state);
41c445ff
JB		 314 break;
315 }
316 i40e_service_event_schedule(pf);
317 pf->tx_timeout_recovery_level++;
318}
319
320/**
321 * i40e_release_rx_desc - Store the new tail and head values
322 * @rx_ring: ring to bump
323 * @val: new head index
324 **/
325static inline void i40e_release_rx_desc(struct i40e_ring *rx_ring, u32 val)
326{
327 rx_ring->next_to_use = val;
328
329 /* Force memory writes to complete before letting h/w
330 * know there are new descriptors to fetch. (Only
331 * applicable for weak-ordered memory model archs,
332 * such as IA-64).
333 */
334 wmb();
335 writel(val, rx_ring->tail);
336}
337
338/**
339 * i40e_get_vsi_stats_struct - Get System Network Statistics
340 * @vsi: the VSI we care about
341 *
342 * Returns the address of the device statistics structure.
343 * The statistics are actually updated from the service task.
344 **/
345struct rtnl_link_stats64 *i40e_get_vsi_stats_struct(struct i40e_vsi *vsi)
346{
347 return &vsi->net_stats;
348}
349
350/**
351 * i40e_get_netdev_stats_struct - Get statistics for netdev interface
352 * @netdev: network interface device structure
353 *
354 * Returns the address of the device statistics structure.
355 * The statistics are actually updated from the service task.
356 **/
38e00438
VD		 357#ifdef I40E_FCOE
358struct rtnl_link_stats64 *i40e_get_netdev_stats_struct(
359 struct net_device *netdev,
360 struct rtnl_link_stats64 *stats)
361#else
41c445ff
JB		 362static struct rtnl_link_stats64 *i40e_get_netdev_stats_struct(
363 struct net_device *netdev,
980e9b11 364 struct rtnl_link_stats64 *stats)
38e00438 365#endif
41c445ff
JB		 366{
367 struct i40e_netdev_priv *np = netdev_priv(netdev);
e7046ee1 368 struct i40e_ring *tx_ring, *rx_ring;
41c445ff 369 struct i40e_vsi *vsi = np->vsi;
980e9b11
AD		 370 struct rtnl_link_stats64 *vsi_stats = i40e_get_vsi_stats_struct(vsi);
371 int i;
372
bc7d338f
ASJ		 373 if (test_bit(__I40E_DOWN, &vsi->state))
374 return stats;
375
3c325ced
JB		 376 if (!vsi->tx_rings)
377 return stats;
378
980e9b11
AD		 379 rcu_read_lock();
380 for (i = 0; i < vsi->num_queue_pairs; i++) {
980e9b11
AD		 381 u64 bytes, packets;
382 unsigned int start;
383
384 tx_ring = ACCESS_ONCE(vsi->tx_rings[i]);
385 if (!tx_ring)
386 continue;
387
388 do {
57a7744e 389 start = u64_stats_fetch_begin_irq(&tx_ring->syncp);
980e9b11
AD		 390 packets = tx_ring->stats.packets;
391 bytes = tx_ring->stats.bytes;
57a7744e 392 } while (u64_stats_fetch_retry_irq(&tx_ring->syncp, start));
980e9b11
AD		 393
394 stats->tx_packets += packets;
395 stats->tx_bytes += bytes;
396 rx_ring = &tx_ring[1];
397
398 do {
57a7744e 399 start = u64_stats_fetch_begin_irq(&rx_ring->syncp);
980e9b11
AD		 400 packets = rx_ring->stats.packets;
401 bytes = rx_ring->stats.bytes;
57a7744e 402 } while (u64_stats_fetch_retry_irq(&rx_ring->syncp, start));
41c445ff 403
980e9b11
AD		 404 stats->rx_packets += packets;
405 stats->rx_bytes += bytes;
406 }
407 rcu_read_unlock();
408
a5282f44 409 /* following stats updated by i40e_watchdog_subtask() */
980e9b11
AD		 410 stats->multicast = vsi_stats->multicast;
411 stats->tx_errors = vsi_stats->tx_errors;
412 stats->tx_dropped = vsi_stats->tx_dropped;
413 stats->rx_errors = vsi_stats->rx_errors;
414 stats->rx_crc_errors = vsi_stats->rx_crc_errors;
415 stats->rx_length_errors = vsi_stats->rx_length_errors;
41c445ff 416
980e9b11 417 return stats;
41c445ff
JB		 418}
419
420/**
421 * i40e_vsi_reset_stats - Resets all stats of the given vsi
422 * @vsi: the VSI to have its stats reset
423 **/
424void i40e_vsi_reset_stats(struct i40e_vsi *vsi)
425{
426 struct rtnl_link_stats64 *ns;
427 int i;
428
429 if (!vsi)
430 return;
431
432 ns = i40e_get_vsi_stats_struct(vsi);
433 memset(ns, 0, sizeof(*ns));
434 memset(&vsi->net_stats_offsets, 0, sizeof(vsi->net_stats_offsets));
435 memset(&vsi->eth_stats, 0, sizeof(vsi->eth_stats));
436 memset(&vsi->eth_stats_offsets, 0, sizeof(vsi->eth_stats_offsets));
8e9dca53 437 if (vsi->rx_rings && vsi->rx_rings[0]) {
41c445ff 438 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 439 memset(&vsi->rx_rings[i]->stats, 0 ,
440 sizeof(vsi->rx_rings[i]->stats));
441 memset(&vsi->rx_rings[i]->rx_stats, 0 ,
442 sizeof(vsi->rx_rings[i]->rx_stats));
443 memset(&vsi->tx_rings[i]->stats, 0 ,
444 sizeof(vsi->tx_rings[i]->stats));
445 memset(&vsi->tx_rings[i]->tx_stats, 0,
446 sizeof(vsi->tx_rings[i]->tx_stats));
41c445ff 447 }
8e9dca53 448 }
41c445ff
JB		 449 vsi->stat_offsets_loaded = false;
450}
451
452/**
453 * i40e_pf_reset_stats - Reset all of the stats for the given pf
454 * @pf: the PF to be reset
455 **/
456void i40e_pf_reset_stats(struct i40e_pf *pf)
457{
e91fdf76
SN		 458 int i;
459
41c445ff
JB		 460 memset(&pf->stats, 0, sizeof(pf->stats));
461 memset(&pf->stats_offsets, 0, sizeof(pf->stats_offsets));
462 pf->stat_offsets_loaded = false;
e91fdf76
SN		 463
464 for (i = 0; i < I40E_MAX_VEB; i++) {
465 if (pf->veb[i]) {
466 memset(&pf->veb[i]->stats, 0,
467 sizeof(pf->veb[i]->stats));
468 memset(&pf->veb[i]->stats_offsets, 0,
469 sizeof(pf->veb[i]->stats_offsets));
470 pf->veb[i]->stat_offsets_loaded = false;
471 }
472 }
41c445ff
JB		 473}
474
475/**
476 * i40e_stat_update48 - read and update a 48 bit stat from the chip
477 * @hw: ptr to the hardware info
478 * @hireg: the high 32 bit reg to read
479 * @loreg: the low 32 bit reg to read
480 * @offset_loaded: has the initial offset been loaded yet
481 * @offset: ptr to current offset value
482 * @stat: ptr to the stat
483 *
484 * Since the device stats are not reset at PFReset, they likely will not
485 * be zeroed when the driver starts. We'll save the first values read
486 * and use them as offsets to be subtracted from the raw values in order
487 * to report stats that count from zero. In the process, we also manage
488 * the potential roll-over.
489 **/
490static void i40e_stat_update48(struct i40e_hw *hw, u32 hireg, u32 loreg,
491 bool offset_loaded, u64 *offset, u64 *stat)
492{
493 u64 new_data;
494
ab60085e 495 if (hw->device_id == I40E_DEV_ID_QEMU) {
41c445ff
JB		 496 new_data = rd32(hw, loreg);
497 new_data |= ((u64)(rd32(hw, hireg) & 0xFFFF)) << 32;
498 } else {
499 new_data = rd64(hw, loreg);
500 }
501 if (!offset_loaded)
502 *offset = new_data;
503 if (likely(new_data >= *offset))
504 *stat = new_data - *offset;
505 else
506 *stat = (new_data + ((u64)1 << 48)) - *offset;
507 *stat &= 0xFFFFFFFFFFFFULL;
508}
509
510/**
511 * i40e_stat_update32 - read and update a 32 bit stat from the chip
512 * @hw: ptr to the hardware info
513 * @reg: the hw reg to read
514 * @offset_loaded: has the initial offset been loaded yet
515 * @offset: ptr to current offset value
516 * @stat: ptr to the stat
517 **/
518static void i40e_stat_update32(struct i40e_hw *hw, u32 reg,
519 bool offset_loaded, u64 *offset, u64 *stat)
520{
521 u32 new_data;
522
523 new_data = rd32(hw, reg);
524 if (!offset_loaded)
525 *offset = new_data;
526 if (likely(new_data >= *offset))
527 *stat = (u32)(new_data - *offset);
528 else
529 *stat = (u32)((new_data + ((u64)1 << 32)) - *offset);
530}
531
532/**
533 * i40e_update_eth_stats - Update VSI-specific ethernet statistics counters.
534 * @vsi: the VSI to be updated
535 **/
536void i40e_update_eth_stats(struct i40e_vsi *vsi)
537{
538 int stat_idx = le16_to_cpu(vsi->info.stat_counter_idx);
539 struct i40e_pf *pf = vsi->back;
540 struct i40e_hw *hw = &pf->hw;
541 struct i40e_eth_stats *oes;
542 struct i40e_eth_stats *es; /* device's eth stats */
543
544 es = &vsi->eth_stats;
545 oes = &vsi->eth_stats_offsets;
546
547 /* Gather up the stats that the hw collects */
548 i40e_stat_update32(hw, I40E_GLV_TEPC(stat_idx),
549 vsi->stat_offsets_loaded,
550 &oes->tx_errors, &es->tx_errors);
551 i40e_stat_update32(hw, I40E_GLV_RDPC(stat_idx),
552 vsi->stat_offsets_loaded,
553 &oes->rx_discards, &es->rx_discards);
41a9e55c
SN		 554 i40e_stat_update32(hw, I40E_GLV_RUPP(stat_idx),
555 vsi->stat_offsets_loaded,
556 &oes->rx_unknown_protocol, &es->rx_unknown_protocol);
557 i40e_stat_update32(hw, I40E_GLV_TEPC(stat_idx),
558 vsi->stat_offsets_loaded,
559 &oes->tx_errors, &es->tx_errors);
41c445ff
JB		 560
561 i40e_stat_update48(hw, I40E_GLV_GORCH(stat_idx),
562 I40E_GLV_GORCL(stat_idx),
563 vsi->stat_offsets_loaded,
564 &oes->rx_bytes, &es->rx_bytes);
565 i40e_stat_update48(hw, I40E_GLV_UPRCH(stat_idx),
566 I40E_GLV_UPRCL(stat_idx),
567 vsi->stat_offsets_loaded,
568 &oes->rx_unicast, &es->rx_unicast);
569 i40e_stat_update48(hw, I40E_GLV_MPRCH(stat_idx),
570 I40E_GLV_MPRCL(stat_idx),
571 vsi->stat_offsets_loaded,
572 &oes->rx_multicast, &es->rx_multicast);
573 i40e_stat_update48(hw, I40E_GLV_BPRCH(stat_idx),
574 I40E_GLV_BPRCL(stat_idx),
575 vsi->stat_offsets_loaded,
576 &oes->rx_broadcast, &es->rx_broadcast);
577
578 i40e_stat_update48(hw, I40E_GLV_GOTCH(stat_idx),
579 I40E_GLV_GOTCL(stat_idx),
580 vsi->stat_offsets_loaded,
581 &oes->tx_bytes, &es->tx_bytes);
582 i40e_stat_update48(hw, I40E_GLV_UPTCH(stat_idx),
583 I40E_GLV_UPTCL(stat_idx),
584 vsi->stat_offsets_loaded,
585 &oes->tx_unicast, &es->tx_unicast);
586 i40e_stat_update48(hw, I40E_GLV_MPTCH(stat_idx),
587 I40E_GLV_MPTCL(stat_idx),
588 vsi->stat_offsets_loaded,
589 &oes->tx_multicast, &es->tx_multicast);
590 i40e_stat_update48(hw, I40E_GLV_BPTCH(stat_idx),
591 I40E_GLV_BPTCL(stat_idx),
592 vsi->stat_offsets_loaded,
593 &oes->tx_broadcast, &es->tx_broadcast);
594 vsi->stat_offsets_loaded = true;
595}
596
597/**
598 * i40e_update_veb_stats - Update Switch component statistics
599 * @veb: the VEB being updated
600 **/
601static void i40e_update_veb_stats(struct i40e_veb *veb)
602{
603 struct i40e_pf *pf = veb->pf;
604 struct i40e_hw *hw = &pf->hw;
605 struct i40e_eth_stats *oes;
606 struct i40e_eth_stats *es; /* device's eth stats */
607 int idx = 0;
608
609 idx = veb->stats_idx;
610 es = &veb->stats;
611 oes = &veb->stats_offsets;
612
613 /* Gather up the stats that the hw collects */
614 i40e_stat_update32(hw, I40E_GLSW_TDPC(idx),
615 veb->stat_offsets_loaded,
616 &oes->tx_discards, &es->tx_discards);
7134f9ce
JB		 617 if (hw->revision_id > 0)
618 i40e_stat_update32(hw, I40E_GLSW_RUPP(idx),
619 veb->stat_offsets_loaded,
620 &oes->rx_unknown_protocol,
621 &es->rx_unknown_protocol);
41c445ff
JB		 622 i40e_stat_update48(hw, I40E_GLSW_GORCH(idx), I40E_GLSW_GORCL(idx),
623 veb->stat_offsets_loaded,
624 &oes->rx_bytes, &es->rx_bytes);
625 i40e_stat_update48(hw, I40E_GLSW_UPRCH(idx), I40E_GLSW_UPRCL(idx),
626 veb->stat_offsets_loaded,
627 &oes->rx_unicast, &es->rx_unicast);
628 i40e_stat_update48(hw, I40E_GLSW_MPRCH(idx), I40E_GLSW_MPRCL(idx),
629 veb->stat_offsets_loaded,
630 &oes->rx_multicast, &es->rx_multicast);
631 i40e_stat_update48(hw, I40E_GLSW_BPRCH(idx), I40E_GLSW_BPRCL(idx),
632 veb->stat_offsets_loaded,
633 &oes->rx_broadcast, &es->rx_broadcast);
634
635 i40e_stat_update48(hw, I40E_GLSW_GOTCH(idx), I40E_GLSW_GOTCL(idx),
636 veb->stat_offsets_loaded,
637 &oes->tx_bytes, &es->tx_bytes);
638 i40e_stat_update48(hw, I40E_GLSW_UPTCH(idx), I40E_GLSW_UPTCL(idx),
639 veb->stat_offsets_loaded,
640 &oes->tx_unicast, &es->tx_unicast);
641 i40e_stat_update48(hw, I40E_GLSW_MPTCH(idx), I40E_GLSW_MPTCL(idx),
642 veb->stat_offsets_loaded,
643 &oes->tx_multicast, &es->tx_multicast);
644 i40e_stat_update48(hw, I40E_GLSW_BPTCH(idx), I40E_GLSW_BPTCL(idx),
645 veb->stat_offsets_loaded,
646 &oes->tx_broadcast, &es->tx_broadcast);
647 veb->stat_offsets_loaded = true;
648}
649
38e00438
VD		 650#ifdef I40E_FCOE
651/**
652 * i40e_update_fcoe_stats - Update FCoE-specific ethernet statistics counters.
653 * @vsi: the VSI that is capable of doing FCoE
654 **/
655static void i40e_update_fcoe_stats(struct i40e_vsi *vsi)
656{
657 struct i40e_pf *pf = vsi->back;
658 struct i40e_hw *hw = &pf->hw;
659 struct i40e_fcoe_stats *ofs;
660 struct i40e_fcoe_stats *fs; /* device's eth stats */
661 int idx;
662
663 if (vsi->type != I40E_VSI_FCOE)
664 return;
665
666 idx = (pf->pf_seid - I40E_BASE_PF_SEID) + I40E_FCOE_PF_STAT_OFFSET;
667 fs = &vsi->fcoe_stats;
668 ofs = &vsi->fcoe_stats_offsets;
669
670 i40e_stat_update32(hw, I40E_GL_FCOEPRC(idx),
671 vsi->fcoe_stat_offsets_loaded,
672 &ofs->rx_fcoe_packets, &fs->rx_fcoe_packets);
673 i40e_stat_update48(hw, I40E_GL_FCOEDWRCH(idx), I40E_GL_FCOEDWRCL(idx),
674 vsi->fcoe_stat_offsets_loaded,
675 &ofs->rx_fcoe_dwords, &fs->rx_fcoe_dwords);
676 i40e_stat_update32(hw, I40E_GL_FCOERPDC(idx),
677 vsi->fcoe_stat_offsets_loaded,
678 &ofs->rx_fcoe_dropped, &fs->rx_fcoe_dropped);
679 i40e_stat_update32(hw, I40E_GL_FCOEPTC(idx),
680 vsi->fcoe_stat_offsets_loaded,
681 &ofs->tx_fcoe_packets, &fs->tx_fcoe_packets);
682 i40e_stat_update48(hw, I40E_GL_FCOEDWTCH(idx), I40E_GL_FCOEDWTCL(idx),
683 vsi->fcoe_stat_offsets_loaded,
684 &ofs->tx_fcoe_dwords, &fs->tx_fcoe_dwords);
685 i40e_stat_update32(hw, I40E_GL_FCOECRC(idx),
686 vsi->fcoe_stat_offsets_loaded,
687 &ofs->fcoe_bad_fccrc, &fs->fcoe_bad_fccrc);
688 i40e_stat_update32(hw, I40E_GL_FCOELAST(idx),
689 vsi->fcoe_stat_offsets_loaded,
690 &ofs->fcoe_last_error, &fs->fcoe_last_error);
691 i40e_stat_update32(hw, I40E_GL_FCOEDDPC(idx),
692 vsi->fcoe_stat_offsets_loaded,
693 &ofs->fcoe_ddp_count, &fs->fcoe_ddp_count);
694
695 vsi->fcoe_stat_offsets_loaded = true;
696}
697
698#endif
41c445ff
JB		 699/**
700 * i40e_update_link_xoff_rx - Update XOFF received in link flow control mode
701 * @pf: the corresponding PF
702 *
703 * Update the Rx XOFF counter (PAUSE frames) in link flow control mode
704 **/
705static void i40e_update_link_xoff_rx(struct i40e_pf *pf)
706{
707 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
708 struct i40e_hw_port_stats *nsd = &pf->stats;
709 struct i40e_hw *hw = &pf->hw;
710 u64 xoff = 0;
711 u16 i, v;
712
713 if ((hw->fc.current_mode != I40E_FC_FULL) &&
714 (hw->fc.current_mode != I40E_FC_RX_PAUSE))
715 return;
716
717 xoff = nsd->link_xoff_rx;
718 i40e_stat_update32(hw, I40E_GLPRT_LXOFFRXC(hw->port),
719 pf->stat_offsets_loaded,
720 &osd->link_xoff_rx, &nsd->link_xoff_rx);
721
722 /* No new LFC xoff rx */
723 if (!(nsd->link_xoff_rx - xoff))
724 return;
725
726 /* Clear the __I40E_HANG_CHECK_ARMED bit for all Tx rings */
505682cd 727 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 728 struct i40e_vsi *vsi = pf->vsi[v];
729
ddfda80f 730 if (!vsi || !vsi->tx_rings[0])
41c445ff
JB		 731 continue;
732
733 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b 734 struct i40e_ring *ring = vsi->tx_rings[i];
41c445ff
JB		 735 clear_bit(__I40E_HANG_CHECK_ARMED, &ring->state);
736 }
737 }
738}
739
740/**
741 * i40e_update_prio_xoff_rx - Update XOFF received in PFC mode
742 * @pf: the corresponding PF
743 *
744 * Update the Rx XOFF counter (PAUSE frames) in PFC mode
745 **/
746static void i40e_update_prio_xoff_rx(struct i40e_pf *pf)
747{
748 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
749 struct i40e_hw_port_stats *nsd = &pf->stats;
750 bool xoff[I40E_MAX_TRAFFIC_CLASS] = {false};
751 struct i40e_dcbx_config *dcb_cfg;
752 struct i40e_hw *hw = &pf->hw;
753 u16 i, v;
754 u8 tc;
755
756 dcb_cfg = &hw->local_dcbx_config;
757
758 /* See if DCB enabled with PFC TC */
759 if (!(pf->flags & I40E_FLAG_DCB_ENABLED) ||
760 !(dcb_cfg->pfc.pfcenable)) {
761 i40e_update_link_xoff_rx(pf);
762 return;
763 }
764
765 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
766 u64 prio_xoff = nsd->priority_xoff_rx[i];
767 i40e_stat_update32(hw, I40E_GLPRT_PXOFFRXC(hw->port, i),
768 pf->stat_offsets_loaded,
769 &osd->priority_xoff_rx[i],
770 &nsd->priority_xoff_rx[i]);
771
772 /* No new PFC xoff rx */
773 if (!(nsd->priority_xoff_rx[i] - prio_xoff))
774 continue;
775 /* Get the TC for given priority */
776 tc = dcb_cfg->etscfg.prioritytable[i];
777 xoff[tc] = true;
778 }
779
780 /* Clear the __I40E_HANG_CHECK_ARMED bit for Tx rings */
505682cd 781 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 782 struct i40e_vsi *vsi = pf->vsi[v];
783
ddfda80f 784 if (!vsi || !vsi->tx_rings[0])
41c445ff
JB		 785 continue;
786
787 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b 788 struct i40e_ring *ring = vsi->tx_rings[i];
41c445ff
JB		 789
790 tc = ring->dcb_tc;
791 if (xoff[tc])
792 clear_bit(__I40E_HANG_CHECK_ARMED,
793 &ring->state);
794 }
795 }
796}
797
798/**
7812fddc 799 * i40e_update_vsi_stats - Update the vsi statistics counters.
41c445ff
JB		 800 * @vsi: the VSI to be updated
801 *
802 * There are a few instances where we store the same stat in a
803 * couple of different structs. This is partly because we have
804 * the netdev stats that need to be filled out, which is slightly
805 * different from the "eth_stats" defined by the chip and used in
7812fddc 806 * VF communications. We sort it out here.
41c445ff 807 **/
7812fddc 808static void i40e_update_vsi_stats(struct i40e_vsi *vsi)
41c445ff
JB		 809{
810 struct i40e_pf *pf = vsi->back;
41c445ff
JB		 811 struct rtnl_link_stats64 *ons;
812 struct rtnl_link_stats64 *ns; /* netdev stats */
813 struct i40e_eth_stats *oes;
814 struct i40e_eth_stats *es; /* device's eth stats */
815 u32 tx_restart, tx_busy;
bf00b376 816 struct i40e_ring *p;
41c445ff 817 u32 rx_page, rx_buf;
bf00b376
AA		 818 u64 bytes, packets;
819 unsigned int start;
41c445ff
JB		 820 u64 rx_p, rx_b;
821 u64 tx_p, tx_b;
41c445ff
JB		 822 u16 q;
823
824 if (test_bit(__I40E_DOWN, &vsi->state) ||
825 test_bit(__I40E_CONFIG_BUSY, &pf->state))
826 return;
827
828 ns = i40e_get_vsi_stats_struct(vsi);
829 ons = &vsi->net_stats_offsets;
830 es = &vsi->eth_stats;
831 oes = &vsi->eth_stats_offsets;
832
833 /* Gather up the netdev and vsi stats that the driver collects
834 * on the fly during packet processing
835 */
836 rx_b = rx_p = 0;
837 tx_b = tx_p = 0;
838 tx_restart = tx_busy = 0;
839 rx_page = 0;
840 rx_buf = 0;
980e9b11 841 rcu_read_lock();
41c445ff 842 for (q = 0; q < vsi->num_queue_pairs; q++) {
980e9b11
AD		 843 /* locate Tx ring */
844 p = ACCESS_ONCE(vsi->tx_rings[q]);
845
846 do {
57a7744e 847 start = u64_stats_fetch_begin_irq(&p->syncp);
980e9b11
AD		 848 packets = p->stats.packets;
849 bytes = p->stats.bytes;
57a7744e 850 } while (u64_stats_fetch_retry_irq(&p->syncp, start));
980e9b11
AD		 851 tx_b += bytes;
852 tx_p += packets;
853 tx_restart += p->tx_stats.restart_queue;
854 tx_busy += p->tx_stats.tx_busy;
41c445ff 855
980e9b11
AD		 856 /* Rx queue is part of the same block as Tx queue */
857 p = &p[1];
858 do {
57a7744e 859 start = u64_stats_fetch_begin_irq(&p->syncp);
980e9b11
AD		 860 packets = p->stats.packets;
861 bytes = p->stats.bytes;
57a7744e 862 } while (u64_stats_fetch_retry_irq(&p->syncp, start));
980e9b11
AD		 863 rx_b += bytes;
864 rx_p += packets;
420136cc
MW		 865 rx_buf += p->rx_stats.alloc_buff_failed;
866 rx_page += p->rx_stats.alloc_page_failed;
41c445ff 867 }
980e9b11 868 rcu_read_unlock();
41c445ff
JB		 869 vsi->tx_restart = tx_restart;
870 vsi->tx_busy = tx_busy;
871 vsi->rx_page_failed = rx_page;
872 vsi->rx_buf_failed = rx_buf;
873
874 ns->rx_packets = rx_p;
875 ns->rx_bytes = rx_b;
876 ns->tx_packets = tx_p;
877 ns->tx_bytes = tx_b;
878
41c445ff 879 /* update netdev stats from eth stats */
7812fddc 880 i40e_update_eth_stats(vsi);
41c445ff
JB		 881 ons->tx_errors = oes->tx_errors;
882 ns->tx_errors = es->tx_errors;
883 ons->multicast = oes->rx_multicast;
884 ns->multicast = es->rx_multicast;
41a9e55c
SN		 885 ons->rx_dropped = oes->rx_discards;
886 ns->rx_dropped = es->rx_discards;
41c445ff
JB		 887 ons->tx_dropped = oes->tx_discards;
888 ns->tx_dropped = es->tx_discards;
889
7812fddc 890 /* pull in a couple PF stats if this is the main vsi */
41c445ff 891 if (vsi == pf->vsi[pf->lan_vsi]) {
7812fddc
SN		 892 ns->rx_crc_errors = pf->stats.crc_errors;
893 ns->rx_errors = pf->stats.crc_errors + pf->stats.illegal_bytes;
894 ns->rx_length_errors = pf->stats.rx_length_errors;
895 }
896}
41c445ff 897
7812fddc
SN		 898/**
899 * i40e_update_pf_stats - Update the pf statistics counters.
900 * @pf: the PF to be updated
901 **/
902static void i40e_update_pf_stats(struct i40e_pf *pf)
903{
904 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
905 struct i40e_hw_port_stats *nsd = &pf->stats;
906 struct i40e_hw *hw = &pf->hw;
907 u32 val;
908 int i;
41c445ff 909
7812fddc
SN		 910 i40e_stat_update48(hw, I40E_GLPRT_GORCH(hw->port),
911 I40E_GLPRT_GORCL(hw->port),
912 pf->stat_offsets_loaded,
913 &osd->eth.rx_bytes, &nsd->eth.rx_bytes);
914 i40e_stat_update48(hw, I40E_GLPRT_GOTCH(hw->port),
915 I40E_GLPRT_GOTCL(hw->port),
916 pf->stat_offsets_loaded,
917 &osd->eth.tx_bytes, &nsd->eth.tx_bytes);
918 i40e_stat_update32(hw, I40E_GLPRT_RDPC(hw->port),
919 pf->stat_offsets_loaded,
920 &osd->eth.rx_discards,
921 &nsd->eth.rx_discards);
922 i40e_stat_update32(hw, I40E_GLPRT_TDPC(hw->port),
923 pf->stat_offsets_loaded,
924 &osd->eth.tx_discards,
925 &nsd->eth.tx_discards);
41c445ff 926
532d283d
SN		 927 i40e_stat_update48(hw, I40E_GLPRT_UPRCH(hw->port),
928 I40E_GLPRT_UPRCL(hw->port),
929 pf->stat_offsets_loaded,
930 &osd->eth.rx_unicast,
931 &nsd->eth.rx_unicast);
7812fddc
SN		 932 i40e_stat_update48(hw, I40E_GLPRT_MPRCH(hw->port),
933 I40E_GLPRT_MPRCL(hw->port),
934 pf->stat_offsets_loaded,
935 &osd->eth.rx_multicast,
936 &nsd->eth.rx_multicast);
532d283d
SN		 937 i40e_stat_update48(hw, I40E_GLPRT_BPRCH(hw->port),
938 I40E_GLPRT_BPRCL(hw->port),
939 pf->stat_offsets_loaded,
940 &osd->eth.rx_broadcast,
941 &nsd->eth.rx_broadcast);
942 i40e_stat_update48(hw, I40E_GLPRT_UPTCH(hw->port),
943 I40E_GLPRT_UPTCL(hw->port),
944 pf->stat_offsets_loaded,
945 &osd->eth.tx_unicast,
946 &nsd->eth.tx_unicast);
947 i40e_stat_update48(hw, I40E_GLPRT_MPTCH(hw->port),
948 I40E_GLPRT_MPTCL(hw->port),
949 pf->stat_offsets_loaded,
950 &osd->eth.tx_multicast,
951 &nsd->eth.tx_multicast);
952 i40e_stat_update48(hw, I40E_GLPRT_BPTCH(hw->port),
953 I40E_GLPRT_BPTCL(hw->port),
954 pf->stat_offsets_loaded,
955 &osd->eth.tx_broadcast,
956 &nsd->eth.tx_broadcast);
41c445ff 957
7812fddc
SN		 958 i40e_stat_update32(hw, I40E_GLPRT_TDOLD(hw->port),
959 pf->stat_offsets_loaded,
960 &osd->tx_dropped_link_down,
961 &nsd->tx_dropped_link_down);
41c445ff 962
7812fddc
SN		 963 i40e_stat_update32(hw, I40E_GLPRT_CRCERRS(hw->port),
964 pf->stat_offsets_loaded,
965 &osd->crc_errors, &nsd->crc_errors);
41c445ff 966
7812fddc
SN		 967 i40e_stat_update32(hw, I40E_GLPRT_ILLERRC(hw->port),
968 pf->stat_offsets_loaded,
969 &osd->illegal_bytes, &nsd->illegal_bytes);
41c445ff 970
7812fddc
SN		 971 i40e_stat_update32(hw, I40E_GLPRT_MLFC(hw->port),
972 pf->stat_offsets_loaded,
973 &osd->mac_local_faults,
974 &nsd->mac_local_faults);
975 i40e_stat_update32(hw, I40E_GLPRT_MRFC(hw->port),
976 pf->stat_offsets_loaded,
977 &osd->mac_remote_faults,
978 &nsd->mac_remote_faults);
41c445ff 979
7812fddc
SN		 980 i40e_stat_update32(hw, I40E_GLPRT_RLEC(hw->port),
981 pf->stat_offsets_loaded,
982 &osd->rx_length_errors,
983 &nsd->rx_length_errors);
41c445ff 984
7812fddc
SN		 985 i40e_stat_update32(hw, I40E_GLPRT_LXONRXC(hw->port),
986 pf->stat_offsets_loaded,
987 &osd->link_xon_rx, &nsd->link_xon_rx);
988 i40e_stat_update32(hw, I40E_GLPRT_LXONTXC(hw->port),
989 pf->stat_offsets_loaded,
990 &osd->link_xon_tx, &nsd->link_xon_tx);
991 i40e_update_prio_xoff_rx(pf); /* handles I40E_GLPRT_LXOFFRXC */
992 i40e_stat_update32(hw, I40E_GLPRT_LXOFFTXC(hw->port),
993 pf->stat_offsets_loaded,
994 &osd->link_xoff_tx, &nsd->link_xoff_tx);
41c445ff 995
7812fddc
SN		 996 for (i = 0; i < 8; i++) {
997 i40e_stat_update32(hw, I40E_GLPRT_PXONRXC(hw->port, i),
41c445ff 998 pf->stat_offsets_loaded,
7812fddc
SN		 999 &osd->priority_xon_rx[i],
1000 &nsd->priority_xon_rx[i]);
1001 i40e_stat_update32(hw, I40E_GLPRT_PXONTXC(hw->port, i),
41c445ff 1002 pf->stat_offsets_loaded,
7812fddc
SN		 1003 &osd->priority_xon_tx[i],
1004 &nsd->priority_xon_tx[i]);
1005 i40e_stat_update32(hw, I40E_GLPRT_PXOFFTXC(hw->port, i),
41c445ff 1006 pf->stat_offsets_loaded,
7812fddc
SN		 1007 &osd->priority_xoff_tx[i],
1008 &nsd->priority_xoff_tx[i]);
1009 i40e_stat_update32(hw,
1010 I40E_GLPRT_RXON2OFFCNT(hw->port, i),
bee5af7e 1011 pf->stat_offsets_loaded,
7812fddc
SN		 1012 &osd->priority_xon_2_xoff[i],
1013 &nsd->priority_xon_2_xoff[i]);
41c445ff
JB		 1014 }
1015
7812fddc
SN		 1016 i40e_stat_update48(hw, I40E_GLPRT_PRC64H(hw->port),
1017 I40E_GLPRT_PRC64L(hw->port),
1018 pf->stat_offsets_loaded,
1019 &osd->rx_size_64, &nsd->rx_size_64);
1020 i40e_stat_update48(hw, I40E_GLPRT_PRC127H(hw->port),
1021 I40E_GLPRT_PRC127L(hw->port),
1022 pf->stat_offsets_loaded,
1023 &osd->rx_size_127, &nsd->rx_size_127);
1024 i40e_stat_update48(hw, I40E_GLPRT_PRC255H(hw->port),
1025 I40E_GLPRT_PRC255L(hw->port),
1026 pf->stat_offsets_loaded,
1027 &osd->rx_size_255, &nsd->rx_size_255);
1028 i40e_stat_update48(hw, I40E_GLPRT_PRC511H(hw->port),
1029 I40E_GLPRT_PRC511L(hw->port),
1030 pf->stat_offsets_loaded,
1031 &osd->rx_size_511, &nsd->rx_size_511);
1032 i40e_stat_update48(hw, I40E_GLPRT_PRC1023H(hw->port),
1033 I40E_GLPRT_PRC1023L(hw->port),
1034 pf->stat_offsets_loaded,
1035 &osd->rx_size_1023, &nsd->rx_size_1023);
1036 i40e_stat_update48(hw, I40E_GLPRT_PRC1522H(hw->port),
1037 I40E_GLPRT_PRC1522L(hw->port),
1038 pf->stat_offsets_loaded,
1039 &osd->rx_size_1522, &nsd->rx_size_1522);
1040 i40e_stat_update48(hw, I40E_GLPRT_PRC9522H(hw->port),
1041 I40E_GLPRT_PRC9522L(hw->port),
1042 pf->stat_offsets_loaded,
1043 &osd->rx_size_big, &nsd->rx_size_big);
1044
1045 i40e_stat_update48(hw, I40E_GLPRT_PTC64H(hw->port),
1046 I40E_GLPRT_PTC64L(hw->port),
1047 pf->stat_offsets_loaded,
1048 &osd->tx_size_64, &nsd->tx_size_64);
1049 i40e_stat_update48(hw, I40E_GLPRT_PTC127H(hw->port),
1050 I40E_GLPRT_PTC127L(hw->port),
1051 pf->stat_offsets_loaded,
1052 &osd->tx_size_127, &nsd->tx_size_127);
1053 i40e_stat_update48(hw, I40E_GLPRT_PTC255H(hw->port),
1054 I40E_GLPRT_PTC255L(hw->port),
1055 pf->stat_offsets_loaded,
1056 &osd->tx_size_255, &nsd->tx_size_255);
1057 i40e_stat_update48(hw, I40E_GLPRT_PTC511H(hw->port),
1058 I40E_GLPRT_PTC511L(hw->port),
1059 pf->stat_offsets_loaded,
1060 &osd->tx_size_511, &nsd->tx_size_511);
1061 i40e_stat_update48(hw, I40E_GLPRT_PTC1023H(hw->port),
1062 I40E_GLPRT_PTC1023L(hw->port),
1063 pf->stat_offsets_loaded,
1064 &osd->tx_size_1023, &nsd->tx_size_1023);
1065 i40e_stat_update48(hw, I40E_GLPRT_PTC1522H(hw->port),
1066 I40E_GLPRT_PTC1522L(hw->port),
1067 pf->stat_offsets_loaded,
1068 &osd->tx_size_1522, &nsd->tx_size_1522);
1069 i40e_stat_update48(hw, I40E_GLPRT_PTC9522H(hw->port),
1070 I40E_GLPRT_PTC9522L(hw->port),
1071 pf->stat_offsets_loaded,
1072 &osd->tx_size_big, &nsd->tx_size_big);
1073
1074 i40e_stat_update32(hw, I40E_GLPRT_RUC(hw->port),
1075 pf->stat_offsets_loaded,
1076 &osd->rx_undersize, &nsd->rx_undersize);
1077 i40e_stat_update32(hw, I40E_GLPRT_RFC(hw->port),
1078 pf->stat_offsets_loaded,
1079 &osd->rx_fragments, &nsd->rx_fragments);
1080 i40e_stat_update32(hw, I40E_GLPRT_ROC(hw->port),
1081 pf->stat_offsets_loaded,
1082 &osd->rx_oversize, &nsd->rx_oversize);
1083 i40e_stat_update32(hw, I40E_GLPRT_RJC(hw->port),
1084 pf->stat_offsets_loaded,
1085 &osd->rx_jabber, &nsd->rx_jabber);
1086
433c47de
ASJ		 1087 /* FDIR stats */
1088 i40e_stat_update32(hw, I40E_GLQF_PCNT(pf->fd_atr_cnt_idx),
1089 pf->stat_offsets_loaded,
1090 &osd->fd_atr_match, &nsd->fd_atr_match);
1091 i40e_stat_update32(hw, I40E_GLQF_PCNT(pf->fd_sb_cnt_idx),
1092 pf->stat_offsets_loaded,
1093 &osd->fd_sb_match, &nsd->fd_sb_match);
1094
7812fddc
SN		 1095 val = rd32(hw, I40E_PRTPM_EEE_STAT);
1096 nsd->tx_lpi_status =
1097 (val & I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_MASK) >>
1098 I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_SHIFT;
1099 nsd->rx_lpi_status =
1100 (val & I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_MASK) >>
1101 I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_SHIFT;
1102 i40e_stat_update32(hw, I40E_PRTPM_TLPIC,
1103 pf->stat_offsets_loaded,
1104 &osd->tx_lpi_count, &nsd->tx_lpi_count);
1105 i40e_stat_update32(hw, I40E_PRTPM_RLPIC,
1106 pf->stat_offsets_loaded,
1107 &osd->rx_lpi_count, &nsd->rx_lpi_count);
1108
41c445ff
JB		 1109 pf->stat_offsets_loaded = true;
1110}
1111
7812fddc
SN		 1112/**
1113 * i40e_update_stats - Update the various statistics counters.
1114 * @vsi: the VSI to be updated
1115 *
1116 * Update the various stats for this VSI and its related entities.
1117 **/
1118void i40e_update_stats(struct i40e_vsi *vsi)
1119{
1120 struct i40e_pf *pf = vsi->back;
1121
1122 if (vsi == pf->vsi[pf->lan_vsi])
1123 i40e_update_pf_stats(pf);
1124
1125 i40e_update_vsi_stats(vsi);
38e00438
VD		 1126#ifdef I40E_FCOE
1127 i40e_update_fcoe_stats(vsi);
1128#endif
7812fddc
SN		 1129}
1130
41c445ff
JB		 1131/**
1132 * i40e_find_filter - Search VSI filter list for specific mac/vlan filter
1133 * @vsi: the VSI to be searched
1134 * @macaddr: the MAC address
1135 * @vlan: the vlan
1136 * @is_vf: make sure its a vf filter, else doesn't matter
1137 * @is_netdev: make sure its a netdev filter, else doesn't matter
1138 *
1139 * Returns ptr to the filter object or NULL
1140 **/
1141static struct i40e_mac_filter *i40e_find_filter(struct i40e_vsi *vsi,
1142 u8 *macaddr, s16 vlan,
1143 bool is_vf, bool is_netdev)
1144{
1145 struct i40e_mac_filter *f;
1146
1147 if (!vsi || !macaddr)
1148 return NULL;
1149
1150 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1151 if ((ether_addr_equal(macaddr, f->macaddr)) &&
1152 (vlan == f->vlan) &&
1153 (!is_vf || f->is_vf) &&
1154 (!is_netdev || f->is_netdev))
1155 return f;
1156 }
1157 return NULL;
1158}
1159
1160/**
1161 * i40e_find_mac - Find a mac addr in the macvlan filters list
1162 * @vsi: the VSI to be searched
1163 * @macaddr: the MAC address we are searching for
1164 * @is_vf: make sure its a vf filter, else doesn't matter
1165 * @is_netdev: make sure its a netdev filter, else doesn't matter
1166 *
1167 * Returns the first filter with the provided MAC address or NULL if
1168 * MAC address was not found
1169 **/
1170struct i40e_mac_filter *i40e_find_mac(struct i40e_vsi *vsi, u8 *macaddr,
1171 bool is_vf, bool is_netdev)
1172{
1173 struct i40e_mac_filter *f;
1174
1175 if (!vsi || !macaddr)
1176 return NULL;
1177
1178 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1179 if ((ether_addr_equal(macaddr, f->macaddr)) &&
1180 (!is_vf || f->is_vf) &&
1181 (!is_netdev || f->is_netdev))
1182 return f;
1183 }
1184 return NULL;
1185}
1186
1187/**
1188 * i40e_is_vsi_in_vlan - Check if VSI is in vlan mode
1189 * @vsi: the VSI to be searched
1190 *
1191 * Returns true if VSI is in vlan mode or false otherwise
1192 **/
1193bool i40e_is_vsi_in_vlan(struct i40e_vsi *vsi)
1194{
1195 struct i40e_mac_filter *f;
1196
1197 /* Only -1 for all the filters denotes not in vlan mode
1198 * so we have to go through all the list in order to make sure
1199 */
1200 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1201 if (f->vlan >= 0)
1202 return true;
1203 }
1204
1205 return false;
1206}
1207
1208/**
1209 * i40e_put_mac_in_vlan - Make macvlan filters from macaddrs and vlans
1210 * @vsi: the VSI to be searched
1211 * @macaddr: the mac address to be filtered
1212 * @is_vf: true if it is a vf
1213 * @is_netdev: true if it is a netdev
1214 *
1215 * Goes through all the macvlan filters and adds a
1216 * macvlan filter for each unique vlan that already exists
1217 *
1218 * Returns first filter found on success, else NULL
1219 **/
1220struct i40e_mac_filter *i40e_put_mac_in_vlan(struct i40e_vsi *vsi, u8 *macaddr,
1221 bool is_vf, bool is_netdev)
1222{
1223 struct i40e_mac_filter *f;
1224
1225 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1226 if (!i40e_find_filter(vsi, macaddr, f->vlan,
1227 is_vf, is_netdev)) {
1228 if (!i40e_add_filter(vsi, macaddr, f->vlan,
8fb905b3 1229 is_vf, is_netdev))
41c445ff
JB		 1230 return NULL;
1231 }
1232 }
1233
1234 return list_first_entry_or_null(&vsi->mac_filter_list,
1235 struct i40e_mac_filter, list);
1236}
1237
8c27d42e
GR		 1238/**
1239 * i40e_rm_default_mac_filter - Remove the default MAC filter set by NVM
1240 * @vsi: the PF Main VSI - inappropriate for any other VSI
1241 * @macaddr: the MAC address
30650cc5
SN		 1242 *
1243 * Some older firmware configurations set up a default promiscuous VLAN
1244 * filter that needs to be removed.
8c27d42e 1245 **/
30650cc5 1246static int i40e_rm_default_mac_filter(struct i40e_vsi *vsi, u8 *macaddr)
8c27d42e
GR		 1247{
1248 struct i40e_aqc_remove_macvlan_element_data element;
1249 struct i40e_pf *pf = vsi->back;
1250 i40e_status aq_ret;
1251
1252 /* Only appropriate for the PF main VSI */
1253 if (vsi->type != I40E_VSI_MAIN)
30650cc5 1254 return -EINVAL;
8c27d42e 1255
30650cc5 1256 memset(&element, 0, sizeof(element));
8c27d42e
GR		 1257 ether_addr_copy(element.mac_addr, macaddr);
1258 element.vlan_tag = 0;
1259 element.flags = I40E_AQC_MACVLAN_DEL_PERFECT_MATCH |
1260 I40E_AQC_MACVLAN_DEL_IGNORE_VLAN;
1261 aq_ret = i40e_aq_remove_macvlan(&pf->hw, vsi->seid, &element, 1, NULL);
1262 if (aq_ret)
30650cc5
SN		 1263 return -ENOENT;
1264
1265 return 0;
8c27d42e
GR		 1266}
1267
41c445ff
JB		 1268/**
1269 * i40e_add_filter - Add a mac/vlan filter to the VSI
1270 * @vsi: the VSI to be searched
1271 * @macaddr: the MAC address
1272 * @vlan: the vlan
1273 * @is_vf: make sure its a vf filter, else doesn't matter
1274 * @is_netdev: make sure its a netdev filter, else doesn't matter
1275 *
1276 * Returns ptr to the filter object or NULL when no memory available.
1277 **/
1278struct i40e_mac_filter *i40e_add_filter(struct i40e_vsi *vsi,
1279 u8 *macaddr, s16 vlan,
1280 bool is_vf, bool is_netdev)
1281{
1282 struct i40e_mac_filter *f;
1283
1284 if (!vsi || !macaddr)
1285 return NULL;
1286
1287 f = i40e_find_filter(vsi, macaddr, vlan, is_vf, is_netdev);
1288 if (!f) {
1289 f = kzalloc(sizeof(*f), GFP_ATOMIC);
1290 if (!f)
1291 goto add_filter_out;
1292
9a173901 1293 ether_addr_copy(f->macaddr, macaddr);
41c445ff
JB		 1294 f->vlan = vlan;
1295 f->changed = true;
1296
1297 INIT_LIST_HEAD(&f->list);
1298 list_add(&f->list, &vsi->mac_filter_list);
1299 }
1300
1301 /* increment counter and add a new flag if needed */
1302 if (is_vf) {
1303 if (!f->is_vf) {
1304 f->is_vf = true;
1305 f->counter++;
1306 }
1307 } else if (is_netdev) {
1308 if (!f->is_netdev) {
1309 f->is_netdev = true;
1310 f->counter++;
1311 }
1312 } else {
1313 f->counter++;
1314 }
1315
1316 /* changed tells sync_filters_subtask to
1317 * push the filter down to the firmware
1318 */
1319 if (f->changed) {
1320 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1321 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1322 }
1323
1324add_filter_out:
1325 return f;
1326}
1327
1328/**
1329 * i40e_del_filter - Remove a mac/vlan filter from the VSI
1330 * @vsi: the VSI to be searched
1331 * @macaddr: the MAC address
1332 * @vlan: the vlan
1333 * @is_vf: make sure it's a vf filter, else doesn't matter
1334 * @is_netdev: make sure it's a netdev filter, else doesn't matter
1335 **/
1336void i40e_del_filter(struct i40e_vsi *vsi,
1337 u8 *macaddr, s16 vlan,
1338 bool is_vf, bool is_netdev)
1339{
1340 struct i40e_mac_filter *f;
1341
1342 if (!vsi || !macaddr)
1343 return;
1344
1345 f = i40e_find_filter(vsi, macaddr, vlan, is_vf, is_netdev);
1346 if (!f || f->counter == 0)
1347 return;
1348
1349 if (is_vf) {
1350 if (f->is_vf) {
1351 f->is_vf = false;
1352 f->counter--;
1353 }
1354 } else if (is_netdev) {
1355 if (f->is_netdev) {
1356 f->is_netdev = false;
1357 f->counter--;
1358 }
1359 } else {
1360 /* make sure we don't remove a filter in use by vf or netdev */
1361 int min_f = 0;
1362 min_f += (f->is_vf ? 1 : 0);
1363 min_f += (f->is_netdev ? 1 : 0);
1364
1365 if (f->counter > min_f)
1366 f->counter--;
1367 }
1368
1369 /* counter == 0 tells sync_filters_subtask to
1370 * remove the filter from the firmware's list
1371 */
1372 if (f->counter == 0) {
1373 f->changed = true;
1374 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1375 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1376 }
1377}
1378
1379/**
1380 * i40e_set_mac - NDO callback to set mac address
1381 * @netdev: network interface device structure
1382 * @p: pointer to an address structure
1383 *
1384 * Returns 0 on success, negative on failure
1385 **/
38e00438
VD		 1386#ifdef I40E_FCOE
1387int i40e_set_mac(struct net_device *netdev, void *p)
1388#else
41c445ff 1389static int i40e_set_mac(struct net_device *netdev, void *p)
38e00438 1390#endif
41c445ff
JB		 1391{
1392 struct i40e_netdev_priv *np = netdev_priv(netdev);
1393 struct i40e_vsi *vsi = np->vsi;
30650cc5
SN		 1394 struct i40e_pf *pf = vsi->back;
1395 struct i40e_hw *hw = &pf->hw;
41c445ff
JB		 1396 struct sockaddr *addr = p;
1397 struct i40e_mac_filter *f;
1398
1399 if (!is_valid_ether_addr(addr->sa_data))
1400 return -EADDRNOTAVAIL;
1401
30650cc5
SN		 1402 if (ether_addr_equal(netdev->dev_addr, addr->sa_data)) {
1403 netdev_info(netdev, "already using mac address %pM\n",
1404 addr->sa_data);
1405 return 0;
1406 }
41c445ff 1407
80f6428f
ASJ		 1408 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
1409 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
1410 return -EADDRNOTAVAIL;
1411
30650cc5
SN		 1412 if (ether_addr_equal(hw->mac.addr, addr->sa_data))
1413 netdev_info(netdev, "returning to hw mac address %pM\n",
1414 hw->mac.addr);
1415 else
1416 netdev_info(netdev, "set new mac address %pM\n", addr->sa_data);
1417
41c445ff
JB		 1418 if (vsi->type == I40E_VSI_MAIN) {
1419 i40e_status ret;
1420 ret = i40e_aq_mac_address_write(&vsi->back->hw,
cc41222c 1421 I40E_AQC_WRITE_TYPE_LAA_WOL,
41c445ff
JB		 1422 addr->sa_data, NULL);
1423 if (ret) {
1424 netdev_info(netdev,
1425 "Addr change for Main VSI failed: %d\n",
1426 ret);
1427 return -EADDRNOTAVAIL;
1428 }
41c445ff
JB		 1429 }
1430
30650cc5
SN		 1431 if (ether_addr_equal(netdev->dev_addr, hw->mac.addr)) {
1432 struct i40e_aqc_remove_macvlan_element_data element;
6c8ad1ba 1433
30650cc5
SN		 1434 memset(&element, 0, sizeof(element));
1435 ether_addr_copy(element.mac_addr, netdev->dev_addr);
1436 element.flags = I40E_AQC_MACVLAN_DEL_PERFECT_MATCH;
1437 i40e_aq_remove_macvlan(&pf->hw, vsi->seid, &element, 1, NULL);
1438 } else {
6c8ad1ba
SN		 1439 i40e_del_filter(vsi, netdev->dev_addr, I40E_VLAN_ANY,
1440 false, false);
6c8ad1ba 1441 }
41c445ff 1442
30650cc5
SN		 1443 if (ether_addr_equal(addr->sa_data, hw->mac.addr)) {
1444 struct i40e_aqc_add_macvlan_element_data element;
1445
1446 memset(&element, 0, sizeof(element));
1447 ether_addr_copy(element.mac_addr, hw->mac.addr);
1448 element.flags = cpu_to_le16(I40E_AQC_MACVLAN_ADD_PERFECT_MATCH);
1449 i40e_aq_add_macvlan(&pf->hw, vsi->seid, &element, 1, NULL);
1450 } else {
1451 f = i40e_add_filter(vsi, addr->sa_data, I40E_VLAN_ANY,
1452 false, false);
1453 if (f)
1454 f->is_laa = true;
1455 }
1456
1457 i40e_sync_vsi_filters(vsi);
1458 ether_addr_copy(netdev->dev_addr, addr->sa_data);
41c445ff
JB		 1459
1460 return 0;
1461}
1462
1463/**
1464 * i40e_vsi_setup_queue_map - Setup a VSI queue map based on enabled_tc
1465 * @vsi: the VSI being setup
1466 * @ctxt: VSI context structure
1467 * @enabled_tc: Enabled TCs bitmap
1468 * @is_add: True if called before Add VSI
1469 *
1470 * Setup VSI queue mapping for enabled traffic classes.
1471 **/
38e00438
VD		 1472#ifdef I40E_FCOE
1473void i40e_vsi_setup_queue_map(struct i40e_vsi *vsi,
1474 struct i40e_vsi_context *ctxt,
1475 u8 enabled_tc,
1476 bool is_add)
1477#else
41c445ff
JB		 1478static void i40e_vsi_setup_queue_map(struct i40e_vsi *vsi,
1479 struct i40e_vsi_context *ctxt,
1480 u8 enabled_tc,
1481 bool is_add)
38e00438 1482#endif
41c445ff
JB		 1483{
1484 struct i40e_pf *pf = vsi->back;
1485 u16 sections = 0;
1486 u8 netdev_tc = 0;
1487 u16 numtc = 0;
1488 u16 qcount;
1489 u8 offset;
1490 u16 qmap;
1491 int i;
4e3b35b0 1492 u16 num_tc_qps = 0;
41c445ff
JB		 1493
1494 sections = I40E_AQ_VSI_PROP_QUEUE_MAP_VALID;
1495 offset = 0;
1496
1497 if (enabled_tc && (vsi->back->flags & I40E_FLAG_DCB_ENABLED)) {
1498 /* Find numtc from enabled TC bitmap */
1499 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
1500 if (enabled_tc & (1 << i)) /* TC is enabled */
1501 numtc++;
1502 }
1503 if (!numtc) {
1504 dev_warn(&pf->pdev->dev, "DCB is enabled but no TC enabled, forcing TC0\n");
1505 numtc = 1;
1506 }
1507 } else {
1508 /* At least TC0 is enabled in case of non-DCB case */
1509 numtc = 1;
1510 }
1511
1512 vsi->tc_config.numtc = numtc;
1513 vsi->tc_config.enabled_tc = enabled_tc ? enabled_tc : 1;
4e3b35b0 1514 /* Number of queues per enabled TC */
eb051afe 1515 num_tc_qps = vsi->alloc_queue_pairs/numtc;
4e3b35b0 1516 num_tc_qps = min_t(int, num_tc_qps, I40E_MAX_QUEUES_PER_TC);
41c445ff
JB		 1517
1518 /* Setup queue offset/count for all TCs for given VSI */
1519 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
1520 /* See if the given TC is enabled for the given VSI */
1521 if (vsi->tc_config.enabled_tc & (1 << i)) { /* TC is enabled */
1522 int pow, num_qps;
1523
41c445ff
JB		 1524 switch (vsi->type) {
1525 case I40E_VSI_MAIN:
4e3b35b0 1526 qcount = min_t(int, pf->rss_size, num_tc_qps);
41c445ff 1527 break;
38e00438
VD		 1528#ifdef I40E_FCOE
1529 case I40E_VSI_FCOE:
1530 qcount = num_tc_qps;
1531 break;
1532#endif
41c445ff
JB		 1533 case I40E_VSI_FDIR:
1534 case I40E_VSI_SRIOV:
1535 case I40E_VSI_VMDQ2:
1536 default:
4e3b35b0 1537 qcount = num_tc_qps;
41c445ff
JB		 1538 WARN_ON(i != 0);
1539 break;
1540 }
4e3b35b0
NP		 1541 vsi->tc_config.tc_info[i].qoffset = offset;
1542 vsi->tc_config.tc_info[i].qcount = qcount;
41c445ff
JB		 1543
1544 /* find the power-of-2 of the number of queue pairs */
4e3b35b0 1545 num_qps = qcount;
41c445ff 1546 pow = 0;
4e3b35b0 1547 while (num_qps && ((1 << pow) < qcount)) {
41c445ff
JB		 1548 pow++;
1549 num_qps >>= 1;
1550 }
1551
1552 vsi->tc_config.tc_info[i].netdev_tc = netdev_tc++;
1553 qmap =
1554 (offset << I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT) |
1555 (pow << I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT);
1556
4e3b35b0 1557 offset += qcount;
41c445ff
JB		 1558 } else {
1559 /* TC is not enabled so set the offset to
1560 * default queue and allocate one queue
1561 * for the given TC.
1562 */
1563 vsi->tc_config.tc_info[i].qoffset = 0;
1564 vsi->tc_config.tc_info[i].qcount = 1;
1565 vsi->tc_config.tc_info[i].netdev_tc = 0;
1566
1567 qmap = 0;
1568 }
1569 ctxt->info.tc_mapping[i] = cpu_to_le16(qmap);
1570 }
1571
1572 /* Set actual Tx/Rx queue pairs */
1573 vsi->num_queue_pairs = offset;
1574
1575 /* Scheduler section valid can only be set for ADD VSI */
1576 if (is_add) {
1577 sections |= I40E_AQ_VSI_PROP_SCHED_VALID;
1578
1579 ctxt->info.up_enable_bits = enabled_tc;
1580 }
1581 if (vsi->type == I40E_VSI_SRIOV) {
1582 ctxt->info.mapping_flags |=
1583 cpu_to_le16(I40E_AQ_VSI_QUE_MAP_NONCONTIG);
1584 for (i = 0; i < vsi->num_queue_pairs; i++)
1585 ctxt->info.queue_mapping[i] =
1586 cpu_to_le16(vsi->base_queue + i);
1587 } else {
1588 ctxt->info.mapping_flags |=
1589 cpu_to_le16(I40E_AQ_VSI_QUE_MAP_CONTIG);
1590 ctxt->info.queue_mapping[0] = cpu_to_le16(vsi->base_queue);
1591 }
1592 ctxt->info.valid_sections |= cpu_to_le16(sections);
1593}
1594
1595/**
1596 * i40e_set_rx_mode - NDO callback to set the netdev filters
1597 * @netdev: network interface device structure
1598 **/
38e00438
VD		 1599#ifdef I40E_FCOE
1600void i40e_set_rx_mode(struct net_device *netdev)
1601#else
41c445ff 1602static void i40e_set_rx_mode(struct net_device *netdev)
38e00438 1603#endif
41c445ff
JB		 1604{
1605 struct i40e_netdev_priv *np = netdev_priv(netdev);
1606 struct i40e_mac_filter *f, *ftmp;
1607 struct i40e_vsi *vsi = np->vsi;
1608 struct netdev_hw_addr *uca;
1609 struct netdev_hw_addr *mca;
1610 struct netdev_hw_addr *ha;
1611
1612 /* add addr if not already in the filter list */
1613 netdev_for_each_uc_addr(uca, netdev) {
1614 if (!i40e_find_mac(vsi, uca->addr, false, true)) {
1615 if (i40e_is_vsi_in_vlan(vsi))
1616 i40e_put_mac_in_vlan(vsi, uca->addr,
1617 false, true);
1618 else
1619 i40e_add_filter(vsi, uca->addr, I40E_VLAN_ANY,
1620 false, true);
1621 }
1622 }
1623
1624 netdev_for_each_mc_addr(mca, netdev) {
1625 if (!i40e_find_mac(vsi, mca->addr, false, true)) {
1626 if (i40e_is_vsi_in_vlan(vsi))
1627 i40e_put_mac_in_vlan(vsi, mca->addr,
1628 false, true);
1629 else
1630 i40e_add_filter(vsi, mca->addr, I40E_VLAN_ANY,
1631 false, true);
1632 }
1633 }
1634
1635 /* remove filter if not in netdev list */
1636 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1637 bool found = false;
1638
1639 if (!f->is_netdev)
1640 continue;
1641
1642 if (is_multicast_ether_addr(f->macaddr)) {
1643 netdev_for_each_mc_addr(mca, netdev) {
1644 if (ether_addr_equal(mca->addr, f->macaddr)) {
1645 found = true;
1646 break;
1647 }
1648 }
1649 } else {
1650 netdev_for_each_uc_addr(uca, netdev) {
1651 if (ether_addr_equal(uca->addr, f->macaddr)) {
1652 found = true;
1653 break;
1654 }
1655 }
1656
1657 for_each_dev_addr(netdev, ha) {
1658 if (ether_addr_equal(ha->addr, f->macaddr)) {
1659 found = true;
1660 break;
1661 }
1662 }
1663 }
1664 if (!found)
1665 i40e_del_filter(
1666 vsi, f->macaddr, I40E_VLAN_ANY, false, true);
1667 }
1668
1669 /* check for other flag changes */
1670 if (vsi->current_netdev_flags != vsi->netdev->flags) {
1671 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1672 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1673 }
1674}
1675
1676/**
1677 * i40e_sync_vsi_filters - Update the VSI filter list to the HW
1678 * @vsi: ptr to the VSI
1679 *
1680 * Push any outstanding VSI filter changes through the AdminQ.
1681 *
1682 * Returns 0 or error value
1683 **/
1684int i40e_sync_vsi_filters(struct i40e_vsi *vsi)
1685{
1686 struct i40e_mac_filter *f, *ftmp;
1687 bool promisc_forced_on = false;
1688 bool add_happened = false;
1689 int filter_list_len = 0;
1690 u32 changed_flags = 0;
dcae29be 1691 i40e_status aq_ret = 0;
41c445ff
JB		 1692 struct i40e_pf *pf;
1693 int num_add = 0;
1694 int num_del = 0;
1695 u16 cmd_flags;
1696
1697 /* empty array typed pointers, kcalloc later */
1698 struct i40e_aqc_add_macvlan_element_data *add_list;
1699 struct i40e_aqc_remove_macvlan_element_data *del_list;
1700
1701 while (test_and_set_bit(__I40E_CONFIG_BUSY, &vsi->state))
1702 usleep_range(1000, 2000);
1703 pf = vsi->back;
1704
1705 if (vsi->netdev) {
1706 changed_flags = vsi->current_netdev_flags ^ vsi->netdev->flags;
1707 vsi->current_netdev_flags = vsi->netdev->flags;
1708 }
1709
1710 if (vsi->flags & I40E_VSI_FLAG_FILTER_CHANGED) {
1711 vsi->flags &= ~I40E_VSI_FLAG_FILTER_CHANGED;
1712
1713 filter_list_len = pf->hw.aq.asq_buf_size /
1714 sizeof(struct i40e_aqc_remove_macvlan_element_data);
1715 del_list = kcalloc(filter_list_len,
1716 sizeof(struct i40e_aqc_remove_macvlan_element_data),
1717 GFP_KERNEL);
1718 if (!del_list)
1719 return -ENOMEM;
1720
1721 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1722 if (!f->changed)
1723 continue;
1724
1725 if (f->counter != 0)
1726 continue;
1727 f->changed = false;
1728 cmd_flags = 0;
1729
1730 /* add to delete list */
9a173901 1731 ether_addr_copy(del_list[num_del].mac_addr, f->macaddr);
41c445ff
JB		 1732 del_list[num_del].vlan_tag =
1733 cpu_to_le16((u16)(f->vlan ==
1734 I40E_VLAN_ANY ? 0 : f->vlan));
1735
41c445ff
JB		 1736 cmd_flags |= I40E_AQC_MACVLAN_DEL_PERFECT_MATCH;
1737 del_list[num_del].flags = cmd_flags;
1738 num_del++;
1739
1740 /* unlink from filter list */
1741 list_del(&f->list);
1742 kfree(f);
1743
1744 /* flush a full buffer */
1745 if (num_del == filter_list_len) {
dcae29be 1746 aq_ret = i40e_aq_remove_macvlan(&pf->hw,
41c445ff
JB		 1747 vsi->seid, del_list, num_del,
1748 NULL);
1749 num_del = 0;
1750 memset(del_list, 0, sizeof(*del_list));
1751
fdfe9cbe
SN		 1752 if (aq_ret &&
1753 pf->hw.aq.asq_last_status !=
1754 I40E_AQ_RC_ENOENT)
41c445ff
JB		 1755 dev_info(&pf->pdev->dev,
1756 "ignoring delete macvlan error, err %d, aq_err %d while flushing a full buffer\n",
dcae29be 1757 aq_ret,
41c445ff
JB		 1758 pf->hw.aq.asq_last_status);
1759 }
1760 }
1761 if (num_del) {
dcae29be 1762 aq_ret = i40e_aq_remove_macvlan(&pf->hw, vsi->seid,
41c445ff
JB		 1763 del_list, num_del, NULL);
1764 num_del = 0;
1765
fdfe9cbe
SN		 1766 if (aq_ret &&
1767 pf->hw.aq.asq_last_status != I40E_AQ_RC_ENOENT)
41c445ff
JB		 1768 dev_info(&pf->pdev->dev,
1769 "ignoring delete macvlan error, err %d, aq_err %d\n",
dcae29be 1770 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1771 }
1772
1773 kfree(del_list);
1774 del_list = NULL;
1775
1776 /* do all the adds now */
1777 filter_list_len = pf->hw.aq.asq_buf_size /
1778 sizeof(struct i40e_aqc_add_macvlan_element_data),
1779 add_list = kcalloc(filter_list_len,
1780 sizeof(struct i40e_aqc_add_macvlan_element_data),
1781 GFP_KERNEL);
1782 if (!add_list)
1783 return -ENOMEM;
1784
1785 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1786 if (!f->changed)
1787 continue;
1788
1789 if (f->counter == 0)
1790 continue;
1791 f->changed = false;
1792 add_happened = true;
1793 cmd_flags = 0;
1794
1795 /* add to add array */
9a173901 1796 ether_addr_copy(add_list[num_add].mac_addr, f->macaddr);
41c445ff
JB		 1797 add_list[num_add].vlan_tag =
1798 cpu_to_le16(
1799 (u16)(f->vlan == I40E_VLAN_ANY ? 0 : f->vlan));
1800 add_list[num_add].queue_number = 0;
1801
1802 cmd_flags |= I40E_AQC_MACVLAN_ADD_PERFECT_MATCH;
41c445ff
JB		 1803 add_list[num_add].flags = cpu_to_le16(cmd_flags);
1804 num_add++;
1805
1806 /* flush a full buffer */
1807 if (num_add == filter_list_len) {
dcae29be
JB		 1808 aq_ret = i40e_aq_add_macvlan(&pf->hw, vsi->seid,
1809 add_list, num_add,
1810 NULL);
41c445ff
JB		 1811 num_add = 0;
1812
dcae29be 1813 if (aq_ret)
41c445ff
JB		 1814 break;
1815 memset(add_list, 0, sizeof(*add_list));
1816 }
1817 }
1818 if (num_add) {
dcae29be
JB		 1819 aq_ret = i40e_aq_add_macvlan(&pf->hw, vsi->seid,
1820 add_list, num_add, NULL);
41c445ff
JB		 1821 num_add = 0;
1822 }
1823 kfree(add_list);
1824 add_list = NULL;
1825
30650cc5
SN		 1826 if (add_happened && aq_ret &&
1827 pf->hw.aq.asq_last_status != I40E_AQ_RC_EINVAL) {
41c445ff
JB		 1828 dev_info(&pf->pdev->dev,
1829 "add filter failed, err %d, aq_err %d\n",
dcae29be 1830 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1831 if ((pf->hw.aq.asq_last_status == I40E_AQ_RC_ENOSPC) &&
1832 !test_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1833 &vsi->state)) {
1834 promisc_forced_on = true;
1835 set_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1836 &vsi->state);
1837 dev_info(&pf->pdev->dev, "promiscuous mode forced on\n");
1838 }
1839 }
1840 }
1841
1842 /* check for changes in promiscuous modes */
1843 if (changed_flags & IFF_ALLMULTI) {
1844 bool cur_multipromisc;
1845 cur_multipromisc = !!(vsi->current_netdev_flags & IFF_ALLMULTI);
dcae29be
JB		 1846 aq_ret = i40e_aq_set_vsi_multicast_promiscuous(&vsi->back->hw,
1847 vsi->seid,
1848 cur_multipromisc,
1849 NULL);
1850 if (aq_ret)
41c445ff
JB		 1851 dev_info(&pf->pdev->dev,
1852 "set multi promisc failed, err %d, aq_err %d\n",
dcae29be 1853 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1854 }
1855 if ((changed_flags & IFF_PROMISC) || promisc_forced_on) {
1856 bool cur_promisc;
1857 cur_promisc = (!!(vsi->current_netdev_flags & IFF_PROMISC) ||
1858 test_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1859 &vsi->state));
dcae29be
JB		 1860 aq_ret = i40e_aq_set_vsi_unicast_promiscuous(&vsi->back->hw,
1861 vsi->seid,
1862 cur_promisc, NULL);
1863 if (aq_ret)
41c445ff
JB		 1864 dev_info(&pf->pdev->dev,
1865 "set uni promisc failed, err %d, aq_err %d\n",
dcae29be 1866 aq_ret, pf->hw.aq.asq_last_status);
1a10370a
GR		 1867 aq_ret = i40e_aq_set_vsi_broadcast(&vsi->back->hw,
1868 vsi->seid,
1869 cur_promisc, NULL);
1870 if (aq_ret)
1871 dev_info(&pf->pdev->dev,
1872 "set brdcast promisc failed, err %d, aq_err %d\n",
1873 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1874 }
1875
1876 clear_bit(__I40E_CONFIG_BUSY, &vsi->state);
1877 return 0;
1878}
1879
1880/**
1881 * i40e_sync_filters_subtask - Sync the VSI filter list with HW
1882 * @pf: board private structure
1883 **/
1884static void i40e_sync_filters_subtask(struct i40e_pf *pf)
1885{
1886 int v;
1887
1888 if (!pf || !(pf->flags & I40E_FLAG_FILTER_SYNC))
1889 return;
1890 pf->flags &= ~I40E_FLAG_FILTER_SYNC;
1891
505682cd 1892 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 1893 if (pf->vsi[v] &&
1894 (pf->vsi[v]->flags & I40E_VSI_FLAG_FILTER_CHANGED))
1895 i40e_sync_vsi_filters(pf->vsi[v]);
1896 }
1897}
1898
1899/**
1900 * i40e_change_mtu - NDO callback to change the Maximum Transfer Unit
1901 * @netdev: network interface device structure
1902 * @new_mtu: new value for maximum frame size
1903 *
1904 * Returns 0 on success, negative on failure
1905 **/
1906static int i40e_change_mtu(struct net_device *netdev, int new_mtu)
1907{
1908 struct i40e_netdev_priv *np = netdev_priv(netdev);
61a46a4c 1909 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN;
41c445ff
JB		 1910 struct i40e_vsi *vsi = np->vsi;
1911
1912 /* MTU < 68 is an error and causes problems on some kernels */
1913 if ((new_mtu < 68) || (max_frame > I40E_MAX_RXBUFFER))
1914 return -EINVAL;
1915
1916 netdev_info(netdev, "changing MTU from %d to %d\n",
1917 netdev->mtu, new_mtu);
1918 netdev->mtu = new_mtu;
1919 if (netif_running(netdev))
1920 i40e_vsi_reinit_locked(vsi);
1921
1922 return 0;
1923}
1924
beb0dff1
JK		 1925/**
1926 * i40e_ioctl - Access the hwtstamp interface
1927 * @netdev: network interface device structure
1928 * @ifr: interface request data
1929 * @cmd: ioctl command
1930 **/
1931int i40e_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
1932{
1933 struct i40e_netdev_priv *np = netdev_priv(netdev);
1934 struct i40e_pf *pf = np->vsi->back;
1935
1936 switch (cmd) {
1937 case SIOCGHWTSTAMP:
1938 return i40e_ptp_get_ts_config(pf, ifr);
1939 case SIOCSHWTSTAMP:
1940 return i40e_ptp_set_ts_config(pf, ifr);
1941 default:
1942 return -EOPNOTSUPP;
1943 }
1944}
1945
41c445ff
JB		 1946/**
1947 * i40e_vlan_stripping_enable - Turn on vlan stripping for the VSI
1948 * @vsi: the vsi being adjusted
1949 **/
1950void i40e_vlan_stripping_enable(struct i40e_vsi *vsi)
1951{
1952 struct i40e_vsi_context ctxt;
1953 i40e_status ret;
1954
1955 if ((vsi->info.valid_sections &
1956 cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID)) &&
1957 ((vsi->info.port_vlan_flags & I40E_AQ_VSI_PVLAN_MODE_MASK) == 0))
1958 return; /* already enabled */
1959
1960 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
1961 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_ALL |
1962 I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH;
1963
1964 ctxt.seid = vsi->seid;
1965 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
1966 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
1967 if (ret) {
1968 dev_info(&vsi->back->pdev->dev,
1969 "%s: update vsi failed, aq_err=%d\n",
1970 __func__, vsi->back->hw.aq.asq_last_status);
1971 }
1972}
1973
1974/**
1975 * i40e_vlan_stripping_disable - Turn off vlan stripping for the VSI
1976 * @vsi: the vsi being adjusted
1977 **/
1978void i40e_vlan_stripping_disable(struct i40e_vsi *vsi)
1979{
1980 struct i40e_vsi_context ctxt;
1981 i40e_status ret;
1982
1983 if ((vsi->info.valid_sections &
1984 cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID)) &&
1985 ((vsi->info.port_vlan_flags & I40E_AQ_VSI_PVLAN_EMOD_MASK) ==
1986 I40E_AQ_VSI_PVLAN_EMOD_MASK))
1987 return; /* already disabled */
1988
1989 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
1990 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_ALL |
1991 I40E_AQ_VSI_PVLAN_EMOD_NOTHING;
1992
1993 ctxt.seid = vsi->seid;
1994 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
1995 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
1996 if (ret) {
1997 dev_info(&vsi->back->pdev->dev,
1998 "%s: update vsi failed, aq_err=%d\n",
1999 __func__, vsi->back->hw.aq.asq_last_status);
2000 }
2001}
2002
2003/**
2004 * i40e_vlan_rx_register - Setup or shutdown vlan offload
2005 * @netdev: network interface to be adjusted
2006 * @features: netdev features to test if VLAN offload is enabled or not
2007 **/
2008static void i40e_vlan_rx_register(struct net_device *netdev, u32 features)
2009{
2010 struct i40e_netdev_priv *np = netdev_priv(netdev);
2011 struct i40e_vsi *vsi = np->vsi;
2012
2013 if (features & NETIF_F_HW_VLAN_CTAG_RX)
2014 i40e_vlan_stripping_enable(vsi);
2015 else
2016 i40e_vlan_stripping_disable(vsi);
2017}
2018
2019/**
2020 * i40e_vsi_add_vlan - Add vsi membership for given vlan
2021 * @vsi: the vsi being configured
2022 * @vid: vlan id to be added (0 = untagged only , -1 = any)
2023 **/
2024int i40e_vsi_add_vlan(struct i40e_vsi *vsi, s16 vid)
2025{
2026 struct i40e_mac_filter *f, *add_f;
2027 bool is_netdev, is_vf;
41c445ff
JB		 2028
2029 is_vf = (vsi->type == I40E_VSI_SRIOV);
2030 is_netdev = !!(vsi->netdev);
2031
2032 if (is_netdev) {
2033 add_f = i40e_add_filter(vsi, vsi->netdev->dev_addr, vid,
2034 is_vf, is_netdev);
2035 if (!add_f) {
2036 dev_info(&vsi->back->pdev->dev,
2037 "Could not add vlan filter %d for %pM\n",
2038 vid, vsi->netdev->dev_addr);
2039 return -ENOMEM;
2040 }
2041 }
2042
2043 list_for_each_entry(f, &vsi->mac_filter_list, list) {
2044 add_f = i40e_add_filter(vsi, f->macaddr, vid, is_vf, is_netdev);
2045 if (!add_f) {
2046 dev_info(&vsi->back->pdev->dev,
2047 "Could not add vlan filter %d for %pM\n",
2048 vid, f->macaddr);
2049 return -ENOMEM;
2050 }
2051 }
2052
41c445ff
JB		 2053 /* Now if we add a vlan tag, make sure to check if it is the first
2054 * tag (i.e. a "tag" -1 does exist) and if so replace the -1 "tag"
2055 * with 0, so we now accept untagged and specified tagged traffic
2056 * (and not any taged and untagged)
2057 */
2058 if (vid > 0) {
2059 if (is_netdev && i40e_find_filter(vsi, vsi->netdev->dev_addr,
2060 I40E_VLAN_ANY,
2061 is_vf, is_netdev)) {
2062 i40e_del_filter(vsi, vsi->netdev->dev_addr,
2063 I40E_VLAN_ANY, is_vf, is_netdev);
2064 add_f = i40e_add_filter(vsi, vsi->netdev->dev_addr, 0,
2065 is_vf, is_netdev);
2066 if (!add_f) {
2067 dev_info(&vsi->back->pdev->dev,
2068 "Could not add filter 0 for %pM\n",
2069 vsi->netdev->dev_addr);
2070 return -ENOMEM;
2071 }
2072 }
8d82a7c5 2073 }
41c445ff 2074
8d82a7c5
GR		 2075 /* Do not assume that I40E_VLAN_ANY should be reset to VLAN 0 */
2076 if (vid > 0 && !vsi->info.pvid) {
41c445ff
JB		 2077 list_for_each_entry(f, &vsi->mac_filter_list, list) {
2078 if (i40e_find_filter(vsi, f->macaddr, I40E_VLAN_ANY,
2079 is_vf, is_netdev)) {
2080 i40e_del_filter(vsi, f->macaddr, I40E_VLAN_ANY,
2081 is_vf, is_netdev);
2082 add_f = i40e_add_filter(vsi, f->macaddr,
2083 0, is_vf, is_netdev);
2084 if (!add_f) {
2085 dev_info(&vsi->back->pdev->dev,
2086 "Could not add filter 0 for %pM\n",
2087 f->macaddr);
2088 return -ENOMEM;
2089 }
2090 }
2091 }
41c445ff
JB		 2092 }
2093
80f6428f
ASJ		 2094 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
2095 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
2096 return 0;
2097
2098 return i40e_sync_vsi_filters(vsi);
41c445ff
JB		 2099}
2100
2101/**
2102 * i40e_vsi_kill_vlan - Remove vsi membership for given vlan
2103 * @vsi: the vsi being configured
2104 * @vid: vlan id to be removed (0 = untagged only , -1 = any)
078b5876
JB		 2105 *
2106 * Return: 0 on success or negative otherwise
41c445ff
JB		 2107 **/
2108int i40e_vsi_kill_vlan(struct i40e_vsi *vsi, s16 vid)
2109{
2110 struct net_device *netdev = vsi->netdev;
2111 struct i40e_mac_filter *f, *add_f;
2112 bool is_vf, is_netdev;
2113 int filter_count = 0;
41c445ff
JB		 2114
2115 is_vf = (vsi->type == I40E_VSI_SRIOV);
2116 is_netdev = !!(netdev);
2117
2118 if (is_netdev)
2119 i40e_del_filter(vsi, netdev->dev_addr, vid, is_vf, is_netdev);
2120
2121 list_for_each_entry(f, &vsi->mac_filter_list, list)
2122 i40e_del_filter(vsi, f->macaddr, vid, is_vf, is_netdev);
2123
41c445ff
JB		 2124 /* go through all the filters for this VSI and if there is only
2125 * vid == 0 it means there are no other filters, so vid 0 must
2126 * be replaced with -1. This signifies that we should from now
2127 * on accept any traffic (with any tag present, or untagged)
2128 */
2129 list_for_each_entry(f, &vsi->mac_filter_list, list) {
2130 if (is_netdev) {
2131 if (f->vlan &&
2132 ether_addr_equal(netdev->dev_addr, f->macaddr))
2133 filter_count++;
2134 }
2135
2136 if (f->vlan)
2137 filter_count++;
2138 }
2139
2140 if (!filter_count && is_netdev) {
2141 i40e_del_filter(vsi, netdev->dev_addr, 0, is_vf, is_netdev);
2142 f = i40e_add_filter(vsi, netdev->dev_addr, I40E_VLAN_ANY,
2143 is_vf, is_netdev);
2144 if (!f) {
2145 dev_info(&vsi->back->pdev->dev,
2146 "Could not add filter %d for %pM\n",
2147 I40E_VLAN_ANY, netdev->dev_addr);
2148 return -ENOMEM;
2149 }
2150 }
2151
2152 if (!filter_count) {
2153 list_for_each_entry(f, &vsi->mac_filter_list, list) {
2154 i40e_del_filter(vsi, f->macaddr, 0, is_vf, is_netdev);
2155 add_f = i40e_add_filter(vsi, f->macaddr, I40E_VLAN_ANY,
2156 is_vf, is_netdev);
2157 if (!add_f) {
2158 dev_info(&vsi->back->pdev->dev,
2159 "Could not add filter %d for %pM\n",
2160 I40E_VLAN_ANY, f->macaddr);
2161 return -ENOMEM;
2162 }
2163 }
2164 }
2165
80f6428f
ASJ		 2166 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
2167 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
2168 return 0;
2169
41c445ff
JB		 2170 return i40e_sync_vsi_filters(vsi);
2171}
2172
2173/**
2174 * i40e_vlan_rx_add_vid - Add a vlan id filter to HW offload
2175 * @netdev: network interface to be adjusted
2176 * @vid: vlan id to be added
078b5876
JB		 2177 *
2178 * net_device_ops implementation for adding vlan ids
41c445ff 2179 **/
38e00438
VD		 2180#ifdef I40E_FCOE
2181int i40e_vlan_rx_add_vid(struct net_device *netdev,
2182 __always_unused __be16 proto, u16 vid)
2183#else
41c445ff
JB		 2184static int i40e_vlan_rx_add_vid(struct net_device *netdev,
2185 __always_unused __be16 proto, u16 vid)
38e00438 2186#endif
41c445ff
JB		 2187{
2188 struct i40e_netdev_priv *np = netdev_priv(netdev);
2189 struct i40e_vsi *vsi = np->vsi;
078b5876 2190 int ret = 0;
41c445ff
JB		 2191
2192 if (vid > 4095)
078b5876
JB		 2193 return -EINVAL;
2194
2195 netdev_info(netdev, "adding %pM vid=%d\n", netdev->dev_addr, vid);
41c445ff 2196
6982d429
ASJ		 2197 /* If the network stack called us with vid = 0 then
2198 * it is asking to receive priority tagged packets with
2199 * vlan id 0. Our HW receives them by default when configured
2200 * to receive untagged packets so there is no need to add an
2201 * extra filter for vlan 0 tagged packets.
41c445ff 2202 */
6982d429
ASJ		 2203 if (vid)
2204 ret = i40e_vsi_add_vlan(vsi, vid);
41c445ff 2205
078b5876
JB		 2206 if (!ret && (vid < VLAN_N_VID))
2207 set_bit(vid, vsi->active_vlans);
41c445ff 2208
078b5876 2209 return ret;
41c445ff
JB		 2210}
2211
2212/**
2213 * i40e_vlan_rx_kill_vid - Remove a vlan id filter from HW offload
2214 * @netdev: network interface to be adjusted
2215 * @vid: vlan id to be removed
078b5876 2216 *
fdfd943e 2217 * net_device_ops implementation for removing vlan ids
41c445ff 2218 **/
38e00438
VD		 2219#ifdef I40E_FCOE
2220int i40e_vlan_rx_kill_vid(struct net_device *netdev,
2221 __always_unused __be16 proto, u16 vid)
2222#else
41c445ff
JB		 2223static int i40e_vlan_rx_kill_vid(struct net_device *netdev,
2224 __always_unused __be16 proto, u16 vid)
38e00438 2225#endif
41c445ff
JB		 2226{
2227 struct i40e_netdev_priv *np = netdev_priv(netdev);
2228 struct i40e_vsi *vsi = np->vsi;
2229
078b5876
JB		 2230 netdev_info(netdev, "removing %pM vid=%d\n", netdev->dev_addr, vid);
2231
41c445ff
JB		 2232 /* return code is ignored as there is nothing a user
2233 * can do about failure to remove and a log message was
078b5876 2234 * already printed from the other function
41c445ff
JB		 2235 */
2236 i40e_vsi_kill_vlan(vsi, vid);
2237
2238 clear_bit(vid, vsi->active_vlans);
078b5876 2239
41c445ff
JB		 2240 return 0;
2241}
2242
2243/**
2244 * i40e_restore_vlan - Reinstate vlans when vsi/netdev comes back up
2245 * @vsi: the vsi being brought back up
2246 **/
2247static void i40e_restore_vlan(struct i40e_vsi *vsi)
2248{
2249 u16 vid;
2250
2251 if (!vsi->netdev)
2252 return;
2253
2254 i40e_vlan_rx_register(vsi->netdev, vsi->netdev->features);
2255
2256 for_each_set_bit(vid, vsi->active_vlans, VLAN_N_VID)
2257 i40e_vlan_rx_add_vid(vsi->netdev, htons(ETH_P_8021Q),
2258 vid);
2259}
2260
2261/**
2262 * i40e_vsi_add_pvid - Add pvid for the VSI
2263 * @vsi: the vsi being adjusted
2264 * @vid: the vlan id to set as a PVID
2265 **/
dcae29be 2266int i40e_vsi_add_pvid(struct i40e_vsi *vsi, u16 vid)
41c445ff
JB		 2267{
2268 struct i40e_vsi_context ctxt;
dcae29be 2269 i40e_status aq_ret;
41c445ff
JB		 2270
2271 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
2272 vsi->info.pvid = cpu_to_le16(vid);
6c12fcbf
GR		 2273 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_TAGGED |
2274 I40E_AQ_VSI_PVLAN_INSERT_PVID |
b774c7dd 2275 I40E_AQ_VSI_PVLAN_EMOD_STR;
41c445ff
JB		 2276
2277 ctxt.seid = vsi->seid;
2278 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
dcae29be
JB		 2279 aq_ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
2280 if (aq_ret) {
41c445ff
JB		 2281 dev_info(&vsi->back->pdev->dev,
2282 "%s: update vsi failed, aq_err=%d\n",
2283 __func__, vsi->back->hw.aq.asq_last_status);
dcae29be 2284 return -ENOENT;
41c445ff
JB		 2285 }
2286
dcae29be 2287 return 0;
41c445ff
JB		 2288}
2289
2290/**
2291 * i40e_vsi_remove_pvid - Remove the pvid from the VSI
2292 * @vsi: the vsi being adjusted
2293 *
2294 * Just use the vlan_rx_register() service to put it back to normal
2295 **/
2296void i40e_vsi_remove_pvid(struct i40e_vsi *vsi)
2297{
6c12fcbf
GR		 2298 i40e_vlan_stripping_disable(vsi);
2299
41c445ff 2300 vsi->info.pvid = 0;
41c445ff
JB		 2301}
2302
2303/**
2304 * i40e_vsi_setup_tx_resources - Allocate VSI Tx queue resources
2305 * @vsi: ptr to the VSI
2306 *
2307 * If this function returns with an error, then it's possible one or
2308 * more of the rings is populated (while the rest are not). It is the
2309 * callers duty to clean those orphaned rings.
2310 *
2311 * Return 0 on success, negative on failure
2312 **/
2313static int i40e_vsi_setup_tx_resources(struct i40e_vsi *vsi)
2314{
2315 int i, err = 0;
2316
2317 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2318 err = i40e_setup_tx_descriptors(vsi->tx_rings[i]);
41c445ff
JB		 2319
2320 return err;
2321}
2322
2323/**
2324 * i40e_vsi_free_tx_resources - Free Tx resources for VSI queues
2325 * @vsi: ptr to the VSI
2326 *
2327 * Free VSI's transmit software resources
2328 **/
2329static void i40e_vsi_free_tx_resources(struct i40e_vsi *vsi)
2330{
2331 int i;
2332
8e9dca53
GR		 2333 if (!vsi->tx_rings)
2334 return;
2335
41c445ff 2336 for (i = 0; i < vsi->num_queue_pairs; i++)
8e9dca53 2337 if (vsi->tx_rings[i] && vsi->tx_rings[i]->desc)
9f65e15b 2338 i40e_free_tx_resources(vsi->tx_rings[i]);
41c445ff
JB		 2339}
2340
2341/**
2342 * i40e_vsi_setup_rx_resources - Allocate VSI queues Rx resources
2343 * @vsi: ptr to the VSI
2344 *
2345 * If this function returns with an error, then it's possible one or
2346 * more of the rings is populated (while the rest are not). It is the
2347 * callers duty to clean those orphaned rings.
2348 *
2349 * Return 0 on success, negative on failure
2350 **/
2351static int i40e_vsi_setup_rx_resources(struct i40e_vsi *vsi)
2352{
2353 int i, err = 0;
2354
2355 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2356 err = i40e_setup_rx_descriptors(vsi->rx_rings[i]);
38e00438
VD		 2357#ifdef I40E_FCOE
2358 i40e_fcoe_setup_ddp_resources(vsi);
2359#endif
41c445ff
JB		 2360 return err;
2361}
2362
2363/**
2364 * i40e_vsi_free_rx_resources - Free Rx Resources for VSI queues
2365 * @vsi: ptr to the VSI
2366 *
2367 * Free all receive software resources
2368 **/
2369static void i40e_vsi_free_rx_resources(struct i40e_vsi *vsi)
2370{
2371 int i;
2372
8e9dca53
GR		 2373 if (!vsi->rx_rings)
2374 return;
2375
41c445ff 2376 for (i = 0; i < vsi->num_queue_pairs; i++)
8e9dca53 2377 if (vsi->rx_rings[i] && vsi->rx_rings[i]->desc)
9f65e15b 2378 i40e_free_rx_resources(vsi->rx_rings[i]);
38e00438
VD		 2379#ifdef I40E_FCOE
2380 i40e_fcoe_free_ddp_resources(vsi);
2381#endif
41c445ff
JB		 2382}
2383
3ffa037d
NP		 2384/**
2385 * i40e_config_xps_tx_ring - Configure XPS for a Tx ring
2386 * @ring: The Tx ring to configure
2387 *
2388 * This enables/disables XPS for a given Tx descriptor ring
2389 * based on the TCs enabled for the VSI that ring belongs to.
2390 **/
2391static void i40e_config_xps_tx_ring(struct i40e_ring *ring)
2392{
2393 struct i40e_vsi *vsi = ring->vsi;
2394 cpumask_var_t mask;
2395
2396 if (ring->q_vector && ring->netdev) {
2397 /* Single TC mode enable XPS */
2398 if (vsi->tc_config.numtc <= 1 &&
2399 !test_and_set_bit(__I40E_TX_XPS_INIT_DONE, &ring->state)) {
2400 netif_set_xps_queue(ring->netdev,
2401 &ring->q_vector->affinity_mask,
2402 ring->queue_index);
2403 } else if (alloc_cpumask_var(&mask, GFP_KERNEL)) {
2404 /* Disable XPS to allow selection based on TC */
2405 bitmap_zero(cpumask_bits(mask), nr_cpumask_bits);
2406 netif_set_xps_queue(ring->netdev, mask,
2407 ring->queue_index);
2408 free_cpumask_var(mask);
2409 }
2410 }
2411}
2412
41c445ff
JB		 2413/**
2414 * i40e_configure_tx_ring - Configure a transmit ring context and rest
2415 * @ring: The Tx ring to configure
2416 *
2417 * Configure the Tx descriptor ring in the HMC context.
2418 **/
2419static int i40e_configure_tx_ring(struct i40e_ring *ring)
2420{
2421 struct i40e_vsi *vsi = ring->vsi;
2422 u16 pf_q = vsi->base_queue + ring->queue_index;
2423 struct i40e_hw *hw = &vsi->back->hw;
2424 struct i40e_hmc_obj_txq tx_ctx;
2425 i40e_status err = 0;
2426 u32 qtx_ctl = 0;
2427
2428 /* some ATR related tx ring init */
60ea5f83 2429 if (vsi->back->flags & I40E_FLAG_FD_ATR_ENABLED) {
41c445ff
JB		 2430 ring->atr_sample_rate = vsi->back->atr_sample_rate;
2431 ring->atr_count = 0;
2432 } else {
2433 ring->atr_sample_rate = 0;
2434 }
2435
3ffa037d
NP		 2436 /* configure XPS */
2437 i40e_config_xps_tx_ring(ring);
41c445ff
JB		 2438
2439 /* clear the context structure first */
2440 memset(&tx_ctx, 0, sizeof(tx_ctx));
2441
2442 tx_ctx.new_context = 1;
2443 tx_ctx.base = (ring->dma / 128);
2444 tx_ctx.qlen = ring->count;
60ea5f83
JB		 2445 tx_ctx.fd_ena = !!(vsi->back->flags & (I40E_FLAG_FD_SB_ENABLED |
2446 I40E_FLAG_FD_ATR_ENABLED));
38e00438
VD		 2447#ifdef I40E_FCOE
2448 tx_ctx.fc_ena = (vsi->type == I40E_VSI_FCOE);
2449#endif
beb0dff1 2450 tx_ctx.timesync_ena = !!(vsi->back->flags & I40E_FLAG_PTP);
1943d8ba
JB		 2451 /* FDIR VSI tx ring can still use RS bit and writebacks */
2452 if (vsi->type != I40E_VSI_FDIR)
2453 tx_ctx.head_wb_ena = 1;
2454 tx_ctx.head_wb_addr = ring->dma +
2455 (ring->count * sizeof(struct i40e_tx_desc));
41c445ff
JB		 2456
2457 /* As part of VSI creation/update, FW allocates certain
2458 * Tx arbitration queue sets for each TC enabled for
2459 * the VSI. The FW returns the handles to these queue
2460 * sets as part of the response buffer to Add VSI,
2461 * Update VSI, etc. AQ commands. It is expected that
2462 * these queue set handles be associated with the Tx
2463 * queues by the driver as part of the TX queue context
2464 * initialization. This has to be done regardless of
2465 * DCB as by default everything is mapped to TC0.
2466 */
2467 tx_ctx.rdylist = le16_to_cpu(vsi->info.qs_handle[ring->dcb_tc]);
2468 tx_ctx.rdylist_act = 0;
2469
2470 /* clear the context in the HMC */
2471 err = i40e_clear_lan_tx_queue_context(hw, pf_q);
2472 if (err) {
2473 dev_info(&vsi->back->pdev->dev,
2474 "Failed to clear LAN Tx queue context on Tx ring %d (pf_q %d), error: %d\n",
2475 ring->queue_index, pf_q, err);
2476 return -ENOMEM;
2477 }
2478
2479 /* set the context in the HMC */
2480 err = i40e_set_lan_tx_queue_context(hw, pf_q, &tx_ctx);
2481 if (err) {
2482 dev_info(&vsi->back->pdev->dev,
2483 "Failed to set LAN Tx queue context on Tx ring %d (pf_q %d, error: %d\n",
2484 ring->queue_index, pf_q, err);
2485 return -ENOMEM;
2486 }
2487
2488 /* Now associate this queue with this PCI function */
7a28d885 2489 if (vsi->type == I40E_VSI_VMDQ2) {
9d8bf547 2490 qtx_ctl = I40E_QTX_CTL_VM_QUEUE;
7a28d885
MW		 2491 qtx_ctl |= ((vsi->id) << I40E_QTX_CTL_VFVM_INDX_SHIFT) &
2492 I40E_QTX_CTL_VFVM_INDX_MASK;
2493 } else {
9d8bf547 2494 qtx_ctl = I40E_QTX_CTL_PF_QUEUE;
7a28d885
MW		 2495 }
2496
13fd9774
SN		 2497 qtx_ctl |= ((hw->pf_id << I40E_QTX_CTL_PF_INDX_SHIFT) &
2498 I40E_QTX_CTL_PF_INDX_MASK);
41c445ff
JB		 2499 wr32(hw, I40E_QTX_CTL(pf_q), qtx_ctl);
2500 i40e_flush(hw);
2501
2502 clear_bit(__I40E_HANG_CHECK_ARMED, &ring->state);
2503
2504 /* cache tail off for easier writes later */
2505 ring->tail = hw->hw_addr + I40E_QTX_TAIL(pf_q);
2506
2507 return 0;
2508}
2509
2510/**
2511 * i40e_configure_rx_ring - Configure a receive ring context
2512 * @ring: The Rx ring to configure
2513 *
2514 * Configure the Rx descriptor ring in the HMC context.
2515 **/
2516static int i40e_configure_rx_ring(struct i40e_ring *ring)
2517{
2518 struct i40e_vsi *vsi = ring->vsi;
2519 u32 chain_len = vsi->back->hw.func_caps.rx_buf_chain_len;
2520 u16 pf_q = vsi->base_queue + ring->queue_index;
2521 struct i40e_hw *hw = &vsi->back->hw;
2522 struct i40e_hmc_obj_rxq rx_ctx;
2523 i40e_status err = 0;
2524
2525 ring->state = 0;
2526
2527 /* clear the context structure first */
2528 memset(&rx_ctx, 0, sizeof(rx_ctx));
2529
2530 ring->rx_buf_len = vsi->rx_buf_len;
2531 ring->rx_hdr_len = vsi->rx_hdr_len;
2532
2533 rx_ctx.dbuff = ring->rx_buf_len >> I40E_RXQ_CTX_DBUFF_SHIFT;
2534 rx_ctx.hbuff = ring->rx_hdr_len >> I40E_RXQ_CTX_HBUFF_SHIFT;
2535
2536 rx_ctx.base = (ring->dma / 128);
2537 rx_ctx.qlen = ring->count;
2538
2539 if (vsi->back->flags & I40E_FLAG_16BYTE_RX_DESC_ENABLED) {
2540 set_ring_16byte_desc_enabled(ring);
2541 rx_ctx.dsize = 0;
2542 } else {
2543 rx_ctx.dsize = 1;
2544 }
2545
2546 rx_ctx.dtype = vsi->dtype;
2547 if (vsi->dtype) {
2548 set_ring_ps_enabled(ring);
2549 rx_ctx.hsplit_0 = I40E_RX_SPLIT_L2 |
2550 I40E_RX_SPLIT_IP |
2551 I40E_RX_SPLIT_TCP_UDP |
2552 I40E_RX_SPLIT_SCTP;
2553 } else {
2554 rx_ctx.hsplit_0 = 0;
2555 }
2556
2557 rx_ctx.rxmax = min_t(u16, vsi->max_frame,
2558 (chain_len * ring->rx_buf_len));
7134f9ce
JB		 2559 if (hw->revision_id == 0)
2560 rx_ctx.lrxqthresh = 0;
2561 else
2562 rx_ctx.lrxqthresh = 2;
41c445ff
JB		 2563 rx_ctx.crcstrip = 1;
2564 rx_ctx.l2tsel = 1;
2565 rx_ctx.showiv = 1;
38e00438
VD		 2566#ifdef I40E_FCOE
2567 rx_ctx.fc_ena = (vsi->type == I40E_VSI_FCOE);
2568#endif
acb3676b
CS		 2569 /* set the prefena field to 1 because the manual says to */
2570 rx_ctx.prefena = 1;
41c445ff
JB		 2571
2572 /* clear the context in the HMC */
2573 err = i40e_clear_lan_rx_queue_context(hw, pf_q);
2574 if (err) {
2575 dev_info(&vsi->back->pdev->dev,
2576 "Failed to clear LAN Rx queue context on Rx ring %d (pf_q %d), error: %d\n",
2577 ring->queue_index, pf_q, err);
2578 return -ENOMEM;
2579 }
2580
2581 /* set the context in the HMC */
2582 err = i40e_set_lan_rx_queue_context(hw, pf_q, &rx_ctx);
2583 if (err) {
2584 dev_info(&vsi->back->pdev->dev,
2585 "Failed to set LAN Rx queue context on Rx ring %d (pf_q %d), error: %d\n",
2586 ring->queue_index, pf_q, err);
2587 return -ENOMEM;
2588 }
2589
2590 /* cache tail for quicker writes, and clear the reg before use */
2591 ring->tail = hw->hw_addr + I40E_QRX_TAIL(pf_q);
2592 writel(0, ring->tail);
2593
2594 i40e_alloc_rx_buffers(ring, I40E_DESC_UNUSED(ring));
2595
2596 return 0;
2597}
2598
2599/**
2600 * i40e_vsi_configure_tx - Configure the VSI for Tx
2601 * @vsi: VSI structure describing this set of rings and resources
2602 *
2603 * Configure the Tx VSI for operation.
2604 **/
2605static int i40e_vsi_configure_tx(struct i40e_vsi *vsi)
2606{
2607 int err = 0;
2608 u16 i;
2609
9f65e15b
AD		 2610 for (i = 0; (i < vsi->num_queue_pairs) && !err; i++)
2611 err = i40e_configure_tx_ring(vsi->tx_rings[i]);
41c445ff
JB		 2612
2613 return err;
2614}
2615
2616/**
2617 * i40e_vsi_configure_rx - Configure the VSI for Rx
2618 * @vsi: the VSI being configured
2619 *
2620 * Configure the Rx VSI for operation.
2621 **/
2622static int i40e_vsi_configure_rx(struct i40e_vsi *vsi)
2623{
2624 int err = 0;
2625 u16 i;
2626
2627 if (vsi->netdev && (vsi->netdev->mtu > ETH_DATA_LEN))
2628 vsi->max_frame = vsi->netdev->mtu + ETH_HLEN
2629 + ETH_FCS_LEN + VLAN_HLEN;
2630 else
2631 vsi->max_frame = I40E_RXBUFFER_2048;
2632
2633 /* figure out correct receive buffer length */
2634 switch (vsi->back->flags & (I40E_FLAG_RX_1BUF_ENABLED |
2635 I40E_FLAG_RX_PS_ENABLED)) {
2636 case I40E_FLAG_RX_1BUF_ENABLED:
2637 vsi->rx_hdr_len = 0;
2638 vsi->rx_buf_len = vsi->max_frame;
2639 vsi->dtype = I40E_RX_DTYPE_NO_SPLIT;
2640 break;
2641 case I40E_FLAG_RX_PS_ENABLED:
2642 vsi->rx_hdr_len = I40E_RX_HDR_SIZE;
2643 vsi->rx_buf_len = I40E_RXBUFFER_2048;
2644 vsi->dtype = I40E_RX_DTYPE_HEADER_SPLIT;
2645 break;
2646 default:
2647 vsi->rx_hdr_len = I40E_RX_HDR_SIZE;
2648 vsi->rx_buf_len = I40E_RXBUFFER_2048;
2649 vsi->dtype = I40E_RX_DTYPE_SPLIT_ALWAYS;
2650 break;
2651 }
2652
38e00438
VD		 2653#ifdef I40E_FCOE
2654 /* setup rx buffer for FCoE */
2655 if ((vsi->type == I40E_VSI_FCOE) &&
2656 (vsi->back->flags & I40E_FLAG_FCOE_ENABLED)) {
2657 vsi->rx_hdr_len = 0;
2658 vsi->rx_buf_len = I40E_RXBUFFER_3072;
2659 vsi->max_frame = I40E_RXBUFFER_3072;
2660 vsi->dtype = I40E_RX_DTYPE_NO_SPLIT;
2661 }
2662
2663#endif /* I40E_FCOE */
41c445ff
JB		 2664 /* round up for the chip's needs */
2665 vsi->rx_hdr_len = ALIGN(vsi->rx_hdr_len,
2666 (1 << I40E_RXQ_CTX_HBUFF_SHIFT));
2667 vsi->rx_buf_len = ALIGN(vsi->rx_buf_len,
2668 (1 << I40E_RXQ_CTX_DBUFF_SHIFT));
2669
2670 /* set up individual rings */
2671 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2672 err = i40e_configure_rx_ring(vsi->rx_rings[i]);
41c445ff
JB		 2673
2674 return err;
2675}
2676
2677/**
2678 * i40e_vsi_config_dcb_rings - Update rings to reflect DCB TC
2679 * @vsi: ptr to the VSI
2680 **/
2681static void i40e_vsi_config_dcb_rings(struct i40e_vsi *vsi)
2682{
e7046ee1 2683 struct i40e_ring *tx_ring, *rx_ring;
41c445ff
JB		 2684 u16 qoffset, qcount;
2685 int i, n;
2686
2687 if (!(vsi->back->flags & I40E_FLAG_DCB_ENABLED))
2688 return;
2689
2690 for (n = 0; n < I40E_MAX_TRAFFIC_CLASS; n++) {
2691 if (!(vsi->tc_config.enabled_tc & (1 << n)))
2692 continue;
2693
2694 qoffset = vsi->tc_config.tc_info[n].qoffset;
2695 qcount = vsi->tc_config.tc_info[n].qcount;
2696 for (i = qoffset; i < (qoffset + qcount); i++) {
e7046ee1
AA		 2697 rx_ring = vsi->rx_rings[i];
2698 tx_ring = vsi->tx_rings[i];
41c445ff
JB		 2699 rx_ring->dcb_tc = n;
2700 tx_ring->dcb_tc = n;
2701 }
2702 }
2703}
2704
2705/**
2706 * i40e_set_vsi_rx_mode - Call set_rx_mode on a VSI
2707 * @vsi: ptr to the VSI
2708 **/
2709static void i40e_set_vsi_rx_mode(struct i40e_vsi *vsi)
2710{
2711 if (vsi->netdev)
2712 i40e_set_rx_mode(vsi->netdev);
2713}
2714
17a73f6b
JG		 2715/**
2716 * i40e_fdir_filter_restore - Restore the Sideband Flow Director filters
2717 * @vsi: Pointer to the targeted VSI
2718 *
2719 * This function replays the hlist on the hw where all the SB Flow Director
2720 * filters were saved.
2721 **/
2722static void i40e_fdir_filter_restore(struct i40e_vsi *vsi)
2723{
2724 struct i40e_fdir_filter *filter;
2725 struct i40e_pf *pf = vsi->back;
2726 struct hlist_node *node;
2727
55a5e60b
ASJ		 2728 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
2729 return;
2730
17a73f6b
JG		 2731 hlist_for_each_entry_safe(filter, node,
2732 &pf->fdir_filter_list, fdir_node) {
2733 i40e_add_del_fdir(vsi, filter, true);
2734 }
2735}
2736
41c445ff
JB		 2737/**
2738 * i40e_vsi_configure - Set up the VSI for action
2739 * @vsi: the VSI being configured
2740 **/
2741static int i40e_vsi_configure(struct i40e_vsi *vsi)
2742{
2743 int err;
2744
2745 i40e_set_vsi_rx_mode(vsi);
2746 i40e_restore_vlan(vsi);
2747 i40e_vsi_config_dcb_rings(vsi);
2748 err = i40e_vsi_configure_tx(vsi);
2749 if (!err)
2750 err = i40e_vsi_configure_rx(vsi);
2751
2752 return err;
2753}
2754
2755/**
2756 * i40e_vsi_configure_msix - MSIX mode Interrupt Config in the HW
2757 * @vsi: the VSI being configured
2758 **/
2759static void i40e_vsi_configure_msix(struct i40e_vsi *vsi)
2760{
2761 struct i40e_pf *pf = vsi->back;
2762 struct i40e_q_vector *q_vector;
2763 struct i40e_hw *hw = &pf->hw;
2764 u16 vector;
2765 int i, q;
2766 u32 val;
2767 u32 qp;
2768
2769 /* The interrupt indexing is offset by 1 in the PFINT_ITRn
2770 * and PFINT_LNKLSTn registers, e.g.:
2771 * PFINT_ITRn[0..n-1] gets msix-1..msix-n (qpair interrupts)
2772 */
2773 qp = vsi->base_queue;
2774 vector = vsi->base_vector;
493fb300
AD		 2775 for (i = 0; i < vsi->num_q_vectors; i++, vector++) {
2776 q_vector = vsi->q_vectors[i];
41c445ff
JB		 2777 q_vector->rx.itr = ITR_TO_REG(vsi->rx_itr_setting);
2778 q_vector->rx.latency_range = I40E_LOW_LATENCY;
2779 wr32(hw, I40E_PFINT_ITRN(I40E_RX_ITR, vector - 1),
2780 q_vector->rx.itr);
2781 q_vector->tx.itr = ITR_TO_REG(vsi->tx_itr_setting);
2782 q_vector->tx.latency_range = I40E_LOW_LATENCY;
2783 wr32(hw, I40E_PFINT_ITRN(I40E_TX_ITR, vector - 1),
2784 q_vector->tx.itr);
2785
2786 /* Linked list for the queuepairs assigned to this vector */
2787 wr32(hw, I40E_PFINT_LNKLSTN(vector - 1), qp);
2788 for (q = 0; q < q_vector->num_ringpairs; q++) {
2789 val = I40E_QINT_RQCTL_CAUSE_ENA_MASK |
2790 (I40E_RX_ITR << I40E_QINT_RQCTL_ITR_INDX_SHIFT) |
2791 (vector << I40E_QINT_RQCTL_MSIX_INDX_SHIFT) |
2792 (qp << I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT)|
2793 (I40E_QUEUE_TYPE_TX
2794 << I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT);
2795
2796 wr32(hw, I40E_QINT_RQCTL(qp), val);
2797
2798 val = I40E_QINT_TQCTL_CAUSE_ENA_MASK |
2799 (I40E_TX_ITR << I40E_QINT_TQCTL_ITR_INDX_SHIFT) |
2800 (vector << I40E_QINT_TQCTL_MSIX_INDX_SHIFT) |
2801 ((qp+1) << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT)|
2802 (I40E_QUEUE_TYPE_RX
2803 << I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT);
2804
2805 /* Terminate the linked list */
2806 if (q == (q_vector->num_ringpairs - 1))
2807 val |= (I40E_QUEUE_END_OF_LIST
2808 << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT);
2809
2810 wr32(hw, I40E_QINT_TQCTL(qp), val);
2811 qp++;
2812 }
2813 }
2814
2815 i40e_flush(hw);
2816}
2817
2818/**
2819 * i40e_enable_misc_int_causes - enable the non-queue interrupts
2820 * @hw: ptr to the hardware info
2821 **/
2822static void i40e_enable_misc_int_causes(struct i40e_hw *hw)
2823{
2824 u32 val;
2825
2826 /* clear things first */
2827 wr32(hw, I40E_PFINT_ICR0_ENA, 0); /* disable all */
2828 rd32(hw, I40E_PFINT_ICR0); /* read to clear */
2829
2830 val = I40E_PFINT_ICR0_ENA_ECC_ERR_MASK |
2831 I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK |
2832 I40E_PFINT_ICR0_ENA_GRST_MASK |
2833 I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_MASK |
2834 I40E_PFINT_ICR0_ENA_GPIO_MASK |
beb0dff1 2835 I40E_PFINT_ICR0_ENA_TIMESYNC_MASK |
41c445ff
JB		 2836 I40E_PFINT_ICR0_ENA_HMC_ERR_MASK |
2837 I40E_PFINT_ICR0_ENA_VFLR_MASK |
2838 I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
2839
2840 wr32(hw, I40E_PFINT_ICR0_ENA, val);
2841
2842 /* SW_ITR_IDX = 0, but don't change INTENA */
84ed40e7
ASJ		 2843 wr32(hw, I40E_PFINT_DYN_CTL0, I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK |
2844 I40E_PFINT_DYN_CTL0_INTENA_MSK_MASK);
41c445ff
JB		 2845
2846 /* OTHER_ITR_IDX = 0 */
2847 wr32(hw, I40E_PFINT_STAT_CTL0, 0);
2848}
2849
2850/**
2851 * i40e_configure_msi_and_legacy - Legacy mode interrupt config in the HW
2852 * @vsi: the VSI being configured
2853 **/
2854static void i40e_configure_msi_and_legacy(struct i40e_vsi *vsi)
2855{
493fb300 2856 struct i40e_q_vector *q_vector = vsi->q_vectors[0];
41c445ff
JB		 2857 struct i40e_pf *pf = vsi->back;
2858 struct i40e_hw *hw = &pf->hw;
2859 u32 val;
2860
2861 /* set the ITR configuration */
2862 q_vector->rx.itr = ITR_TO_REG(vsi->rx_itr_setting);
2863 q_vector->rx.latency_range = I40E_LOW_LATENCY;
2864 wr32(hw, I40E_PFINT_ITR0(I40E_RX_ITR), q_vector->rx.itr);
2865 q_vector->tx.itr = ITR_TO_REG(vsi->tx_itr_setting);
2866 q_vector->tx.latency_range = I40E_LOW_LATENCY;
2867 wr32(hw, I40E_PFINT_ITR0(I40E_TX_ITR), q_vector->tx.itr);
2868
2869 i40e_enable_misc_int_causes(hw);
2870
2871 /* FIRSTQ_INDX = 0, FIRSTQ_TYPE = 0 (rx) */
2872 wr32(hw, I40E_PFINT_LNKLST0, 0);
2873
f29eaa3d 2874 /* Associate the queue pair to the vector and enable the queue int */
41c445ff
JB		 2875 val = I40E_QINT_RQCTL_CAUSE_ENA_MASK |
2876 (I40E_RX_ITR << I40E_QINT_RQCTL_ITR_INDX_SHIFT) |
2877 (I40E_QUEUE_TYPE_TX << I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT);
2878
2879 wr32(hw, I40E_QINT_RQCTL(0), val);
2880
2881 val = I40E_QINT_TQCTL_CAUSE_ENA_MASK |
2882 (I40E_TX_ITR << I40E_QINT_TQCTL_ITR_INDX_SHIFT) |
2883 (I40E_QUEUE_END_OF_LIST << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT);
2884
2885 wr32(hw, I40E_QINT_TQCTL(0), val);
2886 i40e_flush(hw);
2887}
2888
2ef28cfb
MW		 2889/**
2890 * i40e_irq_dynamic_disable_icr0 - Disable default interrupt generation for icr0
2891 * @pf: board private structure
2892 **/
2893void i40e_irq_dynamic_disable_icr0(struct i40e_pf *pf)
2894{
2895 struct i40e_hw *hw = &pf->hw;
2896
2897 wr32(hw, I40E_PFINT_DYN_CTL0,
2898 I40E_ITR_NONE << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT);
2899 i40e_flush(hw);
2900}
2901
41c445ff
JB		 2902/**
2903 * i40e_irq_dynamic_enable_icr0 - Enable default interrupt generation for icr0
2904 * @pf: board private structure
2905 **/
116a57d4 2906void i40e_irq_dynamic_enable_icr0(struct i40e_pf *pf)
41c445ff
JB		 2907{
2908 struct i40e_hw *hw = &pf->hw;
2909 u32 val;
2910
2911 val = I40E_PFINT_DYN_CTL0_INTENA_MASK |
2912 I40E_PFINT_DYN_CTL0_CLEARPBA_MASK |
2913 (I40E_ITR_NONE << I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT);
2914
2915 wr32(hw, I40E_PFINT_DYN_CTL0, val);
2916 i40e_flush(hw);
2917}
2918
2919/**
2920 * i40e_irq_dynamic_enable - Enable default interrupt generation settings
2921 * @vsi: pointer to a vsi
2922 * @vector: enable a particular Hw Interrupt vector
2923 **/
2924void i40e_irq_dynamic_enable(struct i40e_vsi *vsi, int vector)
2925{
2926 struct i40e_pf *pf = vsi->back;
2927 struct i40e_hw *hw = &pf->hw;
2928 u32 val;
2929
2930 val = I40E_PFINT_DYN_CTLN_INTENA_MASK |
2931 I40E_PFINT_DYN_CTLN_CLEARPBA_MASK |
2932 (I40E_ITR_NONE << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT);
2933 wr32(hw, I40E_PFINT_DYN_CTLN(vector - 1), val);
1022cb6c 2934 /* skip the flush */
41c445ff
JB		 2935}
2936
5c2cebda
CW		 2937/**
2938 * i40e_irq_dynamic_disable - Disable default interrupt generation settings
2939 * @vsi: pointer to a vsi
2940 * @vector: enable a particular Hw Interrupt vector
2941 **/
2942void i40e_irq_dynamic_disable(struct i40e_vsi *vsi, int vector)
2943{
2944 struct i40e_pf *pf = vsi->back;
2945 struct i40e_hw *hw = &pf->hw;
2946 u32 val;
2947
2948 val = I40E_ITR_NONE << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT;
2949 wr32(hw, I40E_PFINT_DYN_CTLN(vector - 1), val);
2950 i40e_flush(hw);
2951}
2952
41c445ff
JB		 2953/**
2954 * i40e_msix_clean_rings - MSIX mode Interrupt Handler
2955 * @irq: interrupt number
2956 * @data: pointer to a q_vector
2957 **/
2958static irqreturn_t i40e_msix_clean_rings(int irq, void *data)
2959{
2960 struct i40e_q_vector *q_vector = data;
2961
cd0b6fa6 2962 if (!q_vector->tx.ring && !q_vector->rx.ring)
41c445ff
JB		 2963 return IRQ_HANDLED;
2964
2965 napi_schedule(&q_vector->napi);
2966
2967 return IRQ_HANDLED;
2968}
2969
41c445ff
JB		 2970/**
2971 * i40e_vsi_request_irq_msix - Initialize MSI-X interrupts
2972 * @vsi: the VSI being configured
2973 * @basename: name for the vector
2974 *
2975 * Allocates MSI-X vectors and requests interrupts from the kernel.
2976 **/
2977static int i40e_vsi_request_irq_msix(struct i40e_vsi *vsi, char *basename)
2978{
2979 int q_vectors = vsi->num_q_vectors;
2980 struct i40e_pf *pf = vsi->back;
2981 int base = vsi->base_vector;
2982 int rx_int_idx = 0;
2983 int tx_int_idx = 0;
2984 int vector, err;
2985
2986 for (vector = 0; vector < q_vectors; vector++) {
493fb300 2987 struct i40e_q_vector *q_vector = vsi->q_vectors[vector];
41c445ff 2988
cd0b6fa6 2989 if (q_vector->tx.ring && q_vector->rx.ring) {
41c445ff
JB		 2990 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
2991 "%s-%s-%d", basename, "TxRx", rx_int_idx++);
2992 tx_int_idx++;
cd0b6fa6 2993 } else if (q_vector->rx.ring) {
41c445ff
JB		 2994 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
2995 "%s-%s-%d", basename, "rx", rx_int_idx++);
cd0b6fa6 2996 } else if (q_vector->tx.ring) {
41c445ff
JB		 2997 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
2998 "%s-%s-%d", basename, "tx", tx_int_idx++);
2999 } else {
3000 /* skip this unused q_vector */
3001 continue;
3002 }
3003 err = request_irq(pf->msix_entries[base + vector].vector,
3004 vsi->irq_handler,
3005 0,
3006 q_vector->name,
3007 q_vector);
3008 if (err) {
3009 dev_info(&pf->pdev->dev,
3010 "%s: request_irq failed, error: %d\n",
3011 __func__, err);
3012 goto free_queue_irqs;
3013 }
3014 /* assign the mask for this irq */
3015 irq_set_affinity_hint(pf->msix_entries[base + vector].vector,
3016 &q_vector->affinity_mask);
3017 }
3018
63741846 3019 vsi->irqs_ready = true;
41c445ff
JB		 3020 return 0;
3021
3022free_queue_irqs:
3023 while (vector) {
3024 vector--;
3025 irq_set_affinity_hint(pf->msix_entries[base + vector].vector,
3026 NULL);
3027 free_irq(pf->msix_entries[base + vector].vector,
3028 &(vsi->q_vectors[vector]));
3029 }
3030 return err;
3031}
3032
3033/**
3034 * i40e_vsi_disable_irq - Mask off queue interrupt generation on the VSI
3035 * @vsi: the VSI being un-configured
3036 **/
3037static void i40e_vsi_disable_irq(struct i40e_vsi *vsi)
3038{
3039 struct i40e_pf *pf = vsi->back;
3040 struct i40e_hw *hw = &pf->hw;
3041 int base = vsi->base_vector;
3042 int i;
3043
3044 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 3045 wr32(hw, I40E_QINT_TQCTL(vsi->tx_rings[i]->reg_idx), 0);
3046 wr32(hw, I40E_QINT_RQCTL(vsi->rx_rings[i]->reg_idx), 0);
41c445ff
JB		 3047 }
3048
3049 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3050 for (i = vsi->base_vector;
3051 i < (vsi->num_q_vectors + vsi->base_vector); i++)
3052 wr32(hw, I40E_PFINT_DYN_CTLN(i - 1), 0);
3053
3054 i40e_flush(hw);
3055 for (i = 0; i < vsi->num_q_vectors; i++)
3056 synchronize_irq(pf->msix_entries[i + base].vector);
3057 } else {
3058 /* Legacy and MSI mode - this stops all interrupt handling */
3059 wr32(hw, I40E_PFINT_ICR0_ENA, 0);
3060 wr32(hw, I40E_PFINT_DYN_CTL0, 0);
3061 i40e_flush(hw);
3062 synchronize_irq(pf->pdev->irq);
3063 }
3064}
3065
3066/**
3067 * i40e_vsi_enable_irq - Enable IRQ for the given VSI
3068 * @vsi: the VSI being configured
3069 **/
3070static int i40e_vsi_enable_irq(struct i40e_vsi *vsi)
3071{
3072 struct i40e_pf *pf = vsi->back;
3073 int i;
3074
3075 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3076 for (i = vsi->base_vector;
3077 i < (vsi->num_q_vectors + vsi->base_vector); i++)
3078 i40e_irq_dynamic_enable(vsi, i);
3079 } else {
3080 i40e_irq_dynamic_enable_icr0(pf);
3081 }
3082
1022cb6c 3083 i40e_flush(&pf->hw);
41c445ff
JB		 3084 return 0;
3085}
3086
3087/**
3088 * i40e_stop_misc_vector - Stop the vector that handles non-queue events
3089 * @pf: board private structure
3090 **/
3091static void i40e_stop_misc_vector(struct i40e_pf *pf)
3092{
3093 /* Disable ICR 0 */
3094 wr32(&pf->hw, I40E_PFINT_ICR0_ENA, 0);
3095 i40e_flush(&pf->hw);
3096}
3097
3098/**
3099 * i40e_intr - MSI/Legacy and non-queue interrupt handler
3100 * @irq: interrupt number
3101 * @data: pointer to a q_vector
3102 *
3103 * This is the handler used for all MSI/Legacy interrupts, and deals
3104 * with both queue and non-queue interrupts. This is also used in
3105 * MSIX mode to handle the non-queue interrupts.
3106 **/
3107static irqreturn_t i40e_intr(int irq, void *data)
3108{
3109 struct i40e_pf *pf = (struct i40e_pf *)data;
3110 struct i40e_hw *hw = &pf->hw;
5e823066 3111 irqreturn_t ret = IRQ_NONE;
41c445ff
JB		 3112 u32 icr0, icr0_remaining;
3113 u32 val, ena_mask;
3114
3115 icr0 = rd32(hw, I40E_PFINT_ICR0);
5e823066 3116 ena_mask = rd32(hw, I40E_PFINT_ICR0_ENA);
41c445ff 3117
116a57d4
SN		 3118 /* if sharing a legacy IRQ, we might get called w/o an intr pending */
3119 if ((icr0 & I40E_PFINT_ICR0_INTEVENT_MASK) == 0)
5e823066 3120 goto enable_intr;
41c445ff 3121
cd92e72f
SN		 3122 /* if interrupt but no bits showing, must be SWINT */
3123 if (((icr0 & ~I40E_PFINT_ICR0_INTEVENT_MASK) == 0) ||
3124 (icr0 & I40E_PFINT_ICR0_SWINT_MASK))
3125 pf->sw_int_count++;
3126
41c445ff
JB		 3127 /* only q0 is used in MSI/Legacy mode, and none are used in MSIX */
3128 if (icr0 & I40E_PFINT_ICR0_QUEUE_0_MASK) {
3129
3130 /* temporarily disable queue cause for NAPI processing */
3131 u32 qval = rd32(hw, I40E_QINT_RQCTL(0));
3132 qval &= ~I40E_QINT_RQCTL_CAUSE_ENA_MASK;
3133 wr32(hw, I40E_QINT_RQCTL(0), qval);
3134
3135 qval = rd32(hw, I40E_QINT_TQCTL(0));
3136 qval &= ~I40E_QINT_TQCTL_CAUSE_ENA_MASK;
3137 wr32(hw, I40E_QINT_TQCTL(0), qval);
41c445ff
JB		 3138
3139 if (!test_bit(__I40E_DOWN, &pf->state))
493fb300 3140 napi_schedule(&pf->vsi[pf->lan_vsi]->q_vectors[0]->napi);
41c445ff
JB		 3141 }
3142
3143 if (icr0 & I40E_PFINT_ICR0_ADMINQ_MASK) {
3144 ena_mask &= ~I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
3145 set_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state);
3146 }
3147
3148 if (icr0 & I40E_PFINT_ICR0_MAL_DETECT_MASK) {
3149 ena_mask &= ~I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK;
3150 set_bit(__I40E_MDD_EVENT_PENDING, &pf->state);
3151 }
3152
3153 if (icr0 & I40E_PFINT_ICR0_VFLR_MASK) {
3154 ena_mask &= ~I40E_PFINT_ICR0_ENA_VFLR_MASK;
3155 set_bit(__I40E_VFLR_EVENT_PENDING, &pf->state);
3156 }
3157
3158 if (icr0 & I40E_PFINT_ICR0_GRST_MASK) {
3159 if (!test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state))
3160 set_bit(__I40E_RESET_INTR_RECEIVED, &pf->state);
3161 ena_mask &= ~I40E_PFINT_ICR0_ENA_GRST_MASK;
3162 val = rd32(hw, I40E_GLGEN_RSTAT);
3163 val = (val & I40E_GLGEN_RSTAT_RESET_TYPE_MASK)
3164 >> I40E_GLGEN_RSTAT_RESET_TYPE_SHIFT;
4eb3f768 3165 if (val == I40E_RESET_CORER) {
41c445ff 3166 pf->corer_count++;
4eb3f768 3167 } else if (val == I40E_RESET_GLOBR) {
41c445ff 3168 pf->globr_count++;
4eb3f768 3169 } else if (val == I40E_RESET_EMPR) {
41c445ff 3170 pf->empr_count++;
4eb3f768
SN		 3171 set_bit(__I40E_EMP_RESET_REQUESTED, &pf->state);
3172 }
41c445ff
JB		 3173 }
3174
9c010ee0
ASJ		 3175 if (icr0 & I40E_PFINT_ICR0_HMC_ERR_MASK) {
3176 icr0 &= ~I40E_PFINT_ICR0_HMC_ERR_MASK;
3177 dev_info(&pf->pdev->dev, "HMC error interrupt\n");
3178 }
3179
beb0dff1
JK		 3180 if (icr0 & I40E_PFINT_ICR0_TIMESYNC_MASK) {
3181 u32 prttsyn_stat = rd32(hw, I40E_PRTTSYN_STAT_0);
3182
3183 if (prttsyn_stat & I40E_PRTTSYN_STAT_0_TXTIME_MASK) {
cafa1fca 3184 icr0 &= ~I40E_PFINT_ICR0_ENA_TIMESYNC_MASK;
beb0dff1 3185 i40e_ptp_tx_hwtstamp(pf);
beb0dff1 3186 }
beb0dff1
JK		 3187 }
3188
41c445ff
JB		 3189 /* If a critical error is pending we have no choice but to reset the
3190 * device.
3191 * Report and mask out any remaining unexpected interrupts.
3192 */
3193 icr0_remaining = icr0 & ena_mask;
3194 if (icr0_remaining) {
3195 dev_info(&pf->pdev->dev, "unhandled interrupt icr0=0x%08x\n",
3196 icr0_remaining);
9c010ee0 3197 if ((icr0_remaining & I40E_PFINT_ICR0_PE_CRITERR_MASK) ||
41c445ff 3198 (icr0_remaining & I40E_PFINT_ICR0_PCI_EXCEPTION_MASK) ||
c0c28975 3199 (icr0_remaining & I40E_PFINT_ICR0_ECC_ERR_MASK)) {
9c010ee0
ASJ		 3200 dev_info(&pf->pdev->dev, "device will be reset\n");
3201 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
3202 i40e_service_event_schedule(pf);
41c445ff
JB		 3203 }
3204 ena_mask &= ~icr0_remaining;
3205 }
5e823066 3206 ret = IRQ_HANDLED;
41c445ff 3207
5e823066 3208enable_intr:
41c445ff
JB		 3209 /* re-enable interrupt causes */
3210 wr32(hw, I40E_PFINT_ICR0_ENA, ena_mask);
41c445ff
JB		 3211 if (!test_bit(__I40E_DOWN, &pf->state)) {
3212 i40e_service_event_schedule(pf);
3213 i40e_irq_dynamic_enable_icr0(pf);
3214 }
3215
5e823066 3216 return ret;
41c445ff
JB		 3217}
3218
cbf61325
ASJ		 3219/**
3220 * i40e_clean_fdir_tx_irq - Reclaim resources after transmit completes
3221 * @tx_ring: tx ring to clean
3222 * @budget: how many cleans we're allowed
3223 *
3224 * Returns true if there's any budget left (e.g. the clean is finished)
3225 **/
3226static bool i40e_clean_fdir_tx_irq(struct i40e_ring *tx_ring, int budget)
3227{
3228 struct i40e_vsi *vsi = tx_ring->vsi;
3229 u16 i = tx_ring->next_to_clean;
3230 struct i40e_tx_buffer *tx_buf;
3231 struct i40e_tx_desc *tx_desc;
3232
3233 tx_buf = &tx_ring->tx_bi[i];
3234 tx_desc = I40E_TX_DESC(tx_ring, i);
3235 i -= tx_ring->count;
3236
3237 do {
3238 struct i40e_tx_desc *eop_desc = tx_buf->next_to_watch;
3239
3240 /* if next_to_watch is not set then there is no work pending */
3241 if (!eop_desc)
3242 break;
3243
3244 /* prevent any other reads prior to eop_desc */
3245 read_barrier_depends();
3246
3247 /* if the descriptor isn't done, no work yet to do */
3248 if (!(eop_desc->cmd_type_offset_bsz &
3249 cpu_to_le64(I40E_TX_DESC_DTYPE_DESC_DONE)))
3250 break;
3251
3252 /* clear next_to_watch to prevent false hangs */
3253 tx_buf->next_to_watch = NULL;
3254
49d7d933
ASJ		 3255 tx_desc->buffer_addr = 0;
3256 tx_desc->cmd_type_offset_bsz = 0;
3257 /* move past filter desc */
3258 tx_buf++;
3259 tx_desc++;
3260 i++;
3261 if (unlikely(!i)) {
3262 i -= tx_ring->count;
3263 tx_buf = tx_ring->tx_bi;
3264 tx_desc = I40E_TX_DESC(tx_ring, 0);
3265 }
cbf61325
ASJ		 3266 /* unmap skb header data */
3267 dma_unmap_single(tx_ring->dev,
3268 dma_unmap_addr(tx_buf, dma),
3269 dma_unmap_len(tx_buf, len),
3270 DMA_TO_DEVICE);
49d7d933
ASJ		 3271 if (tx_buf->tx_flags & I40E_TX_FLAGS_FD_SB)
3272 kfree(tx_buf->raw_buf);
cbf61325 3273
49d7d933
ASJ		 3274 tx_buf->raw_buf = NULL;
3275 tx_buf->tx_flags = 0;
3276 tx_buf->next_to_watch = NULL;
cbf61325 3277 dma_unmap_len_set(tx_buf, len, 0);
49d7d933
ASJ		 3278 tx_desc->buffer_addr = 0;
3279 tx_desc->cmd_type_offset_bsz = 0;
cbf61325 3280
49d7d933 3281 /* move us past the eop_desc for start of next FD desc */
cbf61325
ASJ		 3282 tx_buf++;
3283 tx_desc++;
3284 i++;
3285 if (unlikely(!i)) {
3286 i -= tx_ring->count;
3287 tx_buf = tx_ring->tx_bi;
3288 tx_desc = I40E_TX_DESC(tx_ring, 0);
3289 }
3290
3291 /* update budget accounting */
3292 budget--;
3293 } while (likely(budget));
3294
3295 i += tx_ring->count;
3296 tx_ring->next_to_clean = i;
3297
3298 if (vsi->back->flags & I40E_FLAG_MSIX_ENABLED) {
3299 i40e_irq_dynamic_enable(vsi,
3300 tx_ring->q_vector->v_idx + vsi->base_vector);
3301 }
3302 return budget > 0;
3303}
3304
3305/**
3306 * i40e_fdir_clean_ring - Interrupt Handler for FDIR SB ring
3307 * @irq: interrupt number
3308 * @data: pointer to a q_vector
3309 **/
3310static irqreturn_t i40e_fdir_clean_ring(int irq, void *data)
3311{
3312 struct i40e_q_vector *q_vector = data;
3313 struct i40e_vsi *vsi;
3314
3315 if (!q_vector->tx.ring)
3316 return IRQ_HANDLED;
3317
3318 vsi = q_vector->tx.ring->vsi;
3319 i40e_clean_fdir_tx_irq(q_vector->tx.ring, vsi->work_limit);
3320
3321 return IRQ_HANDLED;
3322}
3323
41c445ff 3324/**
cd0b6fa6 3325 * i40e_map_vector_to_qp - Assigns the queue pair to the vector
41c445ff
JB		 3326 * @vsi: the VSI being configured
3327 * @v_idx: vector index
cd0b6fa6 3328 * @qp_idx: queue pair index
41c445ff 3329 **/
cd0b6fa6 3330static void map_vector_to_qp(struct i40e_vsi *vsi, int v_idx, int qp_idx)
41c445ff 3331{
493fb300 3332 struct i40e_q_vector *q_vector = vsi->q_vectors[v_idx];
9f65e15b
AD		 3333 struct i40e_ring *tx_ring = vsi->tx_rings[qp_idx];
3334 struct i40e_ring *rx_ring = vsi->rx_rings[qp_idx];
41c445ff
JB		 3335
3336 tx_ring->q_vector = q_vector;
cd0b6fa6
AD		 3337 tx_ring->next = q_vector->tx.ring;
3338 q_vector->tx.ring = tx_ring;
41c445ff 3339 q_vector->tx.count++;
cd0b6fa6
AD		 3340
3341 rx_ring->q_vector = q_vector;
3342 rx_ring->next = q_vector->rx.ring;
3343 q_vector->rx.ring = rx_ring;
3344 q_vector->rx.count++;
41c445ff
JB		 3345}
3346
3347/**
3348 * i40e_vsi_map_rings_to_vectors - Maps descriptor rings to vectors
3349 * @vsi: the VSI being configured
3350 *
3351 * This function maps descriptor rings to the queue-specific vectors
3352 * we were allotted through the MSI-X enabling code. Ideally, we'd have
3353 * one vector per queue pair, but on a constrained vector budget, we
3354 * group the queue pairs as "efficiently" as possible.
3355 **/
3356static void i40e_vsi_map_rings_to_vectors(struct i40e_vsi *vsi)
3357{
3358 int qp_remaining = vsi->num_queue_pairs;
3359 int q_vectors = vsi->num_q_vectors;
cd0b6fa6 3360 int num_ringpairs;
41c445ff
JB		 3361 int v_start = 0;
3362 int qp_idx = 0;
3363
3364 /* If we don't have enough vectors for a 1-to-1 mapping, we'll have to
3365 * group them so there are multiple queues per vector.
70114ec4
ASJ		 3366 * It is also important to go through all the vectors available to be
3367 * sure that if we don't use all the vectors, that the remaining vectors
3368 * are cleared. This is especially important when decreasing the
3369 * number of queues in use.
41c445ff 3370 */
70114ec4 3371 for (; v_start < q_vectors; v_start++) {
cd0b6fa6
AD		 3372 struct i40e_q_vector *q_vector = vsi->q_vectors[v_start];
3373
3374 num_ringpairs = DIV_ROUND_UP(qp_remaining, q_vectors - v_start);
3375
3376 q_vector->num_ringpairs = num_ringpairs;
3377
3378 q_vector->rx.count = 0;
3379 q_vector->tx.count = 0;
3380 q_vector->rx.ring = NULL;
3381 q_vector->tx.ring = NULL;
3382
3383 while (num_ringpairs--) {
3384 map_vector_to_qp(vsi, v_start, qp_idx);
3385 qp_idx++;
3386 qp_remaining--;
41c445ff
JB		 3387 }
3388 }
3389}
3390
3391/**
3392 * i40e_vsi_request_irq - Request IRQ from the OS
3393 * @vsi: the VSI being configured
3394 * @basename: name for the vector
3395 **/
3396static int i40e_vsi_request_irq(struct i40e_vsi *vsi, char *basename)
3397{
3398 struct i40e_pf *pf = vsi->back;
3399 int err;
3400
3401 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
3402 err = i40e_vsi_request_irq_msix(vsi, basename);
3403 else if (pf->flags & I40E_FLAG_MSI_ENABLED)
3404 err = request_irq(pf->pdev->irq, i40e_intr, 0,
3405 pf->misc_int_name, pf);
3406 else
3407 err = request_irq(pf->pdev->irq, i40e_intr, IRQF_SHARED,
3408 pf->misc_int_name, pf);
3409
3410 if (err)
3411 dev_info(&pf->pdev->dev, "request_irq failed, Error %d\n", err);
3412
3413 return err;
3414}
3415
3416#ifdef CONFIG_NET_POLL_CONTROLLER
3417/**
3418 * i40e_netpoll - A Polling 'interrupt'handler
3419 * @netdev: network interface device structure
3420 *
3421 * This is used by netconsole to send skbs without having to re-enable
3422 * interrupts. It's not called while the normal interrupt routine is executing.
3423 **/
38e00438
VD		 3424#ifdef I40E_FCOE
3425void i40e_netpoll(struct net_device *netdev)
3426#else
41c445ff 3427static void i40e_netpoll(struct net_device *netdev)
38e00438 3428#endif
41c445ff
JB		 3429{
3430 struct i40e_netdev_priv *np = netdev_priv(netdev);
3431 struct i40e_vsi *vsi = np->vsi;
3432 struct i40e_pf *pf = vsi->back;
3433 int i;
3434
3435 /* if interface is down do nothing */
3436 if (test_bit(__I40E_DOWN, &vsi->state))
3437 return;
3438
3439 pf->flags |= I40E_FLAG_IN_NETPOLL;
3440 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3441 for (i = 0; i < vsi->num_q_vectors; i++)
493fb300 3442 i40e_msix_clean_rings(0, vsi->q_vectors[i]);
41c445ff
JB		 3443 } else {
3444 i40e_intr(pf->pdev->irq, netdev);
3445 }
3446 pf->flags &= ~I40E_FLAG_IN_NETPOLL;
3447}
3448#endif
3449
23527308
NP		 3450/**
3451 * i40e_pf_txq_wait - Wait for a PF's Tx queue to be enabled or disabled
3452 * @pf: the PF being configured
3453 * @pf_q: the PF queue
3454 * @enable: enable or disable state of the queue
3455 *
3456 * This routine will wait for the given Tx queue of the PF to reach the
3457 * enabled or disabled state.
3458 * Returns -ETIMEDOUT in case of failing to reach the requested state after
3459 * multiple retries; else will return 0 in case of success.
3460 **/
3461static int i40e_pf_txq_wait(struct i40e_pf *pf, int pf_q, bool enable)
3462{
3463 int i;
3464 u32 tx_reg;
3465
3466 for (i = 0; i < I40E_QUEUE_WAIT_RETRY_LIMIT; i++) {
3467 tx_reg = rd32(&pf->hw, I40E_QTX_ENA(pf_q));
3468 if (enable == !!(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3469 break;
3470
f98a2006 3471 usleep_range(10, 20);
23527308
NP		 3472 }
3473 if (i >= I40E_QUEUE_WAIT_RETRY_LIMIT)
3474 return -ETIMEDOUT;
3475
3476 return 0;
3477}
3478
41c445ff
JB		 3479/**
3480 * i40e_vsi_control_tx - Start or stop a VSI's rings
3481 * @vsi: the VSI being configured
3482 * @enable: start or stop the rings
3483 **/
3484static int i40e_vsi_control_tx(struct i40e_vsi *vsi, bool enable)
3485{
3486 struct i40e_pf *pf = vsi->back;
3487 struct i40e_hw *hw = &pf->hw;
23527308 3488 int i, j, pf_q, ret = 0;
41c445ff
JB		 3489 u32 tx_reg;
3490
3491 pf_q = vsi->base_queue;
3492 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
351499ab
MJ		 3493
3494 /* warn the TX unit of coming changes */
3495 i40e_pre_tx_queue_cfg(&pf->hw, pf_q, enable);
3496 if (!enable)
f98a2006 3497 usleep_range(10, 20);
351499ab 3498
6c5ef620 3499 for (j = 0; j < 50; j++) {
41c445ff 3500 tx_reg = rd32(hw, I40E_QTX_ENA(pf_q));
6c5ef620
MW		 3501 if (((tx_reg >> I40E_QTX_ENA_QENA_REQ_SHIFT) & 1) ==
3502 ((tx_reg >> I40E_QTX_ENA_QENA_STAT_SHIFT) & 1))
3503 break;
3504 usleep_range(1000, 2000);
3505 }
fda972f6 3506 /* Skip if the queue is already in the requested state */
7c122007 3507 if (enable == !!(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
fda972f6 3508 continue;
41c445ff
JB		 3509
3510 /* turn on/off the queue */
c5c9eb9e
SN		 3511 if (enable) {
3512 wr32(hw, I40E_QTX_HEAD(pf_q), 0);
6c5ef620 3513 tx_reg |= I40E_QTX_ENA_QENA_REQ_MASK;
c5c9eb9e 3514 } else {
41c445ff 3515 tx_reg &= ~I40E_QTX_ENA_QENA_REQ_MASK;
c5c9eb9e 3516 }
41c445ff
JB		 3517
3518 wr32(hw, I40E_QTX_ENA(pf_q), tx_reg);
69129dc3
NP		 3519 /* No waiting for the Tx queue to disable */
3520 if (!enable && test_bit(__I40E_PORT_TX_SUSPENDED, &pf->state))
3521 continue;
41c445ff
JB		 3522
3523 /* wait for the change to finish */
23527308
NP		 3524 ret = i40e_pf_txq_wait(pf, pf_q, enable);
3525 if (ret) {
3526 dev_info(&pf->pdev->dev,
3527 "%s: VSI seid %d Tx ring %d %sable timeout\n",
3528 __func__, vsi->seid, pf_q,
3529 (enable ? "en" : "dis"));
3530 break;
41c445ff
JB		 3531 }
3532 }
3533
7134f9ce
JB		 3534 if (hw->revision_id == 0)
3535 mdelay(50);
23527308
NP		 3536 return ret;
3537}
3538
3539/**
3540 * i40e_pf_rxq_wait - Wait for a PF's Rx queue to be enabled or disabled
3541 * @pf: the PF being configured
3542 * @pf_q: the PF queue
3543 * @enable: enable or disable state of the queue
3544 *
3545 * This routine will wait for the given Rx queue of the PF to reach the
3546 * enabled or disabled state.
3547 * Returns -ETIMEDOUT in case of failing to reach the requested state after
3548 * multiple retries; else will return 0 in case of success.
3549 **/
3550static int i40e_pf_rxq_wait(struct i40e_pf *pf, int pf_q, bool enable)
3551{
3552 int i;
3553 u32 rx_reg;
3554
3555 for (i = 0; i < I40E_QUEUE_WAIT_RETRY_LIMIT; i++) {
3556 rx_reg = rd32(&pf->hw, I40E_QRX_ENA(pf_q));
3557 if (enable == !!(rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3558 break;
3559
f98a2006 3560 usleep_range(10, 20);
23527308
NP		 3561 }
3562 if (i >= I40E_QUEUE_WAIT_RETRY_LIMIT)
3563 return -ETIMEDOUT;
7134f9ce 3564
41c445ff
JB		 3565 return 0;
3566}
3567
3568/**
3569 * i40e_vsi_control_rx - Start or stop a VSI's rings
3570 * @vsi: the VSI being configured
3571 * @enable: start or stop the rings
3572 **/
3573static int i40e_vsi_control_rx(struct i40e_vsi *vsi, bool enable)
3574{
3575 struct i40e_pf *pf = vsi->back;
3576 struct i40e_hw *hw = &pf->hw;
23527308 3577 int i, j, pf_q, ret = 0;
41c445ff
JB		 3578 u32 rx_reg;
3579
3580 pf_q = vsi->base_queue;
3581 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
6c5ef620 3582 for (j = 0; j < 50; j++) {
41c445ff 3583 rx_reg = rd32(hw, I40E_QRX_ENA(pf_q));
6c5ef620
MW		 3584 if (((rx_reg >> I40E_QRX_ENA_QENA_REQ_SHIFT) & 1) ==
3585 ((rx_reg >> I40E_QRX_ENA_QENA_STAT_SHIFT) & 1))
3586 break;
3587 usleep_range(1000, 2000);
3588 }
41c445ff 3589
7c122007
CS		 3590 /* Skip if the queue is already in the requested state */
3591 if (enable == !!(rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3592 continue;
41c445ff
JB		 3593
3594 /* turn on/off the queue */
3595 if (enable)
6c5ef620 3596 rx_reg |= I40E_QRX_ENA_QENA_REQ_MASK;
41c445ff 3597 else
6c5ef620 3598 rx_reg &= ~I40E_QRX_ENA_QENA_REQ_MASK;
41c445ff
JB		 3599 wr32(hw, I40E_QRX_ENA(pf_q), rx_reg);
3600
3601 /* wait for the change to finish */
23527308
NP		 3602 ret = i40e_pf_rxq_wait(pf, pf_q, enable);
3603 if (ret) {
3604 dev_info(&pf->pdev->dev,
3605 "%s: VSI seid %d Rx ring %d %sable timeout\n",
3606 __func__, vsi->seid, pf_q,
3607 (enable ? "en" : "dis"));
3608 break;
41c445ff
JB		 3609 }
3610 }
3611
23527308 3612 return ret;
41c445ff
JB		 3613}
3614
3615/**
3616 * i40e_vsi_control_rings - Start or stop a VSI's rings
3617 * @vsi: the VSI being configured
3618 * @enable: start or stop the rings
3619 **/
fc18eaa0 3620int i40e_vsi_control_rings(struct i40e_vsi *vsi, bool request)
41c445ff 3621{
3b867b28 3622 int ret = 0;
41c445ff
JB		 3623
3624 /* do rx first for enable and last for disable */
3625 if (request) {
3626 ret = i40e_vsi_control_rx(vsi, request);
3627 if (ret)
3628 return ret;
3629 ret = i40e_vsi_control_tx(vsi, request);
3630 } else {
3b867b28
ASJ		 3631 /* Ignore return value, we need to shutdown whatever we can */
3632 i40e_vsi_control_tx(vsi, request);
3633 i40e_vsi_control_rx(vsi, request);
41c445ff
JB		 3634 }
3635
3636 return ret;
3637}
3638
3639/**
3640 * i40e_vsi_free_irq - Free the irq association with the OS
3641 * @vsi: the VSI being configured
3642 **/
3643static void i40e_vsi_free_irq(struct i40e_vsi *vsi)
3644{
3645 struct i40e_pf *pf = vsi->back;
3646 struct i40e_hw *hw = &pf->hw;
3647 int base = vsi->base_vector;
3648 u32 val, qp;
3649 int i;
3650
3651 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3652 if (!vsi->q_vectors)
3653 return;
3654
63741846
SN		 3655 if (!vsi->irqs_ready)
3656 return;
3657
3658 vsi->irqs_ready = false;
41c445ff
JB		 3659 for (i = 0; i < vsi->num_q_vectors; i++) {
3660 u16 vector = i + base;
3661
3662 /* free only the irqs that were actually requested */
78681b1f
SN		 3663 if (!vsi->q_vectors[i] ||
3664 !vsi->q_vectors[i]->num_ringpairs)
41c445ff
JB		 3665 continue;
3666
3667 /* clear the affinity_mask in the IRQ descriptor */
3668 irq_set_affinity_hint(pf->msix_entries[vector].vector,
3669 NULL);
3670 free_irq(pf->msix_entries[vector].vector,
493fb300 3671 vsi->q_vectors[i]);
41c445ff
JB		 3672
3673 /* Tear down the interrupt queue link list
3674 *
3675 * We know that they come in pairs and always
3676 * the Rx first, then the Tx. To clear the
3677 * link list, stick the EOL value into the
3678 * next_q field of the registers.
3679 */
3680 val = rd32(hw, I40E_PFINT_LNKLSTN(vector - 1));
3681 qp = (val & I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK)
3682 >> I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3683 val |= I40E_QUEUE_END_OF_LIST
3684 << I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3685 wr32(hw, I40E_PFINT_LNKLSTN(vector - 1), val);
3686
3687 while (qp != I40E_QUEUE_END_OF_LIST) {
3688 u32 next;
3689
3690 val = rd32(hw, I40E_QINT_RQCTL(qp));
3691
3692 val &= ~(I40E_QINT_RQCTL_MSIX_INDX_MASK |
3693 I40E_QINT_RQCTL_MSIX0_INDX_MASK |
3694 I40E_QINT_RQCTL_CAUSE_ENA_MASK |
3695 I40E_QINT_RQCTL_INTEVENT_MASK);
3696
3697 val |= (I40E_QINT_RQCTL_ITR_INDX_MASK |
3698 I40E_QINT_RQCTL_NEXTQ_INDX_MASK);
3699
3700 wr32(hw, I40E_QINT_RQCTL(qp), val);
3701
3702 val = rd32(hw, I40E_QINT_TQCTL(qp));
3703
3704 next = (val & I40E_QINT_TQCTL_NEXTQ_INDX_MASK)
3705 >> I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT;
3706
3707 val &= ~(I40E_QINT_TQCTL_MSIX_INDX_MASK |
3708 I40E_QINT_TQCTL_MSIX0_INDX_MASK |
3709 I40E_QINT_TQCTL_CAUSE_ENA_MASK |
3710 I40E_QINT_TQCTL_INTEVENT_MASK);
3711
3712 val |= (I40E_QINT_TQCTL_ITR_INDX_MASK |
3713 I40E_QINT_TQCTL_NEXTQ_INDX_MASK);
3714
3715 wr32(hw, I40E_QINT_TQCTL(qp), val);
3716 qp = next;
3717 }
3718 }
3719 } else {
3720 free_irq(pf->pdev->irq, pf);
3721
3722 val = rd32(hw, I40E_PFINT_LNKLST0);
3723 qp = (val & I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK)
3724 >> I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3725 val |= I40E_QUEUE_END_OF_LIST
3726 << I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT;
3727 wr32(hw, I40E_PFINT_LNKLST0, val);
3728
3729 val = rd32(hw, I40E_QINT_RQCTL(qp));
3730 val &= ~(I40E_QINT_RQCTL_MSIX_INDX_MASK |
3731 I40E_QINT_RQCTL_MSIX0_INDX_MASK |
3732 I40E_QINT_RQCTL_CAUSE_ENA_MASK |
3733 I40E_QINT_RQCTL_INTEVENT_MASK);
3734
3735 val |= (I40E_QINT_RQCTL_ITR_INDX_MASK |
3736 I40E_QINT_RQCTL_NEXTQ_INDX_MASK);
3737
3738 wr32(hw, I40E_QINT_RQCTL(qp), val);
3739
3740 val = rd32(hw, I40E_QINT_TQCTL(qp));
3741
3742 val &= ~(I40E_QINT_TQCTL_MSIX_INDX_MASK |
3743 I40E_QINT_TQCTL_MSIX0_INDX_MASK |
3744 I40E_QINT_TQCTL_CAUSE_ENA_MASK |
3745 I40E_QINT_TQCTL_INTEVENT_MASK);
3746
3747 val |= (I40E_QINT_TQCTL_ITR_INDX_MASK |
3748 I40E_QINT_TQCTL_NEXTQ_INDX_MASK);
3749
3750 wr32(hw, I40E_QINT_TQCTL(qp), val);
3751 }
3752}
3753
493fb300
AD		 3754/**
3755 * i40e_free_q_vector - Free memory allocated for specific interrupt vector
3756 * @vsi: the VSI being configured
3757 * @v_idx: Index of vector to be freed
3758 *
3759 * This function frees the memory allocated to the q_vector. In addition if
3760 * NAPI is enabled it will delete any references to the NAPI struct prior
3761 * to freeing the q_vector.
3762 **/
3763static void i40e_free_q_vector(struct i40e_vsi *vsi, int v_idx)
3764{
3765 struct i40e_q_vector *q_vector = vsi->q_vectors[v_idx];
cd0b6fa6 3766 struct i40e_ring *ring;
493fb300
AD		 3767
3768 if (!q_vector)
3769 return;
3770
3771 /* disassociate q_vector from rings */
cd0b6fa6
AD		 3772 i40e_for_each_ring(ring, q_vector->tx)
3773 ring->q_vector = NULL;
3774
3775 i40e_for_each_ring(ring, q_vector->rx)
3776 ring->q_vector = NULL;
493fb300
AD		 3777
3778 /* only VSI w/ an associated netdev is set up w/ NAPI */
3779 if (vsi->netdev)
3780 netif_napi_del(&q_vector->napi);
3781
3782 vsi->q_vectors[v_idx] = NULL;
3783
3784 kfree_rcu(q_vector, rcu);
3785}
3786
41c445ff
JB		 3787/**
3788 * i40e_vsi_free_q_vectors - Free memory allocated for interrupt vectors
3789 * @vsi: the VSI being un-configured
3790 *
3791 * This frees the memory allocated to the q_vectors and
3792 * deletes references to the NAPI struct.
3793 **/
3794static void i40e_vsi_free_q_vectors(struct i40e_vsi *vsi)
3795{
3796 int v_idx;
3797
493fb300
AD		 3798 for (v_idx = 0; v_idx < vsi->num_q_vectors; v_idx++)
3799 i40e_free_q_vector(vsi, v_idx);
41c445ff
JB		 3800}
3801
3802/**
3803 * i40e_reset_interrupt_capability - Disable interrupt setup in OS
3804 * @pf: board private structure
3805 **/
3806static void i40e_reset_interrupt_capability(struct i40e_pf *pf)
3807{
3808 /* If we're in Legacy mode, the interrupt was cleaned in vsi_close */
3809 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3810 pci_disable_msix(pf->pdev);
3811 kfree(pf->msix_entries);
3812 pf->msix_entries = NULL;
3813 } else if (pf->flags & I40E_FLAG_MSI_ENABLED) {
3814 pci_disable_msi(pf->pdev);
3815 }
3816 pf->flags &= ~(I40E_FLAG_MSIX_ENABLED | I40E_FLAG_MSI_ENABLED);
3817}
3818
3819/**
3820 * i40e_clear_interrupt_scheme - Clear the current interrupt scheme settings
3821 * @pf: board private structure
3822 *
3823 * We go through and clear interrupt specific resources and reset the structure
3824 * to pre-load conditions
3825 **/
3826static void i40e_clear_interrupt_scheme(struct i40e_pf *pf)
3827{
3828 int i;
3829
3830 i40e_put_lump(pf->irq_pile, 0, I40E_PILE_VALID_BIT-1);
505682cd 3831 for (i = 0; i < pf->num_alloc_vsi; i++)
41c445ff
JB		 3832 if (pf->vsi[i])
3833 i40e_vsi_free_q_vectors(pf->vsi[i]);
3834 i40e_reset_interrupt_capability(pf);
3835}
3836
3837/**
3838 * i40e_napi_enable_all - Enable NAPI for all q_vectors in the VSI
3839 * @vsi: the VSI being configured
3840 **/
3841static void i40e_napi_enable_all(struct i40e_vsi *vsi)
3842{
3843 int q_idx;
3844
3845 if (!vsi->netdev)
3846 return;
3847
3848 for (q_idx = 0; q_idx < vsi->num_q_vectors; q_idx++)
493fb300 3849 napi_enable(&vsi->q_vectors[q_idx]->napi);
41c445ff
JB		 3850}
3851
3852/**
3853 * i40e_napi_disable_all - Disable NAPI for all q_vectors in the VSI
3854 * @vsi: the VSI being configured
3855 **/
3856static void i40e_napi_disable_all(struct i40e_vsi *vsi)
3857{
3858 int q_idx;
3859
3860 if (!vsi->netdev)
3861 return;
3862
3863 for (q_idx = 0; q_idx < vsi->num_q_vectors; q_idx++)
493fb300 3864 napi_disable(&vsi->q_vectors[q_idx]->napi);
41c445ff
JB		 3865}
3866
90ef8d47
SN		 3867/**
3868 * i40e_vsi_close - Shut down a VSI
3869 * @vsi: the vsi to be quelled
3870 **/
3871static void i40e_vsi_close(struct i40e_vsi *vsi)
3872{
3873 if (!test_and_set_bit(__I40E_DOWN, &vsi->state))
3874 i40e_down(vsi);
3875 i40e_vsi_free_irq(vsi);
3876 i40e_vsi_free_tx_resources(vsi);
3877 i40e_vsi_free_rx_resources(vsi);
3878}
3879
41c445ff
JB		 3880/**
3881 * i40e_quiesce_vsi - Pause a given VSI
3882 * @vsi: the VSI being paused
3883 **/
3884static void i40e_quiesce_vsi(struct i40e_vsi *vsi)
3885{
3886 if (test_bit(__I40E_DOWN, &vsi->state))
3887 return;
3888
d341b7a5
NP		 3889 /* No need to disable FCoE VSI when Tx suspended */
3890 if ((test_bit(__I40E_PORT_TX_SUSPENDED, &vsi->back->state)) &&
3891 vsi->type == I40E_VSI_FCOE) {
3892 dev_dbg(&vsi->back->pdev->dev,
3893 "%s: VSI seid %d skipping FCoE VSI disable\n",
3894 __func__, vsi->seid);
3895 return;
3896 }
3897
41c445ff
JB		 3898 set_bit(__I40E_NEEDS_RESTART, &vsi->state);
3899 if (vsi->netdev && netif_running(vsi->netdev)) {
3900 vsi->netdev->netdev_ops->ndo_stop(vsi->netdev);
3901 } else {
90ef8d47 3902 i40e_vsi_close(vsi);
41c445ff
JB		 3903 }
3904}
3905
3906/**
3907 * i40e_unquiesce_vsi - Resume a given VSI
3908 * @vsi: the VSI being resumed
3909 **/
3910static void i40e_unquiesce_vsi(struct i40e_vsi *vsi)
3911{
3912 if (!test_bit(__I40E_NEEDS_RESTART, &vsi->state))
3913 return;
3914
3915 clear_bit(__I40E_NEEDS_RESTART, &vsi->state);
3916 if (vsi->netdev && netif_running(vsi->netdev))
3917 vsi->netdev->netdev_ops->ndo_open(vsi->netdev);
3918 else
8276f757 3919 i40e_vsi_open(vsi); /* this clears the DOWN bit */
41c445ff
JB		 3920}
3921
3922/**
3923 * i40e_pf_quiesce_all_vsi - Pause all VSIs on a PF
3924 * @pf: the PF
3925 **/
3926static void i40e_pf_quiesce_all_vsi(struct i40e_pf *pf)
3927{
3928 int v;
3929
505682cd 3930 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 3931 if (pf->vsi[v])
3932 i40e_quiesce_vsi(pf->vsi[v]);
3933 }
3934}
3935
3936/**
3937 * i40e_pf_unquiesce_all_vsi - Resume all VSIs on a PF
3938 * @pf: the PF
3939 **/
3940static void i40e_pf_unquiesce_all_vsi(struct i40e_pf *pf)
3941{
3942 int v;
3943
505682cd 3944 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 3945 if (pf->vsi[v])
3946 i40e_unquiesce_vsi(pf->vsi[v]);
3947 }
3948}
3949
69129dc3
NP		 3950#ifdef CONFIG_I40E_DCB
3951/**
3952 * i40e_vsi_wait_txq_disabled - Wait for VSI's queues to be disabled
3953 * @vsi: the VSI being configured
3954 *
3955 * This function waits for the given VSI's Tx queues to be disabled.
3956 **/
3957static int i40e_vsi_wait_txq_disabled(struct i40e_vsi *vsi)
3958{
3959 struct i40e_pf *pf = vsi->back;
3960 int i, pf_q, ret;
3961
3962 pf_q = vsi->base_queue;
3963 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
3964 /* Check and wait for the disable status of the queue */
3965 ret = i40e_pf_txq_wait(pf, pf_q, false);
3966 if (ret) {
3967 dev_info(&pf->pdev->dev,
3968 "%s: VSI seid %d Tx ring %d disable timeout\n",
3969 __func__, vsi->seid, pf_q);
3970 return ret;
3971 }
3972 }
3973
3974 return 0;
3975}
3976
3977/**
3978 * i40e_pf_wait_txq_disabled - Wait for all queues of PF VSIs to be disabled
3979 * @pf: the PF
3980 *
3981 * This function waits for the Tx queues to be in disabled state for all the
3982 * VSIs that are managed by this PF.
3983 **/
3984static int i40e_pf_wait_txq_disabled(struct i40e_pf *pf)
3985{
3986 int v, ret = 0;
3987
3988 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
d341b7a5
NP		 3989 /* No need to wait for FCoE VSI queues */
3990 if (pf->vsi[v] && pf->vsi[v]->type != I40E_VSI_FCOE) {
69129dc3
NP		 3991 ret = i40e_vsi_wait_txq_disabled(pf->vsi[v]);
3992 if (ret)
3993 break;
3994 }
3995 }
3996
3997 return ret;
3998}
3999
4000#endif
41c445ff
JB		 4001/**
4002 * i40e_dcb_get_num_tc - Get the number of TCs from DCBx config
4003 * @dcbcfg: the corresponding DCBx configuration structure
4004 *
4005 * Return the number of TCs from given DCBx configuration
4006 **/
4007static u8 i40e_dcb_get_num_tc(struct i40e_dcbx_config *dcbcfg)
4008{
078b5876
JB		 4009 u8 num_tc = 0;
4010 int i;
41c445ff
JB		 4011
4012 /* Scan the ETS Config Priority Table to find
4013 * traffic class enabled for a given priority
4014 * and use the traffic class index to get the
4015 * number of traffic classes enabled
4016 */
4017 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
4018 if (dcbcfg->etscfg.prioritytable[i] > num_tc)
4019 num_tc = dcbcfg->etscfg.prioritytable[i];
4020 }
4021
4022 /* Traffic class index starts from zero so
4023 * increment to return the actual count
4024 */
078b5876 4025 return num_tc + 1;
41c445ff
JB		 4026}
4027
4028/**
4029 * i40e_dcb_get_enabled_tc - Get enabled traffic classes
4030 * @dcbcfg: the corresponding DCBx configuration structure
4031 *
4032 * Query the current DCB configuration and return the number of
4033 * traffic classes enabled from the given DCBX config
4034 **/
4035static u8 i40e_dcb_get_enabled_tc(struct i40e_dcbx_config *dcbcfg)
4036{
4037 u8 num_tc = i40e_dcb_get_num_tc(dcbcfg);
4038 u8 enabled_tc = 1;
4039 u8 i;
4040
4041 for (i = 0; i < num_tc; i++)
4042 enabled_tc |= 1 << i;
4043
4044 return enabled_tc;
4045}
4046
4047/**
4048 * i40e_pf_get_num_tc - Get enabled traffic classes for PF
4049 * @pf: PF being queried
4050 *
4051 * Return number of traffic classes enabled for the given PF
4052 **/
4053static u8 i40e_pf_get_num_tc(struct i40e_pf *pf)
4054{
4055 struct i40e_hw *hw = &pf->hw;
4056 u8 i, enabled_tc;
4057 u8 num_tc = 0;
4058 struct i40e_dcbx_config *dcbcfg = &hw->local_dcbx_config;
4059
4060 /* If DCB is not enabled then always in single TC */
4061 if (!(pf->flags & I40E_FLAG_DCB_ENABLED))
4062 return 1;
4063
4064 /* MFP mode return count of enabled TCs for this PF */
4065 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
4066 enabled_tc = pf->hw.func_caps.enabled_tcmap;
4067 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
4068 if (enabled_tc & (1 << i))
4069 num_tc++;
4070 }
4071 return num_tc;
4072 }
4073
4074 /* SFP mode will be enabled for all TCs on port */
4075 return i40e_dcb_get_num_tc(dcbcfg);
4076}
4077
4078/**
4079 * i40e_pf_get_default_tc - Get bitmap for first enabled TC
4080 * @pf: PF being queried
4081 *
4082 * Return a bitmap for first enabled traffic class for this PF.
4083 **/
4084static u8 i40e_pf_get_default_tc(struct i40e_pf *pf)
4085{
4086 u8 enabled_tc = pf->hw.func_caps.enabled_tcmap;
4087 u8 i = 0;
4088
4089 if (!enabled_tc)
4090 return 0x1; /* TC0 */
4091
4092 /* Find the first enabled TC */
4093 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
4094 if (enabled_tc & (1 << i))
4095 break;
4096 }
4097
4098 return 1 << i;
4099}
4100
4101/**
4102 * i40e_pf_get_pf_tc_map - Get bitmap for enabled traffic classes
4103 * @pf: PF being queried
4104 *
4105 * Return a bitmap for enabled traffic classes for this PF.
4106 **/
4107static u8 i40e_pf_get_tc_map(struct i40e_pf *pf)
4108{
4109 /* If DCB is not enabled for this PF then just return default TC */
4110 if (!(pf->flags & I40E_FLAG_DCB_ENABLED))
4111 return i40e_pf_get_default_tc(pf);
4112
4113 /* MFP mode will have enabled TCs set by FW */
4114 if (pf->flags & I40E_FLAG_MFP_ENABLED)
4115 return pf->hw.func_caps.enabled_tcmap;
4116
4117 /* SFP mode we want PF to be enabled for all TCs */
4118 return i40e_dcb_get_enabled_tc(&pf->hw.local_dcbx_config);
4119}
4120
4121/**
4122 * i40e_vsi_get_bw_info - Query VSI BW Information
4123 * @vsi: the VSI being queried
4124 *
4125 * Returns 0 on success, negative value on failure
4126 **/
4127static int i40e_vsi_get_bw_info(struct i40e_vsi *vsi)
4128{
4129 struct i40e_aqc_query_vsi_ets_sla_config_resp bw_ets_config = {0};
4130 struct i40e_aqc_query_vsi_bw_config_resp bw_config = {0};
4131 struct i40e_pf *pf = vsi->back;
4132 struct i40e_hw *hw = &pf->hw;
dcae29be 4133 i40e_status aq_ret;
41c445ff 4134 u32 tc_bw_max;
41c445ff
JB		 4135 int i;
4136
4137 /* Get the VSI level BW configuration */
dcae29be
JB		 4138 aq_ret = i40e_aq_query_vsi_bw_config(hw, vsi->seid, &bw_config, NULL);
4139 if (aq_ret) {
41c445ff
JB		 4140 dev_info(&pf->pdev->dev,
4141 "couldn't get pf vsi bw config, err %d, aq_err %d\n",
dcae29be
JB		 4142 aq_ret, pf->hw.aq.asq_last_status);
4143 return -EINVAL;
41c445ff
JB		 4144 }
4145
4146 /* Get the VSI level BW configuration per TC */
dcae29be 4147 aq_ret = i40e_aq_query_vsi_ets_sla_config(hw, vsi->seid, &bw_ets_config,
6838b535 4148 NULL);
dcae29be 4149 if (aq_ret) {
41c445ff
JB		 4150 dev_info(&pf->pdev->dev,
4151 "couldn't get pf vsi ets bw config, err %d, aq_err %d\n",
dcae29be
JB		 4152 aq_ret, pf->hw.aq.asq_last_status);
4153 return -EINVAL;
41c445ff
JB		 4154 }
4155
4156 if (bw_config.tc_valid_bits != bw_ets_config.tc_valid_bits) {
4157 dev_info(&pf->pdev->dev,
4158 "Enabled TCs mismatch from querying VSI BW info 0x%08x 0x%08x\n",
4159 bw_config.tc_valid_bits,
4160 bw_ets_config.tc_valid_bits);
4161 /* Still continuing */
4162 }
4163
4164 vsi->bw_limit = le16_to_cpu(bw_config.port_bw_limit);
4165 vsi->bw_max_quanta = bw_config.max_bw;
4166 tc_bw_max = le16_to_cpu(bw_ets_config.tc_bw_max[0]) |
4167 (le16_to_cpu(bw_ets_config.tc_bw_max[1]) << 16);
4168 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
4169 vsi->bw_ets_share_credits[i] = bw_ets_config.share_credits[i];
4170 vsi->bw_ets_limit_credits[i] =
4171 le16_to_cpu(bw_ets_config.credits[i]);
4172 /* 3 bits out of 4 for each TC */
4173 vsi->bw_ets_max_quanta[i] = (u8)((tc_bw_max >> (i*4)) & 0x7);
4174 }
078b5876 4175
dcae29be 4176 return 0;
41c445ff
JB		 4177}
4178
4179/**
4180 * i40e_vsi_configure_bw_alloc - Configure VSI BW allocation per TC
4181 * @vsi: the VSI being configured
4182 * @enabled_tc: TC bitmap
4183 * @bw_credits: BW shared credits per TC
4184 *
4185 * Returns 0 on success, negative value on failure
4186 **/
dcae29be 4187static int i40e_vsi_configure_bw_alloc(struct i40e_vsi *vsi, u8 enabled_tc,
41c445ff
JB		 4188 u8 *bw_share)
4189{
4190 struct i40e_aqc_configure_vsi_tc_bw_data bw_data;
dcae29be
JB		 4191 i40e_status aq_ret;
4192 int i;
41c445ff
JB		 4193
4194 bw_data.tc_valid_bits = enabled_tc;
4195 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
4196 bw_data.tc_bw_credits[i] = bw_share[i];
4197
dcae29be
JB		 4198 aq_ret = i40e_aq_config_vsi_tc_bw(&vsi->back->hw, vsi->seid, &bw_data,
4199 NULL);
4200 if (aq_ret) {
41c445ff 4201 dev_info(&vsi->back->pdev->dev,
69bfb110
JB		 4202 "AQ command Config VSI BW allocation per TC failed = %d\n",
4203 vsi->back->hw.aq.asq_last_status);
dcae29be 4204 return -EINVAL;
41c445ff
JB		 4205 }
4206
4207 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
4208 vsi->info.qs_handle[i] = bw_data.qs_handles[i];
4209
dcae29be 4210 return 0;
41c445ff
JB		 4211}
4212
4213/**
4214 * i40e_vsi_config_netdev_tc - Setup the netdev TC configuration
4215 * @vsi: the VSI being configured
4216 * @enabled_tc: TC map to be enabled
4217 *
4218 **/
4219static void i40e_vsi_config_netdev_tc(struct i40e_vsi *vsi, u8 enabled_tc)
4220{
4221 struct net_device *netdev = vsi->netdev;
4222 struct i40e_pf *pf = vsi->back;
4223 struct i40e_hw *hw = &pf->hw;
4224 u8 netdev_tc = 0;
4225 int i;
4226 struct i40e_dcbx_config *dcbcfg = &hw->local_dcbx_config;
4227
4228 if (!netdev)
4229 return;
4230
4231 if (!enabled_tc) {
4232 netdev_reset_tc(netdev);
4233 return;
4234 }
4235
4236 /* Set up actual enabled TCs on the VSI */
4237 if (netdev_set_num_tc(netdev, vsi->tc_config.numtc))
4238 return;
4239
4240 /* set per TC queues for the VSI */
4241 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
4242 /* Only set TC queues for enabled tcs
4243 *
4244 * e.g. For a VSI that has TC0 and TC3 enabled the
4245 * enabled_tc bitmap would be 0x00001001; the driver
4246 * will set the numtc for netdev as 2 that will be
4247 * referenced by the netdev layer as TC 0 and 1.
4248 */
4249 if (vsi->tc_config.enabled_tc & (1 << i))
4250 netdev_set_tc_queue(netdev,
4251 vsi->tc_config.tc_info[i].netdev_tc,
4252 vsi->tc_config.tc_info[i].qcount,
4253 vsi->tc_config.tc_info[i].qoffset);
4254 }
4255
4256 /* Assign UP2TC map for the VSI */
4257 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
4258 /* Get the actual TC# for the UP */
4259 u8 ets_tc = dcbcfg->etscfg.prioritytable[i];
4260 /* Get the mapped netdev TC# for the UP */
4261 netdev_tc = vsi->tc_config.tc_info[ets_tc].netdev_tc;
4262 netdev_set_prio_tc_map(netdev, i, netdev_tc);
4263 }
4264}
4265
4266/**
4267 * i40e_vsi_update_queue_map - Update our copy of VSi info with new queue map
4268 * @vsi: the VSI being configured
4269 * @ctxt: the ctxt buffer returned from AQ VSI update param command
4270 **/
4271static void i40e_vsi_update_queue_map(struct i40e_vsi *vsi,
4272 struct i40e_vsi_context *ctxt)
4273{
4274 /* copy just the sections touched not the entire info
4275 * since not all sections are valid as returned by
4276 * update vsi params
4277 */
4278 vsi->info.mapping_flags = ctxt->info.mapping_flags;
4279 memcpy(&vsi->info.queue_mapping,
4280 &ctxt->info.queue_mapping, sizeof(vsi->info.queue_mapping));
4281 memcpy(&vsi->info.tc_mapping, ctxt->info.tc_mapping,
4282 sizeof(vsi->info.tc_mapping));
4283}
4284
4285/**
4286 * i40e_vsi_config_tc - Configure VSI Tx Scheduler for given TC map
4287 * @vsi: VSI to be configured
4288 * @enabled_tc: TC bitmap
4289 *
4290 * This configures a particular VSI for TCs that are mapped to the
4291 * given TC bitmap. It uses default bandwidth share for TCs across
4292 * VSIs to configure TC for a particular VSI.
4293 *
4294 * NOTE:
4295 * It is expected that the VSI queues have been quisced before calling
4296 * this function.
4297 **/
4298static int i40e_vsi_config_tc(struct i40e_vsi *vsi, u8 enabled_tc)
4299{
4300 u8 bw_share[I40E_MAX_TRAFFIC_CLASS] = {0};
4301 struct i40e_vsi_context ctxt;
4302 int ret = 0;
4303 int i;
4304
4305 /* Check if enabled_tc is same as existing or new TCs */
4306 if (vsi->tc_config.enabled_tc == enabled_tc)
4307 return ret;
4308
4309 /* Enable ETS TCs with equal BW Share for now across all VSIs */
4310 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
4311 if (enabled_tc & (1 << i))
4312 bw_share[i] = 1;
4313 }
4314
4315 ret = i40e_vsi_configure_bw_alloc(vsi, enabled_tc, bw_share);
4316 if (ret) {
4317 dev_info(&vsi->back->pdev->dev,
4318 "Failed configuring TC map %d for VSI %d\n",
4319 enabled_tc, vsi->seid);
4320 goto out;
4321 }
4322
4323 /* Update Queue Pairs Mapping for currently enabled UPs */
4324 ctxt.seid = vsi->seid;
4325 ctxt.pf_num = vsi->back->hw.pf_id;
4326 ctxt.vf_num = 0;
4327 ctxt.uplink_seid = vsi->uplink_seid;
4328 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
4329 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, false);
4330
4331 /* Update the VSI after updating the VSI queue-mapping information */
4332 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
4333 if (ret) {
4334 dev_info(&vsi->back->pdev->dev,
4335 "update vsi failed, aq_err=%d\n",
4336 vsi->back->hw.aq.asq_last_status);
4337 goto out;
4338 }
4339 /* update the local VSI info with updated queue map */
4340 i40e_vsi_update_queue_map(vsi, &ctxt);
4341 vsi->info.valid_sections = 0;
4342
4343 /* Update current VSI BW information */
4344 ret = i40e_vsi_get_bw_info(vsi);
4345 if (ret) {
4346 dev_info(&vsi->back->pdev->dev,
4347 "Failed updating vsi bw info, aq_err=%d\n",
4348 vsi->back->hw.aq.asq_last_status);
4349 goto out;
4350 }
4351
4352 /* Update the netdev TC setup */
4353 i40e_vsi_config_netdev_tc(vsi, enabled_tc);
4354out:
4355 return ret;
4356}
4357
4e3b35b0
NP		 4358/**
4359 * i40e_veb_config_tc - Configure TCs for given VEB
4360 * @veb: given VEB
4361 * @enabled_tc: TC bitmap
4362 *
4363 * Configures given TC bitmap for VEB (switching) element
4364 **/
4365int i40e_veb_config_tc(struct i40e_veb *veb, u8 enabled_tc)
4366{
4367 struct i40e_aqc_configure_switching_comp_bw_config_data bw_data = {0};
4368 struct i40e_pf *pf = veb->pf;
4369 int ret = 0;
4370 int i;
4371
4372 /* No TCs or already enabled TCs just return */
4373 if (!enabled_tc || veb->enabled_tc == enabled_tc)
4374 return ret;
4375
4376 bw_data.tc_valid_bits = enabled_tc;
4377 /* bw_data.absolute_credits is not set (relative) */
4378
4379 /* Enable ETS TCs with equal BW Share for now */
4380 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
4381 if (enabled_tc & (1 << i))
4382 bw_data.tc_bw_share_credits[i] = 1;
4383 }
4384
4385 ret = i40e_aq_config_switch_comp_bw_config(&pf->hw, veb->seid,
4386 &bw_data, NULL);
4387 if (ret) {
4388 dev_info(&pf->pdev->dev,
4389 "veb bw config failed, aq_err=%d\n",
4390 pf->hw.aq.asq_last_status);
4391 goto out;
4392 }
4393
4394 /* Update the BW information */
4395 ret = i40e_veb_get_bw_info(veb);
4396 if (ret) {
4397 dev_info(&pf->pdev->dev,
4398 "Failed getting veb bw config, aq_err=%d\n",
4399 pf->hw.aq.asq_last_status);
4400 }
4401
4402out:
4403 return ret;
4404}
4405
4406#ifdef CONFIG_I40E_DCB
4407/**
4408 * i40e_dcb_reconfigure - Reconfigure all VEBs and VSIs
4409 * @pf: PF struct
4410 *
4411 * Reconfigure VEB/VSIs on a given PF; it is assumed that
4412 * the caller would've quiesce all the VSIs before calling
4413 * this function
4414 **/
4415static void i40e_dcb_reconfigure(struct i40e_pf *pf)
4416{
4417 u8 tc_map = 0;
4418 int ret;
4419 u8 v;
4420
4421 /* Enable the TCs available on PF to all VEBs */
4422 tc_map = i40e_pf_get_tc_map(pf);
4423 for (v = 0; v < I40E_MAX_VEB; v++) {
4424 if (!pf->veb[v])
4425 continue;
4426 ret = i40e_veb_config_tc(pf->veb[v], tc_map);
4427 if (ret) {
4428 dev_info(&pf->pdev->dev,
4429 "Failed configuring TC for VEB seid=%d\n",
4430 pf->veb[v]->seid);
4431 /* Will try to configure as many components */
4432 }
4433 }
4434
4435 /* Update each VSI */
505682cd 4436 for (v = 0; v < pf->num_alloc_vsi; v++) {
4e3b35b0
NP		 4437 if (!pf->vsi[v])
4438 continue;
4439
4440 /* - Enable all TCs for the LAN VSI
38e00438
VD		 4441#ifdef I40E_FCOE
4442 * - For FCoE VSI only enable the TC configured
4443 * as per the APP TLV
4444#endif
4e3b35b0
NP		 4445 * - For all others keep them at TC0 for now
4446 */
4447 if (v == pf->lan_vsi)
4448 tc_map = i40e_pf_get_tc_map(pf);
4449 else
4450 tc_map = i40e_pf_get_default_tc(pf);
38e00438
VD		 4451#ifdef I40E_FCOE
4452 if (pf->vsi[v]->type == I40E_VSI_FCOE)
4453 tc_map = i40e_get_fcoe_tc_map(pf);
4454#endif /* #ifdef I40E_FCOE */
4e3b35b0
NP		 4455
4456 ret = i40e_vsi_config_tc(pf->vsi[v], tc_map);
4457 if (ret) {
4458 dev_info(&pf->pdev->dev,
4459 "Failed configuring TC for VSI seid=%d\n",
4460 pf->vsi[v]->seid);
4461 /* Will try to configure as many components */
4462 } else {
0672a091
NP		 4463 /* Re-configure VSI vectors based on updated TC map */
4464 i40e_vsi_map_rings_to_vectors(pf->vsi[v]);
4e3b35b0
NP		 4465 if (pf->vsi[v]->netdev)
4466 i40e_dcbnl_set_all(pf->vsi[v]);
4467 }
4468 }
4469}
4470
2fd75f31
NP		 4471/**
4472 * i40e_resume_port_tx - Resume port Tx
4473 * @pf: PF struct
4474 *
4475 * Resume a port's Tx and issue a PF reset in case of failure to
4476 * resume.
4477 **/
4478static int i40e_resume_port_tx(struct i40e_pf *pf)
4479{
4480 struct i40e_hw *hw = &pf->hw;
4481 int ret;
4482
4483 ret = i40e_aq_resume_port_tx(hw, NULL);
4484 if (ret) {
4485 dev_info(&pf->pdev->dev,
4486 "AQ command Resume Port Tx failed = %d\n",
4487 pf->hw.aq.asq_last_status);
4488 /* Schedule PF reset to recover */
4489 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
4490 i40e_service_event_schedule(pf);
4491 }
4492
4493 return ret;
4494}
4495
4e3b35b0
NP		 4496/**
4497 * i40e_init_pf_dcb - Initialize DCB configuration
4498 * @pf: PF being configured
4499 *
4500 * Query the current DCB configuration and cache it
4501 * in the hardware structure
4502 **/
4503static int i40e_init_pf_dcb(struct i40e_pf *pf)
4504{
4505 struct i40e_hw *hw = &pf->hw;
4506 int err = 0;
4507
4508 if (pf->hw.func_caps.npar_enable)
4509 goto out;
4510
4511 /* Get the initial DCB configuration */
4512 err = i40e_init_dcb(hw);
4513 if (!err) {
4514 /* Device/Function is not DCBX capable */
4515 if ((!hw->func_caps.dcb) ||
4516 (hw->dcbx_status == I40E_DCBX_STATUS_DISABLED)) {
4517 dev_info(&pf->pdev->dev,
4518 "DCBX offload is not supported or is disabled for this PF.\n");
4519
4520 if (pf->flags & I40E_FLAG_MFP_ENABLED)
4521 goto out;
4522
4523 } else {
4524 /* When status is not DISABLED then DCBX in FW */
4525 pf->dcbx_cap = DCB_CAP_DCBX_LLD_MANAGED |
4526 DCB_CAP_DCBX_VER_IEEE;
4d9b6043
NP		 4527
4528 pf->flags |= I40E_FLAG_DCB_CAPABLE;
4529 /* Enable DCB tagging only when more than one TC */
4530 if (i40e_dcb_get_num_tc(&hw->local_dcbx_config) > 1)
4531 pf->flags |= I40E_FLAG_DCB_ENABLED;
9fa61dd2
NP		 4532 dev_dbg(&pf->pdev->dev,
4533 "DCBX offload is supported for this PF.\n");
4e3b35b0 4534 }
014269ff
NP		 4535 } else {
4536 dev_info(&pf->pdev->dev, "AQ Querying DCB configuration failed: %d\n",
4537 pf->hw.aq.asq_last_status);
4e3b35b0
NP		 4538 }
4539
4540out:
4541 return err;
4542}
4543#endif /* CONFIG_I40E_DCB */
cf05ed08
JB		 4544#define SPEED_SIZE 14
4545#define FC_SIZE 8
4546/**
4547 * i40e_print_link_message - print link up or down
4548 * @vsi: the VSI for which link needs a message
4549 */
4550static void i40e_print_link_message(struct i40e_vsi *vsi, bool isup)
4551{
4552 char speed[SPEED_SIZE] = "Unknown";
4553 char fc[FC_SIZE] = "RX/TX";
4554
4555 if (!isup) {
4556 netdev_info(vsi->netdev, "NIC Link is Down\n");
4557 return;
4558 }
4559
148c2d80
GR		 4560 /* Warn user if link speed on NPAR enabled partition is not at
4561 * least 10GB
4562 */
4563 if (vsi->back->hw.func_caps.npar_enable &&
4564 (vsi->back->hw.phy.link_info.link_speed == I40E_LINK_SPEED_1GB ||
4565 vsi->back->hw.phy.link_info.link_speed == I40E_LINK_SPEED_100MB))
4566 netdev_warn(vsi->netdev,
4567 "The partition detected link speed that is less than 10Gbps\n");
4568
cf05ed08
JB		 4569 switch (vsi->back->hw.phy.link_info.link_speed) {
4570 case I40E_LINK_SPEED_40GB:
35a7d804 4571 strlcpy(speed, "40 Gbps", SPEED_SIZE);
cf05ed08
JB		 4572 break;
4573 case I40E_LINK_SPEED_10GB:
35a7d804 4574 strlcpy(speed, "10 Gbps", SPEED_SIZE);
cf05ed08
JB		 4575 break;
4576 case I40E_LINK_SPEED_1GB:
35a7d804 4577 strlcpy(speed, "1000 Mbps", SPEED_SIZE);
cf05ed08 4578 break;
5960d33f
MW		 4579 case I40E_LINK_SPEED_100MB:
4580 strncpy(speed, "100 Mbps", SPEED_SIZE);
4581 break;
cf05ed08
JB		 4582 default:
4583 break;
4584 }
4585
4586 switch (vsi->back->hw.fc.current_mode) {
4587 case I40E_FC_FULL:
35a7d804 4588 strlcpy(fc, "RX/TX", FC_SIZE);
cf05ed08
JB		 4589 break;
4590 case I40E_FC_TX_PAUSE:
35a7d804 4591 strlcpy(fc, "TX", FC_SIZE);
cf05ed08
JB		 4592 break;
4593 case I40E_FC_RX_PAUSE:
35a7d804 4594 strlcpy(fc, "RX", FC_SIZE);
cf05ed08
JB		 4595 break;
4596 default:
35a7d804 4597 strlcpy(fc, "None", FC_SIZE);
cf05ed08
JB		 4598 break;
4599 }
4600
4601 netdev_info(vsi->netdev, "NIC Link is Up %s Full Duplex, Flow Control: %s\n",
4602 speed, fc);
4603}
4e3b35b0 4604
41c445ff
JB		 4605/**
4606 * i40e_up_complete - Finish the last steps of bringing up a connection
4607 * @vsi: the VSI being configured
4608 **/
4609static int i40e_up_complete(struct i40e_vsi *vsi)
4610{
4611 struct i40e_pf *pf = vsi->back;
4612 int err;
4613
4614 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
4615 i40e_vsi_configure_msix(vsi);
4616 else
4617 i40e_configure_msi_and_legacy(vsi);
4618
4619 /* start rings */
4620 err = i40e_vsi_control_rings(vsi, true);
4621 if (err)
4622 return err;
4623
4624 clear_bit(__I40E_DOWN, &vsi->state);
4625 i40e_napi_enable_all(vsi);
4626 i40e_vsi_enable_irq(vsi);
4627
4628 if ((pf->hw.phy.link_info.link_info & I40E_AQ_LINK_UP) &&
4629 (vsi->netdev)) {
cf05ed08 4630 i40e_print_link_message(vsi, true);
41c445ff
JB		 4631 netif_tx_start_all_queues(vsi->netdev);
4632 netif_carrier_on(vsi->netdev);
6d779b41 4633 } else if (vsi->netdev) {
cf05ed08 4634 i40e_print_link_message(vsi, false);
7b592f61
CW		 4635 /* need to check for qualified module here*/
4636 if ((pf->hw.phy.link_info.link_info &
4637 I40E_AQ_MEDIA_AVAILABLE) &&
4638 (!(pf->hw.phy.link_info.an_info &
4639 I40E_AQ_QUALIFIED_MODULE)))
4640 netdev_err(vsi->netdev,
4641 "the driver failed to link because an unqualified module was detected.");
41c445ff 4642 }
ca64fa4e
ASJ		 4643
4644 /* replay FDIR SB filters */
1e1be8f6
ASJ		 4645 if (vsi->type == I40E_VSI_FDIR) {
4646 /* reset fd counters */
4647 pf->fd_add_err = pf->fd_atr_cnt = 0;
4648 if (pf->fd_tcp_rule > 0) {
4649 pf->flags &= ~I40E_FLAG_FD_ATR_ENABLED;
4650 dev_info(&pf->pdev->dev, "Forcing ATR off, sideband rules for TCP/IPv4 exist\n");
4651 pf->fd_tcp_rule = 0;
4652 }
ca64fa4e 4653 i40e_fdir_filter_restore(vsi);
1e1be8f6 4654 }
41c445ff
JB		 4655 i40e_service_event_schedule(pf);
4656
4657 return 0;
4658}
4659
4660/**
4661 * i40e_vsi_reinit_locked - Reset the VSI
4662 * @vsi: the VSI being configured
4663 *
4664 * Rebuild the ring structs after some configuration
4665 * has changed, e.g. MTU size.
4666 **/
4667static void i40e_vsi_reinit_locked(struct i40e_vsi *vsi)
4668{
4669 struct i40e_pf *pf = vsi->back;
4670
4671 WARN_ON(in_interrupt());
4672 while (test_and_set_bit(__I40E_CONFIG_BUSY, &pf->state))
4673 usleep_range(1000, 2000);
4674 i40e_down(vsi);
4675
4676 /* Give a VF some time to respond to the reset. The
4677 * two second wait is based upon the watchdog cycle in
4678 * the VF driver.
4679 */
4680 if (vsi->type == I40E_VSI_SRIOV)
4681 msleep(2000);
4682 i40e_up(vsi);
4683 clear_bit(__I40E_CONFIG_BUSY, &pf->state);
4684}
4685
4686/**
4687 * i40e_up - Bring the connection back up after being down
4688 * @vsi: the VSI being configured
4689 **/
4690int i40e_up(struct i40e_vsi *vsi)
4691{
4692 int err;
4693
4694 err = i40e_vsi_configure(vsi);
4695 if (!err)
4696 err = i40e_up_complete(vsi);
4697
4698 return err;
4699}
4700
4701/**
4702 * i40e_down - Shutdown the connection processing
4703 * @vsi: the VSI being stopped
4704 **/
4705void i40e_down(struct i40e_vsi *vsi)
4706{
4707 int i;
4708
4709 /* It is assumed that the caller of this function
4710 * sets the vsi->state __I40E_DOWN bit.
4711 */
4712 if (vsi->netdev) {
4713 netif_carrier_off(vsi->netdev);
4714 netif_tx_disable(vsi->netdev);
4715 }
4716 i40e_vsi_disable_irq(vsi);
4717 i40e_vsi_control_rings(vsi, false);
4718 i40e_napi_disable_all(vsi);
4719
4720 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 4721 i40e_clean_tx_ring(vsi->tx_rings[i]);
4722 i40e_clean_rx_ring(vsi->rx_rings[i]);
41c445ff
JB		 4723 }
4724}
4725
4726/**
4727 * i40e_setup_tc - configure multiple traffic classes
4728 * @netdev: net device to configure
4729 * @tc: number of traffic classes to enable
4730 **/
38e00438
VD		 4731#ifdef I40E_FCOE
4732int i40e_setup_tc(struct net_device *netdev, u8 tc)
4733#else
41c445ff 4734static int i40e_setup_tc(struct net_device *netdev, u8 tc)
38e00438 4735#endif
41c445ff
JB		 4736{
4737 struct i40e_netdev_priv *np = netdev_priv(netdev);
4738 struct i40e_vsi *vsi = np->vsi;
4739 struct i40e_pf *pf = vsi->back;
4740 u8 enabled_tc = 0;
4741 int ret = -EINVAL;
4742 int i;
4743
4744 /* Check if DCB enabled to continue */
4745 if (!(pf->flags & I40E_FLAG_DCB_ENABLED)) {
4746 netdev_info(netdev, "DCB is not enabled for adapter\n");
4747 goto exit;
4748 }
4749
4750 /* Check if MFP enabled */
4751 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
4752 netdev_info(netdev, "Configuring TC not supported in MFP mode\n");
4753 goto exit;
4754 }
4755
4756 /* Check whether tc count is within enabled limit */
4757 if (tc > i40e_pf_get_num_tc(pf)) {
4758 netdev_info(netdev, "TC count greater than enabled on link for adapter\n");
4759 goto exit;
4760 }
4761
4762 /* Generate TC map for number of tc requested */
4763 for (i = 0; i < tc; i++)
4764 enabled_tc |= (1 << i);
4765
4766 /* Requesting same TC configuration as already enabled */
4767 if (enabled_tc == vsi->tc_config.enabled_tc)
4768 return 0;
4769
4770 /* Quiesce VSI queues */
4771 i40e_quiesce_vsi(vsi);
4772
4773 /* Configure VSI for enabled TCs */
4774 ret = i40e_vsi_config_tc(vsi, enabled_tc);
4775 if (ret) {
4776 netdev_info(netdev, "Failed configuring TC for VSI seid=%d\n",
4777 vsi->seid);
4778 goto exit;
4779 }
4780
4781 /* Unquiesce VSI */
4782 i40e_unquiesce_vsi(vsi);
4783
4784exit:
4785 return ret;
4786}
4787
4788/**
4789 * i40e_open - Called when a network interface is made active
4790 * @netdev: network interface device structure
4791 *
4792 * The open entry point is called when a network interface is made
4793 * active by the system (IFF_UP). At this point all resources needed
4794 * for transmit and receive operations are allocated, the interrupt
4795 * handler is registered with the OS, the netdev watchdog subtask is
4796 * enabled, and the stack is notified that the interface is ready.
4797 *
4798 * Returns 0 on success, negative value on failure
4799 **/
38e00438
VD		 4800#ifdef I40E_FCOE
4801int i40e_open(struct net_device *netdev)
4802#else
41c445ff 4803static int i40e_open(struct net_device *netdev)
38e00438 4804#endif
41c445ff
JB		 4805{
4806 struct i40e_netdev_priv *np = netdev_priv(netdev);
4807 struct i40e_vsi *vsi = np->vsi;
4808 struct i40e_pf *pf = vsi->back;
41c445ff
JB		 4809 int err;
4810
4eb3f768
SN		 4811 /* disallow open during test or if eeprom is broken */
4812 if (test_bit(__I40E_TESTING, &pf->state) ||
4813 test_bit(__I40E_BAD_EEPROM, &pf->state))
41c445ff
JB		 4814 return -EBUSY;
4815
4816 netif_carrier_off(netdev);
4817
6c167f58
EK		 4818 err = i40e_vsi_open(vsi);
4819 if (err)
4820 return err;
4821
059dab69
JB		 4822 /* configure global TSO hardware offload settings */
4823 wr32(&pf->hw, I40E_GLLAN_TSOMSK_F, be32_to_cpu(TCP_FLAG_PSH |
4824 TCP_FLAG_FIN) >> 16);
4825 wr32(&pf->hw, I40E_GLLAN_TSOMSK_M, be32_to_cpu(TCP_FLAG_PSH |
4826 TCP_FLAG_FIN |
4827 TCP_FLAG_CWR) >> 16);
4828 wr32(&pf->hw, I40E_GLLAN_TSOMSK_L, be32_to_cpu(TCP_FLAG_CWR) >> 16);
4829
6c167f58
EK		 4830#ifdef CONFIG_I40E_VXLAN
4831 vxlan_get_rx_port(netdev);
4832#endif
4833
4834 return 0;
4835}
4836
4837/**
4838 * i40e_vsi_open -
4839 * @vsi: the VSI to open
4840 *
4841 * Finish initialization of the VSI.
4842 *
4843 * Returns 0 on success, negative value on failure
4844 **/
4845int i40e_vsi_open(struct i40e_vsi *vsi)
4846{
4847 struct i40e_pf *pf = vsi->back;
e240f674 4848 char int_name[IFNAMSIZ + 9];
6c167f58
EK		 4849 int err;
4850
41c445ff
JB		 4851 /* allocate descriptors */
4852 err = i40e_vsi_setup_tx_resources(vsi);
4853 if (err)
4854 goto err_setup_tx;
4855 err = i40e_vsi_setup_rx_resources(vsi);
4856 if (err)
4857 goto err_setup_rx;
4858
4859 err = i40e_vsi_configure(vsi);
4860 if (err)
4861 goto err_setup_rx;
4862
c22e3c6c
SN		 4863 if (vsi->netdev) {
4864 snprintf(int_name, sizeof(int_name) - 1, "%s-%s",
4865 dev_driver_string(&pf->pdev->dev), vsi->netdev->name);
4866 err = i40e_vsi_request_irq(vsi, int_name);
4867 if (err)
4868 goto err_setup_rx;
41c445ff 4869
c22e3c6c
SN		 4870 /* Notify the stack of the actual queue counts. */
4871 err = netif_set_real_num_tx_queues(vsi->netdev,
4872 vsi->num_queue_pairs);
4873 if (err)
4874 goto err_set_queues;
25946ddb 4875
c22e3c6c
SN		 4876 err = netif_set_real_num_rx_queues(vsi->netdev,
4877 vsi->num_queue_pairs);
4878 if (err)
4879 goto err_set_queues;
8a9eb7d3
SN		 4880
4881 } else if (vsi->type == I40E_VSI_FDIR) {
e240f674 4882 snprintf(int_name, sizeof(int_name) - 1, "%s-%s:fdir",
b2008cbf
CW		 4883 dev_driver_string(&pf->pdev->dev),
4884 dev_name(&pf->pdev->dev));
8a9eb7d3 4885 err = i40e_vsi_request_irq(vsi, int_name);
b2008cbf 4886
c22e3c6c 4887 } else {
ce9ccb17 4888 err = -EINVAL;
6c167f58
EK		 4889 goto err_setup_rx;
4890 }
25946ddb 4891
41c445ff
JB		 4892 err = i40e_up_complete(vsi);
4893 if (err)
4894 goto err_up_complete;
4895
41c445ff
JB		 4896 return 0;
4897
4898err_up_complete:
4899 i40e_down(vsi);
25946ddb 4900err_set_queues:
41c445ff
JB		 4901 i40e_vsi_free_irq(vsi);
4902err_setup_rx:
4903 i40e_vsi_free_rx_resources(vsi);
4904err_setup_tx:
4905 i40e_vsi_free_tx_resources(vsi);
4906 if (vsi == pf->vsi[pf->lan_vsi])
4907 i40e_do_reset(pf, (1 << __I40E_PF_RESET_REQUESTED));
4908
4909 return err;
4910}
4911
17a73f6b
JG		 4912/**
4913 * i40e_fdir_filter_exit - Cleans up the Flow Director accounting
4914 * @pf: Pointer to pf
4915 *
4916 * This function destroys the hlist where all the Flow Director
4917 * filters were saved.
4918 **/
4919static void i40e_fdir_filter_exit(struct i40e_pf *pf)
4920{
4921 struct i40e_fdir_filter *filter;
4922 struct hlist_node *node2;
4923
4924 hlist_for_each_entry_safe(filter, node2,
4925 &pf->fdir_filter_list, fdir_node) {
4926 hlist_del(&filter->fdir_node);
4927 kfree(filter);
4928 }
4929 pf->fdir_pf_active_filters = 0;
4930}
4931
41c445ff
JB		 4932/**
4933 * i40e_close - Disables a network interface
4934 * @netdev: network interface device structure
4935 *
4936 * The close entry point is called when an interface is de-activated
4937 * by the OS. The hardware is still under the driver's control, but
4938 * this netdev interface is disabled.
4939 *
4940 * Returns 0, this is not allowed to fail
4941 **/
38e00438
VD		 4942#ifdef I40E_FCOE
4943int i40e_close(struct net_device *netdev)
4944#else
41c445ff 4945static int i40e_close(struct net_device *netdev)
38e00438 4946#endif
41c445ff
JB		 4947{
4948 struct i40e_netdev_priv *np = netdev_priv(netdev);
4949 struct i40e_vsi *vsi = np->vsi;
4950
90ef8d47 4951 i40e_vsi_close(vsi);
41c445ff
JB		 4952
4953 return 0;
4954}
4955
4956/**
4957 * i40e_do_reset - Start a PF or Core Reset sequence
4958 * @pf: board private structure
4959 * @reset_flags: which reset is requested
4960 *
4961 * The essential difference in resets is that the PF Reset
4962 * doesn't clear the packet buffers, doesn't reset the PE
4963 * firmware, and doesn't bother the other PFs on the chip.
4964 **/
4965void i40e_do_reset(struct i40e_pf *pf, u32 reset_flags)
4966{
4967 u32 val;
4968
4969 WARN_ON(in_interrupt());
4970
263fc48f
MW		 4971 if (i40e_check_asq_alive(&pf->hw))
4972 i40e_vc_notify_reset(pf);
4973
41c445ff
JB		 4974 /* do the biggest reset indicated */
4975 if (reset_flags & (1 << __I40E_GLOBAL_RESET_REQUESTED)) {
4976
4977 /* Request a Global Reset
4978 *
4979 * This will start the chip's countdown to the actual full
4980 * chip reset event, and a warning interrupt to be sent
4981 * to all PFs, including the requestor. Our handler
4982 * for the warning interrupt will deal with the shutdown
4983 * and recovery of the switch setup.
4984 */
69bfb110 4985 dev_dbg(&pf->pdev->dev, "GlobalR requested\n");
41c445ff
JB		 4986 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
4987 val |= I40E_GLGEN_RTRIG_GLOBR_MASK;
4988 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
4989
4990 } else if (reset_flags & (1 << __I40E_CORE_RESET_REQUESTED)) {
4991
4992 /* Request a Core Reset
4993 *
4994 * Same as Global Reset, except does *not* include the MAC/PHY
4995 */
69bfb110 4996 dev_dbg(&pf->pdev->dev, "CoreR requested\n");
41c445ff
JB		 4997 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
4998 val |= I40E_GLGEN_RTRIG_CORER_MASK;
4999 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
5000 i40e_flush(&pf->hw);
5001
7823fe34
SN		 5002 } else if (reset_flags & (1 << __I40E_EMP_RESET_REQUESTED)) {
5003
5004 /* Request a Firmware Reset
5005 *
5006 * Same as Global reset, plus restarting the
5007 * embedded firmware engine.
5008 */
5009 /* enable EMP Reset */
5010 val = rd32(&pf->hw, I40E_GLGEN_RSTENA_EMP);
5011 val |= I40E_GLGEN_RSTENA_EMP_EMP_RST_ENA_MASK;
5012 wr32(&pf->hw, I40E_GLGEN_RSTENA_EMP, val);
5013
5014 /* force the reset */
5015 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
5016 val |= I40E_GLGEN_RTRIG_EMPFWR_MASK;
5017 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
5018 i40e_flush(&pf->hw);
5019
41c445ff
JB		 5020 } else if (reset_flags & (1 << __I40E_PF_RESET_REQUESTED)) {
5021
5022 /* Request a PF Reset
5023 *
5024 * Resets only the PF-specific registers
5025 *
5026 * This goes directly to the tear-down and rebuild of
5027 * the switch, since we need to do all the recovery as
5028 * for the Core Reset.
5029 */
69bfb110 5030 dev_dbg(&pf->pdev->dev, "PFR requested\n");
41c445ff
JB		 5031 i40e_handle_reset_warning(pf);
5032
5033 } else if (reset_flags & (1 << __I40E_REINIT_REQUESTED)) {
5034 int v;
5035
5036 /* Find the VSI(s) that requested a re-init */
5037 dev_info(&pf->pdev->dev,
5038 "VSI reinit requested\n");
505682cd 5039 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 5040 struct i40e_vsi *vsi = pf->vsi[v];
5041 if (vsi != NULL &&
5042 test_bit(__I40E_REINIT_REQUESTED, &vsi->state)) {
5043 i40e_vsi_reinit_locked(pf->vsi[v]);
5044 clear_bit(__I40E_REINIT_REQUESTED, &vsi->state);
5045 }
5046 }
5047
b5d06f05
NP		 5048 /* no further action needed, so return now */
5049 return;
5050 } else if (reset_flags & (1 << __I40E_DOWN_REQUESTED)) {
5051 int v;
5052
5053 /* Find the VSI(s) that needs to be brought down */
5054 dev_info(&pf->pdev->dev, "VSI down requested\n");
5055 for (v = 0; v < pf->num_alloc_vsi; v++) {
5056 struct i40e_vsi *vsi = pf->vsi[v];
5057 if (vsi != NULL &&
5058 test_bit(__I40E_DOWN_REQUESTED, &vsi->state)) {
5059 set_bit(__I40E_DOWN, &vsi->state);
5060 i40e_down(vsi);
5061 clear_bit(__I40E_DOWN_REQUESTED, &vsi->state);
5062 }
5063 }
5064
41c445ff
JB		 5065 /* no further action needed, so return now */
5066 return;
5067 } else {
5068 dev_info(&pf->pdev->dev,
5069 "bad reset request 0x%08x\n", reset_flags);
5070 return;
5071 }
5072}
5073
4e3b35b0
NP		 5074#ifdef CONFIG_I40E_DCB
5075/**
5076 * i40e_dcb_need_reconfig - Check if DCB needs reconfig
5077 * @pf: board private structure
5078 * @old_cfg: current DCB config
5079 * @new_cfg: new DCB config
5080 **/
5081bool i40e_dcb_need_reconfig(struct i40e_pf *pf,
5082 struct i40e_dcbx_config *old_cfg,
5083 struct i40e_dcbx_config *new_cfg)
5084{
5085 bool need_reconfig = false;
5086
5087 /* Check if ETS configuration has changed */
5088 if (memcmp(&new_cfg->etscfg,
5089 &old_cfg->etscfg,
5090 sizeof(new_cfg->etscfg))) {
5091 /* If Priority Table has changed reconfig is needed */
5092 if (memcmp(&new_cfg->etscfg.prioritytable,
5093 &old_cfg->etscfg.prioritytable,
5094 sizeof(new_cfg->etscfg.prioritytable))) {
5095 need_reconfig = true;
69bfb110 5096 dev_dbg(&pf->pdev->dev, "ETS UP2TC changed.\n");
4e3b35b0
NP		 5097 }
5098
5099 if (memcmp(&new_cfg->etscfg.tcbwtable,
5100 &old_cfg->etscfg.tcbwtable,
5101 sizeof(new_cfg->etscfg.tcbwtable)))
69bfb110 5102 dev_dbg(&pf->pdev->dev, "ETS TC BW Table changed.\n");
4e3b35b0
NP		 5103
5104 if (memcmp(&new_cfg->etscfg.tsatable,
5105 &old_cfg->etscfg.tsatable,
5106 sizeof(new_cfg->etscfg.tsatable)))
69bfb110 5107 dev_dbg(&pf->pdev->dev, "ETS TSA Table changed.\n");
4e3b35b0
NP		 5108 }
5109
5110 /* Check if PFC configuration has changed */
5111 if (memcmp(&new_cfg->pfc,
5112 &old_cfg->pfc,
5113 sizeof(new_cfg->pfc))) {
5114 need_reconfig = true;
69bfb110 5115 dev_dbg(&pf->pdev->dev, "PFC config change detected.\n");
4e3b35b0
NP		 5116 }
5117
5118 /* Check if APP Table has changed */
5119 if (memcmp(&new_cfg->app,
5120 &old_cfg->app,
3d9667a9 5121 sizeof(new_cfg->app))) {
4e3b35b0 5122 need_reconfig = true;
69bfb110 5123 dev_dbg(&pf->pdev->dev, "APP Table change detected.\n");
3d9667a9 5124 }
4e3b35b0 5125
9fa61dd2
NP		 5126 dev_dbg(&pf->pdev->dev, "%s: need_reconfig=%d\n", __func__,
5127 need_reconfig);
4e3b35b0
NP		 5128 return need_reconfig;
5129}
5130
5131/**
5132 * i40e_handle_lldp_event - Handle LLDP Change MIB event
5133 * @pf: board private structure
5134 * @e: event info posted on ARQ
5135 **/
5136static int i40e_handle_lldp_event(struct i40e_pf *pf,
5137 struct i40e_arq_event_info *e)
5138{
5139 struct i40e_aqc_lldp_get_mib *mib =
5140 (struct i40e_aqc_lldp_get_mib *)&e->desc.params.raw;
5141 struct i40e_hw *hw = &pf->hw;
5142 struct i40e_dcbx_config *dcbx_cfg = &hw->local_dcbx_config;
5143 struct i40e_dcbx_config tmp_dcbx_cfg;
5144 bool need_reconfig = false;
5145 int ret = 0;
5146 u8 type;
5147
4d9b6043
NP		 5148 /* Not DCB capable or capability disabled */
5149 if (!(pf->flags & I40E_FLAG_DCB_CAPABLE))
5150 return ret;
5151
4e3b35b0
NP		 5152 /* Ignore if event is not for Nearest Bridge */
5153 type = ((mib->type >> I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT)
5154 & I40E_AQ_LLDP_BRIDGE_TYPE_MASK);
9fa61dd2
NP		 5155 dev_dbg(&pf->pdev->dev,
5156 "%s: LLDP event mib bridge type 0x%x\n", __func__, type);
4e3b35b0
NP		 5157 if (type != I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE)
5158 return ret;
5159
5160 /* Check MIB Type and return if event for Remote MIB update */
5161 type = mib->type & I40E_AQ_LLDP_MIB_TYPE_MASK;
9fa61dd2
NP		 5162 dev_dbg(&pf->pdev->dev,
5163 "%s: LLDP event mib type %s\n", __func__,
5164 type ? "remote" : "local");
4e3b35b0
NP		 5165 if (type == I40E_AQ_LLDP_MIB_REMOTE) {
5166 /* Update the remote cached instance and return */
5167 ret = i40e_aq_get_dcb_config(hw, I40E_AQ_LLDP_MIB_REMOTE,
5168 I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE,
5169 &hw->remote_dcbx_config);
5170 goto exit;
5171 }
5172
4e3b35b0 5173 memset(&tmp_dcbx_cfg, 0, sizeof(tmp_dcbx_cfg));
9fa61dd2
NP		 5174 /* Store the old configuration */
5175 tmp_dcbx_cfg = *dcbx_cfg;
5176
5177 /* Get updated DCBX data from firmware */
5178 ret = i40e_get_dcb_config(&pf->hw);
4e3b35b0 5179 if (ret) {
9fa61dd2 5180 dev_info(&pf->pdev->dev, "Failed querying DCB configuration data from firmware.\n");
4e3b35b0
NP		 5181 goto exit;
5182 }
5183
5184 /* No change detected in DCBX configs */
5185 if (!memcmp(&tmp_dcbx_cfg, dcbx_cfg, sizeof(tmp_dcbx_cfg))) {
69bfb110 5186 dev_dbg(&pf->pdev->dev, "No change detected in DCBX configuration.\n");
4e3b35b0
NP		 5187 goto exit;
5188 }
5189
9fa61dd2 5190 need_reconfig = i40e_dcb_need_reconfig(pf, &tmp_dcbx_cfg, dcbx_cfg);
4e3b35b0 5191
9fa61dd2 5192 i40e_dcbnl_flush_apps(pf, dcbx_cfg);
4e3b35b0
NP		 5193
5194 if (!need_reconfig)
5195 goto exit;
5196
4d9b6043
NP		 5197 /* Enable DCB tagging only when more than one TC */
5198 if (i40e_dcb_get_num_tc(dcbx_cfg) > 1)
5199 pf->flags |= I40E_FLAG_DCB_ENABLED;
5200 else
5201 pf->flags &= ~I40E_FLAG_DCB_ENABLED;
5202
69129dc3 5203 set_bit(__I40E_PORT_TX_SUSPENDED, &pf->state);
4e3b35b0
NP		 5204 /* Reconfiguration needed quiesce all VSIs */
5205 i40e_pf_quiesce_all_vsi(pf);
5206
5207 /* Changes in configuration update VEB/VSI */
5208 i40e_dcb_reconfigure(pf);
5209
2fd75f31
NP		 5210 ret = i40e_resume_port_tx(pf);
5211
69129dc3 5212 clear_bit(__I40E_PORT_TX_SUSPENDED, &pf->state);
2fd75f31 5213 /* In case of error no point in resuming VSIs */
69129dc3
NP		 5214 if (ret)
5215 goto exit;
5216
5217 /* Wait for the PF's Tx queues to be disabled */
5218 ret = i40e_pf_wait_txq_disabled(pf);
2fd75f31
NP		 5219 if (!ret)
5220 i40e_pf_unquiesce_all_vsi(pf);
4e3b35b0
NP		 5221exit:
5222 return ret;
5223}
5224#endif /* CONFIG_I40E_DCB */
5225
23326186
ASJ		 5226/**
5227 * i40e_do_reset_safe - Protected reset path for userland calls.
5228 * @pf: board private structure
5229 * @reset_flags: which reset is requested
5230 *
5231 **/
5232void i40e_do_reset_safe(struct i40e_pf *pf, u32 reset_flags)
5233{
5234 rtnl_lock();
5235 i40e_do_reset(pf, reset_flags);
5236 rtnl_unlock();
5237}
5238
41c445ff
JB		 5239/**
5240 * i40e_handle_lan_overflow_event - Handler for LAN queue overflow event
5241 * @pf: board private structure
5242 * @e: event info posted on ARQ
5243 *
5244 * Handler for LAN Queue Overflow Event generated by the firmware for PF
5245 * and VF queues
5246 **/
5247static void i40e_handle_lan_overflow_event(struct i40e_pf *pf,
5248 struct i40e_arq_event_info *e)
5249{
5250 struct i40e_aqc_lan_overflow *data =
5251 (struct i40e_aqc_lan_overflow *)&e->desc.params.raw;
5252 u32 queue = le32_to_cpu(data->prtdcb_rupto);
5253 u32 qtx_ctl = le32_to_cpu(data->otx_ctl);
5254 struct i40e_hw *hw = &pf->hw;
5255 struct i40e_vf *vf;
5256 u16 vf_id;
5257
69bfb110
JB		 5258 dev_dbg(&pf->pdev->dev, "overflow Rx Queue Number = %d QTX_CTL=0x%08x\n",
5259 queue, qtx_ctl);
41c445ff
JB		 5260
5261 /* Queue belongs to VF, find the VF and issue VF reset */
5262 if (((qtx_ctl & I40E_QTX_CTL_PFVF_Q_MASK)
5263 >> I40E_QTX_CTL_PFVF_Q_SHIFT) == I40E_QTX_CTL_VF_QUEUE) {
5264 vf_id = (u16)((qtx_ctl & I40E_QTX_CTL_VFVM_INDX_MASK)
5265 >> I40E_QTX_CTL_VFVM_INDX_SHIFT);
5266 vf_id -= hw->func_caps.vf_base_id;
5267 vf = &pf->vf[vf_id];
5268 i40e_vc_notify_vf_reset(vf);
5269 /* Allow VF to process pending reset notification */
5270 msleep(20);
5271 i40e_reset_vf(vf, false);
5272 }
5273}
5274
5275/**
5276 * i40e_service_event_complete - Finish up the service event
5277 * @pf: board private structure
5278 **/
5279static void i40e_service_event_complete(struct i40e_pf *pf)
5280{
5281 BUG_ON(!test_bit(__I40E_SERVICE_SCHED, &pf->state));
5282
5283 /* flush memory to make sure state is correct before next watchog */
4e857c58 5284 smp_mb__before_atomic();
41c445ff
JB		 5285 clear_bit(__I40E_SERVICE_SCHED, &pf->state);
5286}
5287
55a5e60b 5288/**
12957388
ASJ		 5289 * i40e_get_cur_guaranteed_fd_count - Get the consumed guaranteed FD filters
5290 * @pf: board private structure
5291 **/
5292int i40e_get_cur_guaranteed_fd_count(struct i40e_pf *pf)
5293{
5294 int val, fcnt_prog;
5295
5296 val = rd32(&pf->hw, I40E_PFQF_FDSTAT);
5297 fcnt_prog = (val & I40E_PFQF_FDSTAT_GUARANT_CNT_MASK);
5298 return fcnt_prog;
5299}
5300
5301/**
5302 * i40e_get_current_fd_count - Get the count of total FD filters programmed
55a5e60b
ASJ		 5303 * @pf: board private structure
5304 **/
5305int i40e_get_current_fd_count(struct i40e_pf *pf)
5306{
5307 int val, fcnt_prog;
5308 val = rd32(&pf->hw, I40E_PFQF_FDSTAT);
5309 fcnt_prog = (val & I40E_PFQF_FDSTAT_GUARANT_CNT_MASK) +
5310 ((val & I40E_PFQF_FDSTAT_BEST_CNT_MASK) >>
5311 I40E_PFQF_FDSTAT_BEST_CNT_SHIFT);
5312 return fcnt_prog;
5313}
1e1be8f6 5314
55a5e60b
ASJ		 5315/**
5316 * i40e_fdir_check_and_reenable - Function to reenabe FD ATR or SB if disabled
5317 * @pf: board private structure
5318 **/
5319void i40e_fdir_check_and_reenable(struct i40e_pf *pf)
5320{
5321 u32 fcnt_prog, fcnt_avail;
5322
1e1be8f6
ASJ		 5323 if (test_bit(__I40E_FD_FLUSH_REQUESTED, &pf->state))
5324 return;
5325
55a5e60b
ASJ		 5326 /* Check if, FD SB or ATR was auto disabled and if there is enough room
5327 * to re-enable
5328 */
12957388
ASJ		 5329 fcnt_prog = i40e_get_cur_guaranteed_fd_count(pf);
5330 fcnt_avail = pf->fdir_pf_filter_count;
1e1be8f6
ASJ		 5331 if ((fcnt_prog < (fcnt_avail - I40E_FDIR_BUFFER_HEAD_ROOM)) ||
5332 (pf->fd_add_err == 0) ||
5333 (i40e_get_current_atr_cnt(pf) < pf->fd_atr_cnt)) {
55a5e60b
ASJ		 5334 if ((pf->flags & I40E_FLAG_FD_SB_ENABLED) &&
5335 (pf->auto_disable_flags & I40E_FLAG_FD_SB_ENABLED)) {
5336 pf->auto_disable_flags &= ~I40E_FLAG_FD_SB_ENABLED;
5337 dev_info(&pf->pdev->dev, "FD Sideband/ntuple is being enabled since we have space in the table now\n");
5338 }
5339 }
5340 /* Wait for some more space to be available to turn on ATR */
5341 if (fcnt_prog < (fcnt_avail - I40E_FDIR_BUFFER_HEAD_ROOM * 2)) {
5342 if ((pf->flags & I40E_FLAG_FD_ATR_ENABLED) &&
5343 (pf->auto_disable_flags & I40E_FLAG_FD_ATR_ENABLED)) {
5344 pf->auto_disable_flags &= ~I40E_FLAG_FD_ATR_ENABLED;
5345 dev_info(&pf->pdev->dev, "ATR is being enabled since we have space in the table now\n");
5346 }
5347 }
5348}
5349
1e1be8f6
ASJ		 5350#define I40E_MIN_FD_FLUSH_INTERVAL 10
5351/**
5352 * i40e_fdir_flush_and_replay - Function to flush all FD filters and replay SB
5353 * @pf: board private structure
5354 **/
5355static void i40e_fdir_flush_and_replay(struct i40e_pf *pf)
5356{
5357 int flush_wait_retry = 50;
5358 int reg;
5359
1790ed0c
AA		 5360 if (!(pf->flags & (I40E_FLAG_FD_SB_ENABLED | I40E_FLAG_FD_ATR_ENABLED)))
5361 return;
5362
1e1be8f6
ASJ		 5363 if (time_after(jiffies, pf->fd_flush_timestamp +
5364 (I40E_MIN_FD_FLUSH_INTERVAL * HZ))) {
5365 set_bit(__I40E_FD_FLUSH_REQUESTED, &pf->state);
5366 pf->fd_flush_timestamp = jiffies;
5367 pf->auto_disable_flags |= I40E_FLAG_FD_SB_ENABLED;
5368 pf->flags &= ~I40E_FLAG_FD_ATR_ENABLED;
5369 /* flush all filters */
5370 wr32(&pf->hw, I40E_PFQF_CTL_1,
5371 I40E_PFQF_CTL_1_CLEARFDTABLE_MASK);
5372 i40e_flush(&pf->hw);
60793f4a 5373 pf->fd_flush_cnt++;
1e1be8f6
ASJ		 5374 pf->fd_add_err = 0;
5375 do {
5376 /* Check FD flush status every 5-6msec */
5377 usleep_range(5000, 6000);
5378 reg = rd32(&pf->hw, I40E_PFQF_CTL_1);
5379 if (!(reg & I40E_PFQF_CTL_1_CLEARFDTABLE_MASK))
5380 break;
5381 } while (flush_wait_retry--);
5382 if (reg & I40E_PFQF_CTL_1_CLEARFDTABLE_MASK) {
5383 dev_warn(&pf->pdev->dev, "FD table did not flush, needs more time\n");
5384 } else {
5385 /* replay sideband filters */
5386 i40e_fdir_filter_restore(pf->vsi[pf->lan_vsi]);
5387
5388 pf->flags |= I40E_FLAG_FD_ATR_ENABLED;
5389 pf->auto_disable_flags &= ~I40E_FLAG_FD_ATR_ENABLED;
5390 pf->auto_disable_flags &= ~I40E_FLAG_FD_SB_ENABLED;
5391 clear_bit(__I40E_FD_FLUSH_REQUESTED, &pf->state);
5392 dev_info(&pf->pdev->dev, "FD Filter table flushed and FD-SB replayed.\n");
5393 }
5394 }
5395}
5396
5397/**
5398 * i40e_get_current_atr_count - Get the count of total FD ATR filters programmed
5399 * @pf: board private structure
5400 **/
5401int i40e_get_current_atr_cnt(struct i40e_pf *pf)
5402{
5403 return i40e_get_current_fd_count(pf) - pf->fdir_pf_active_filters;
5404}
5405
5406/* We can see up to 256 filter programming desc in transit if the filters are
5407 * being applied really fast; before we see the first
5408 * filter miss error on Rx queue 0. Accumulating enough error messages before
5409 * reacting will make sure we don't cause flush too often.
5410 */
5411#define I40E_MAX_FD_PROGRAM_ERROR 256
5412
41c445ff
JB		 5413/**
5414 * i40e_fdir_reinit_subtask - Worker thread to reinit FDIR filter table
5415 * @pf: board private structure
5416 **/
5417static void i40e_fdir_reinit_subtask(struct i40e_pf *pf)
5418{
41c445ff 5419
41c445ff
JB		 5420 /* if interface is down do nothing */
5421 if (test_bit(__I40E_DOWN, &pf->state))
5422 return;
1e1be8f6 5423
1790ed0c
AA		 5424 if (!(pf->flags & (I40E_FLAG_FD_SB_ENABLED | I40E_FLAG_FD_ATR_ENABLED)))
5425 return;
5426
1e1be8f6
ASJ		 5427 if ((pf->fd_add_err >= I40E_MAX_FD_PROGRAM_ERROR) &&
5428 (i40e_get_current_atr_cnt(pf) >= pf->fd_atr_cnt) &&
5429 (i40e_get_current_atr_cnt(pf) > pf->fdir_pf_filter_count))
5430 i40e_fdir_flush_and_replay(pf);
5431
55a5e60b
ASJ		 5432 i40e_fdir_check_and_reenable(pf);
5433
41c445ff
JB		 5434}
5435
5436/**
5437 * i40e_vsi_link_event - notify VSI of a link event
5438 * @vsi: vsi to be notified
5439 * @link_up: link up or down
5440 **/
5441static void i40e_vsi_link_event(struct i40e_vsi *vsi, bool link_up)
5442{
32b5b811 5443 if (!vsi || test_bit(__I40E_DOWN, &vsi->state))
41c445ff
JB		 5444 return;
5445
5446 switch (vsi->type) {
5447 case I40E_VSI_MAIN:
38e00438
VD		 5448#ifdef I40E_FCOE
5449 case I40E_VSI_FCOE:
5450#endif
41c445ff
JB		 5451 if (!vsi->netdev || !vsi->netdev_registered)
5452 break;
5453
5454 if (link_up) {
5455 netif_carrier_on(vsi->netdev);
5456 netif_tx_wake_all_queues(vsi->netdev);
5457 } else {
5458 netif_carrier_off(vsi->netdev);
5459 netif_tx_stop_all_queues(vsi->netdev);
5460 }
5461 break;
5462
5463 case I40E_VSI_SRIOV:
41c445ff
JB		 5464 case I40E_VSI_VMDQ2:
5465 case I40E_VSI_CTRL:
5466 case I40E_VSI_MIRROR:
5467 default:
5468 /* there is no notification for other VSIs */
5469 break;
5470 }
5471}
5472
5473/**
5474 * i40e_veb_link_event - notify elements on the veb of a link event
5475 * @veb: veb to be notified
5476 * @link_up: link up or down
5477 **/
5478static void i40e_veb_link_event(struct i40e_veb *veb, bool link_up)
5479{
5480 struct i40e_pf *pf;
5481 int i;
5482
5483 if (!veb || !veb->pf)
5484 return;
5485 pf = veb->pf;
5486
5487 /* depth first... */
5488 for (i = 0; i < I40E_MAX_VEB; i++)
5489 if (pf->veb[i] && (pf->veb[i]->uplink_seid == veb->seid))
5490 i40e_veb_link_event(pf->veb[i], link_up);
5491
5492 /* ... now the local VSIs */
505682cd 5493 for (i = 0; i < pf->num_alloc_vsi; i++)
41c445ff
JB		 5494 if (pf->vsi[i] && (pf->vsi[i]->uplink_seid == veb->seid))
5495 i40e_vsi_link_event(pf->vsi[i], link_up);
5496}
5497
5498/**
5499 * i40e_link_event - Update netif_carrier status
5500 * @pf: board private structure
5501 **/
5502static void i40e_link_event(struct i40e_pf *pf)
5503{
5504 bool new_link, old_link;
320684cd 5505 struct i40e_vsi *vsi = pf->vsi[pf->lan_vsi];
fef59ddf 5506 u8 new_link_speed, old_link_speed;
41c445ff 5507
1e701e09
JB		 5508 /* set this to force the get_link_status call to refresh state */
5509 pf->hw.phy.get_link_info = true;
5510
41c445ff 5511 old_link = (pf->hw.phy.link_info_old.link_info & I40E_AQ_LINK_UP);
1e701e09 5512 new_link = i40e_get_link_status(&pf->hw);
fef59ddf
CS		 5513 old_link_speed = pf->hw.phy.link_info_old.link_speed;
5514 new_link_speed = pf->hw.phy.link_info.link_speed;
41c445ff 5515
1e701e09 5516 if (new_link == old_link &&
fef59ddf 5517 new_link_speed == old_link_speed &&
320684cd
MW		 5518 (test_bit(__I40E_DOWN, &vsi->state) ||
5519 new_link == netif_carrier_ok(vsi->netdev)))
41c445ff 5520 return;
320684cd
MW		 5521
5522 if (!test_bit(__I40E_DOWN, &vsi->state))
5523 i40e_print_link_message(vsi, new_link);
41c445ff
JB		 5524
5525 /* Notify the base of the switch tree connected to
5526 * the link. Floating VEBs are not notified.
5527 */
5528 if (pf->lan_veb != I40E_NO_VEB && pf->veb[pf->lan_veb])
5529 i40e_veb_link_event(pf->veb[pf->lan_veb], new_link);
5530 else
320684cd 5531 i40e_vsi_link_event(vsi, new_link);
41c445ff
JB		 5532
5533 if (pf->vf)
5534 i40e_vc_notify_link_state(pf);
beb0dff1
JK		 5535
5536 if (pf->flags & I40E_FLAG_PTP)
5537 i40e_ptp_set_increment(pf);
41c445ff
JB		 5538}
5539
5540/**
5541 * i40e_check_hang_subtask - Check for hung queues and dropped interrupts
5542 * @pf: board private structure
5543 *
5544 * Set the per-queue flags to request a check for stuck queues in the irq
5545 * clean functions, then force interrupts to be sure the irq clean is called.
5546 **/
5547static void i40e_check_hang_subtask(struct i40e_pf *pf)
5548{
5549 int i, v;
5550
5551 /* If we're down or resetting, just bail */
5552 if (test_bit(__I40E_CONFIG_BUSY, &pf->state))
5553 return;
5554
5555 /* for each VSI/netdev
5556 * for each Tx queue
5557 * set the check flag
5558 * for each q_vector
5559 * force an interrupt
5560 */
505682cd 5561 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 5562 struct i40e_vsi *vsi = pf->vsi[v];
5563 int armed = 0;
5564
5565 if (!pf->vsi[v] ||
5566 test_bit(__I40E_DOWN, &vsi->state) ||
5567 (vsi->netdev && !netif_carrier_ok(vsi->netdev)))
5568 continue;
5569
5570 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b 5571 set_check_for_tx_hang(vsi->tx_rings[i]);
41c445ff 5572 if (test_bit(__I40E_HANG_CHECK_ARMED,
9f65e15b 5573 &vsi->tx_rings[i]->state))
41c445ff
JB		 5574 armed++;
5575 }
5576
5577 if (armed) {
5578 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED)) {
5579 wr32(&vsi->back->hw, I40E_PFINT_DYN_CTL0,
5580 (I40E_PFINT_DYN_CTL0_INTENA_MASK |
5d1ff106
SN		 5581 I40E_PFINT_DYN_CTL0_SWINT_TRIG_MASK |
5582 I40E_PFINT_DYN_CTL0_ITR_INDX_MASK |
5583 I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK |
5584 I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK));
41c445ff
JB		 5585 } else {
5586 u16 vec = vsi->base_vector - 1;
5587 u32 val = (I40E_PFINT_DYN_CTLN_INTENA_MASK |
5d1ff106
SN		 5588 I40E_PFINT_DYN_CTLN_SWINT_TRIG_MASK |
5589 I40E_PFINT_DYN_CTLN_ITR_INDX_MASK |
5590 I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_MASK |
5591 I40E_PFINT_DYN_CTLN_SW_ITR_INDX_MASK);
41c445ff
JB		 5592 for (i = 0; i < vsi->num_q_vectors; i++, vec++)
5593 wr32(&vsi->back->hw,
5594 I40E_PFINT_DYN_CTLN(vec), val);
5595 }
5596 i40e_flush(&vsi->back->hw);
5597 }
5598 }
5599}
5600
5601/**
21536717 5602 * i40e_watchdog_subtask - periodic checks not using event driven response
41c445ff
JB		 5603 * @pf: board private structure
5604 **/
5605static void i40e_watchdog_subtask(struct i40e_pf *pf)
5606{
5607 int i;
5608
5609 /* if interface is down do nothing */
5610 if (test_bit(__I40E_DOWN, &pf->state) ||
5611 test_bit(__I40E_CONFIG_BUSY, &pf->state))
5612 return;
5613
21536717
SN		 5614 /* make sure we don't do these things too often */
5615 if (time_before(jiffies, (pf->service_timer_previous +
5616 pf->service_timer_period)))
5617 return;
5618 pf->service_timer_previous = jiffies;
5619
5620 i40e_check_hang_subtask(pf);
5621 i40e_link_event(pf);
5622
41c445ff
JB		 5623 /* Update the stats for active netdevs so the network stack
5624 * can look at updated numbers whenever it cares to
5625 */
505682cd 5626 for (i = 0; i < pf->num_alloc_vsi; i++)
41c445ff
JB		 5627 if (pf->vsi[i] && pf->vsi[i]->netdev)
5628 i40e_update_stats(pf->vsi[i]);
5629
5630 /* Update the stats for the active switching components */
5631 for (i = 0; i < I40E_MAX_VEB; i++)
5632 if (pf->veb[i])
5633 i40e_update_veb_stats(pf->veb[i]);
beb0dff1
JK		 5634
5635 i40e_ptp_rx_hang(pf->vsi[pf->lan_vsi]);
41c445ff
JB		 5636}
5637
5638/**
5639 * i40e_reset_subtask - Set up for resetting the device and driver
5640 * @pf: board private structure
5641 **/
5642static void i40e_reset_subtask(struct i40e_pf *pf)
5643{
5644 u32 reset_flags = 0;
5645
23326186 5646 rtnl_lock();
41c445ff
JB		 5647 if (test_bit(__I40E_REINIT_REQUESTED, &pf->state)) {
5648 reset_flags |= (1 << __I40E_REINIT_REQUESTED);
5649 clear_bit(__I40E_REINIT_REQUESTED, &pf->state);
5650 }
5651 if (test_bit(__I40E_PF_RESET_REQUESTED, &pf->state)) {
5652 reset_flags |= (1 << __I40E_PF_RESET_REQUESTED);
5653 clear_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
5654 }
5655 if (test_bit(__I40E_CORE_RESET_REQUESTED, &pf->state)) {
5656 reset_flags |= (1 << __I40E_CORE_RESET_REQUESTED);
5657 clear_bit(__I40E_CORE_RESET_REQUESTED, &pf->state);
5658 }
5659 if (test_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state)) {
5660 reset_flags |= (1 << __I40E_GLOBAL_RESET_REQUESTED);
5661 clear_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state);
5662 }
b5d06f05
NP		 5663 if (test_bit(__I40E_DOWN_REQUESTED, &pf->state)) {
5664 reset_flags |= (1 << __I40E_DOWN_REQUESTED);
5665 clear_bit(__I40E_DOWN_REQUESTED, &pf->state);
5666 }
41c445ff
JB		 5667
5668 /* If there's a recovery already waiting, it takes
5669 * precedence before starting a new reset sequence.
5670 */
5671 if (test_bit(__I40E_RESET_INTR_RECEIVED, &pf->state)) {
5672 i40e_handle_reset_warning(pf);
23326186 5673 goto unlock;
41c445ff
JB		 5674 }
5675
5676 /* If we're already down or resetting, just bail */
5677 if (reset_flags &&
5678 !test_bit(__I40E_DOWN, &pf->state) &&
5679 !test_bit(__I40E_CONFIG_BUSY, &pf->state))
5680 i40e_do_reset(pf, reset_flags);
23326186
ASJ		 5681
5682unlock:
5683 rtnl_unlock();
41c445ff
JB		 5684}
5685
5686/**
5687 * i40e_handle_link_event - Handle link event
5688 * @pf: board private structure
5689 * @e: event info posted on ARQ
5690 **/
5691static void i40e_handle_link_event(struct i40e_pf *pf,
5692 struct i40e_arq_event_info *e)
5693{
5694 struct i40e_hw *hw = &pf->hw;
5695 struct i40e_aqc_get_link_status *status =
5696 (struct i40e_aqc_get_link_status *)&e->desc.params.raw;
5697 struct i40e_link_status *hw_link_info = &hw->phy.link_info;
5698
5699 /* save off old link status information */
5700 memcpy(&pf->hw.phy.link_info_old, hw_link_info,
5701 sizeof(pf->hw.phy.link_info_old));
5702
1e701e09
JB		 5703 /* Do a new status request to re-enable LSE reporting
5704 * and load new status information into the hw struct
5705 * This completely ignores any state information
5706 * in the ARQ event info, instead choosing to always
5707 * issue the AQ update link status command.
5708 */
5709 i40e_link_event(pf);
5710
7b592f61
CW		 5711 /* check for unqualified module, if link is down */
5712 if ((status->link_info & I40E_AQ_MEDIA_AVAILABLE) &&
5713 (!(status->an_info & I40E_AQ_QUALIFIED_MODULE)) &&
5714 (!(status->link_info & I40E_AQ_LINK_UP)))
5715 dev_err(&pf->pdev->dev,
5716 "The driver failed to link because an unqualified module was detected.\n");
41c445ff
JB		 5717}
5718
5719/**
5720 * i40e_clean_adminq_subtask - Clean the AdminQ rings
5721 * @pf: board private structure
5722 **/
5723static void i40e_clean_adminq_subtask(struct i40e_pf *pf)
5724{
5725 struct i40e_arq_event_info event;
5726 struct i40e_hw *hw = &pf->hw;
5727 u16 pending, i = 0;
5728 i40e_status ret;
5729 u16 opcode;
86df242b 5730 u32 oldval;
41c445ff
JB		 5731 u32 val;
5732
a316f651
ASJ		 5733 /* Do not run clean AQ when PF reset fails */
5734 if (test_bit(__I40E_RESET_FAILED, &pf->state))
5735 return;
5736
86df242b
SN		 5737 /* check for error indications */
5738 val = rd32(&pf->hw, pf->hw.aq.arq.len);
5739 oldval = val;
5740 if (val & I40E_PF_ARQLEN_ARQVFE_MASK) {
5741 dev_info(&pf->pdev->dev, "ARQ VF Error detected\n");
5742 val &= ~I40E_PF_ARQLEN_ARQVFE_MASK;
5743 }
5744 if (val & I40E_PF_ARQLEN_ARQOVFL_MASK) {
5745 dev_info(&pf->pdev->dev, "ARQ Overflow Error detected\n");
5746 val &= ~I40E_PF_ARQLEN_ARQOVFL_MASK;
5747 }
5748 if (val & I40E_PF_ARQLEN_ARQCRIT_MASK) {
5749 dev_info(&pf->pdev->dev, "ARQ Critical Error detected\n");
5750 val &= ~I40E_PF_ARQLEN_ARQCRIT_MASK;
5751 }
5752 if (oldval != val)
5753 wr32(&pf->hw, pf->hw.aq.arq.len, val);
5754
5755 val = rd32(&pf->hw, pf->hw.aq.asq.len);
5756 oldval = val;
5757 if (val & I40E_PF_ATQLEN_ATQVFE_MASK) {
5758 dev_info(&pf->pdev->dev, "ASQ VF Error detected\n");
5759 val &= ~I40E_PF_ATQLEN_ATQVFE_MASK;
5760 }
5761 if (val & I40E_PF_ATQLEN_ATQOVFL_MASK) {
5762 dev_info(&pf->pdev->dev, "ASQ Overflow Error detected\n");
5763 val &= ~I40E_PF_ATQLEN_ATQOVFL_MASK;
5764 }
5765 if (val & I40E_PF_ATQLEN_ATQCRIT_MASK) {
5766 dev_info(&pf->pdev->dev, "ASQ Critical Error detected\n");
5767 val &= ~I40E_PF_ATQLEN_ATQCRIT_MASK;
5768 }
5769 if (oldval != val)
5770 wr32(&pf->hw, pf->hw.aq.asq.len, val);
5771
1001dc37
MW		 5772 event.buf_len = I40E_MAX_AQ_BUF_SIZE;
5773 event.msg_buf = kzalloc(event.buf_len, GFP_KERNEL);
41c445ff
JB		 5774 if (!event.msg_buf)
5775 return;
5776
5777 do {
5778 ret = i40e_clean_arq_element(hw, &event, &pending);
56497978 5779 if (ret == I40E_ERR_ADMIN_QUEUE_NO_WORK)
41c445ff 5780 break;
56497978 5781 else if (ret) {
41c445ff
JB		 5782 dev_info(&pf->pdev->dev, "ARQ event error %d\n", ret);
5783 break;
5784 }
5785
5786 opcode = le16_to_cpu(event.desc.opcode);
5787 switch (opcode) {
5788
5789 case i40e_aqc_opc_get_link_status:
5790 i40e_handle_link_event(pf, &event);
5791 break;
5792 case i40e_aqc_opc_send_msg_to_pf:
5793 ret = i40e_vc_process_vf_msg(pf,
5794 le16_to_cpu(event.desc.retval),
5795 le32_to_cpu(event.desc.cookie_high),
5796 le32_to_cpu(event.desc.cookie_low),
5797 event.msg_buf,
1001dc37 5798 event.msg_len);
41c445ff
JB		 5799 break;
5800 case i40e_aqc_opc_lldp_update_mib:
69bfb110 5801 dev_dbg(&pf->pdev->dev, "ARQ: Update LLDP MIB event received\n");
4e3b35b0
NP		 5802#ifdef CONFIG_I40E_DCB
5803 rtnl_lock();
5804 ret = i40e_handle_lldp_event(pf, &event);
5805 rtnl_unlock();
5806#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 5807 break;
5808 case i40e_aqc_opc_event_lan_overflow:
69bfb110 5809 dev_dbg(&pf->pdev->dev, "ARQ LAN queue overflow event received\n");
41c445ff
JB		 5810 i40e_handle_lan_overflow_event(pf, &event);
5811 break;
0467bc91
SN		 5812 case i40e_aqc_opc_send_msg_to_peer:
5813 dev_info(&pf->pdev->dev, "ARQ: Msg from other pf\n");
5814 break;
41c445ff
JB		 5815 default:
5816 dev_info(&pf->pdev->dev,
0467bc91
SN		 5817 "ARQ Error: Unknown event 0x%04x received\n",
5818 opcode);
41c445ff
JB		 5819 break;
5820 }
5821 } while (pending && (i++ < pf->adminq_work_limit));
5822
5823 clear_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state);
5824 /* re-enable Admin queue interrupt cause */
5825 val = rd32(hw, I40E_PFINT_ICR0_ENA);
5826 val |= I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
5827 wr32(hw, I40E_PFINT_ICR0_ENA, val);
5828 i40e_flush(hw);
5829
5830 kfree(event.msg_buf);
5831}
5832
4eb3f768
SN		 5833/**
5834 * i40e_verify_eeprom - make sure eeprom is good to use
5835 * @pf: board private structure
5836 **/
5837static void i40e_verify_eeprom(struct i40e_pf *pf)
5838{
5839 int err;
5840
5841 err = i40e_diag_eeprom_test(&pf->hw);
5842 if (err) {
5843 /* retry in case of garbage read */
5844 err = i40e_diag_eeprom_test(&pf->hw);
5845 if (err) {
5846 dev_info(&pf->pdev->dev, "eeprom check failed (%d), Tx/Rx traffic disabled\n",
5847 err);
5848 set_bit(__I40E_BAD_EEPROM, &pf->state);
5849 }
5850 }
5851
5852 if (!err && test_bit(__I40E_BAD_EEPROM, &pf->state)) {
5853 dev_info(&pf->pdev->dev, "eeprom check passed, Tx/Rx traffic enabled\n");
5854 clear_bit(__I40E_BAD_EEPROM, &pf->state);
5855 }
5856}
5857
41c445ff
JB		 5858/**
5859 * i40e_reconstitute_veb - rebuild the VEB and anything connected to it
5860 * @veb: pointer to the VEB instance
5861 *
5862 * This is a recursive function that first builds the attached VSIs then
5863 * recurses in to build the next layer of VEB. We track the connections
5864 * through our own index numbers because the seid's from the HW could
5865 * change across the reset.
5866 **/
5867static int i40e_reconstitute_veb(struct i40e_veb *veb)
5868{
5869 struct i40e_vsi *ctl_vsi = NULL;
5870 struct i40e_pf *pf = veb->pf;
5871 int v, veb_idx;
5872 int ret;
5873
5874 /* build VSI that owns this VEB, temporarily attached to base VEB */
505682cd 5875 for (v = 0; v < pf->num_alloc_vsi && !ctl_vsi; v++) {
41c445ff
JB		 5876 if (pf->vsi[v] &&
5877 pf->vsi[v]->veb_idx == veb->idx &&
5878 pf->vsi[v]->flags & I40E_VSI_FLAG_VEB_OWNER) {
5879 ctl_vsi = pf->vsi[v];
5880 break;
5881 }
5882 }
5883 if (!ctl_vsi) {
5884 dev_info(&pf->pdev->dev,
5885 "missing owner VSI for veb_idx %d\n", veb->idx);
5886 ret = -ENOENT;
5887 goto end_reconstitute;
5888 }
5889 if (ctl_vsi != pf->vsi[pf->lan_vsi])
5890 ctl_vsi->uplink_seid = pf->vsi[pf->lan_vsi]->uplink_seid;
5891 ret = i40e_add_vsi(ctl_vsi);
5892 if (ret) {
5893 dev_info(&pf->pdev->dev,
5894 "rebuild of owner VSI failed: %d\n", ret);
5895 goto end_reconstitute;
5896 }
5897 i40e_vsi_reset_stats(ctl_vsi);
5898
5899 /* create the VEB in the switch and move the VSI onto the VEB */
5900 ret = i40e_add_veb(veb, ctl_vsi);
5901 if (ret)
5902 goto end_reconstitute;
5903
b64ba084
ASJ		 5904 /* Enable LB mode for the main VSI now that it is on a VEB */
5905 i40e_enable_pf_switch_lb(pf);
5906
41c445ff 5907 /* create the remaining VSIs attached to this VEB */
505682cd 5908 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 5909 if (!pf->vsi[v] || pf->vsi[v] == ctl_vsi)
5910 continue;
5911
5912 if (pf->vsi[v]->veb_idx == veb->idx) {
5913 struct i40e_vsi *vsi = pf->vsi[v];
5914 vsi->uplink_seid = veb->seid;
5915 ret = i40e_add_vsi(vsi);
5916 if (ret) {
5917 dev_info(&pf->pdev->dev,
5918 "rebuild of vsi_idx %d failed: %d\n",
5919 v, ret);
5920 goto end_reconstitute;
5921 }
5922 i40e_vsi_reset_stats(vsi);
5923 }
5924 }
5925
5926 /* create any VEBs attached to this VEB - RECURSION */
5927 for (veb_idx = 0; veb_idx < I40E_MAX_VEB; veb_idx++) {
5928 if (pf->veb[veb_idx] && pf->veb[veb_idx]->veb_idx == veb->idx) {
5929 pf->veb[veb_idx]->uplink_seid = veb->seid;
5930 ret = i40e_reconstitute_veb(pf->veb[veb_idx]);
5931 if (ret)
5932 break;
5933 }
5934 }
5935
5936end_reconstitute:
5937 return ret;
5938}
5939
5940/**
5941 * i40e_get_capabilities - get info about the HW
5942 * @pf: the PF struct
5943 **/
5944static int i40e_get_capabilities(struct i40e_pf *pf)
5945{
5946 struct i40e_aqc_list_capabilities_element_resp *cap_buf;
5947 u16 data_size;
5948 int buf_len;
5949 int err;
5950
5951 buf_len = 40 * sizeof(struct i40e_aqc_list_capabilities_element_resp);
5952 do {
5953 cap_buf = kzalloc(buf_len, GFP_KERNEL);
5954 if (!cap_buf)
5955 return -ENOMEM;
5956
5957 /* this loads the data into the hw struct for us */
5958 err = i40e_aq_discover_capabilities(&pf->hw, cap_buf, buf_len,
5959 &data_size,
5960 i40e_aqc_opc_list_func_capabilities,
5961 NULL);
5962 /* data loaded, buffer no longer needed */
5963 kfree(cap_buf);
5964
5965 if (pf->hw.aq.asq_last_status == I40E_AQ_RC_ENOMEM) {
5966 /* retry with a larger buffer */
5967 buf_len = data_size;
5968 } else if (pf->hw.aq.asq_last_status != I40E_AQ_RC_OK) {
5969 dev_info(&pf->pdev->dev,
5970 "capability discovery failed: aq=%d\n",
5971 pf->hw.aq.asq_last_status);
5972 return -ENODEV;
5973 }
5974 } while (err);
5975
ac71b7ba
ASJ		 5976 if (((pf->hw.aq.fw_maj_ver == 2) && (pf->hw.aq.fw_min_ver < 22)) ||
5977 (pf->hw.aq.fw_maj_ver < 2)) {
5978 pf->hw.func_caps.num_msix_vectors++;
5979 pf->hw.func_caps.num_msix_vectors_vf++;
5980 }
5981
41c445ff
JB		 5982 if (pf->hw.debug_mask & I40E_DEBUG_USER)
5983 dev_info(&pf->pdev->dev,
5984 "pf=%d, num_vfs=%d, msix_pf=%d, msix_vf=%d, fd_g=%d, fd_b=%d, pf_max_q=%d num_vsi=%d\n",
5985 pf->hw.pf_id, pf->hw.func_caps.num_vfs,
5986 pf->hw.func_caps.num_msix_vectors,
5987 pf->hw.func_caps.num_msix_vectors_vf,
5988 pf->hw.func_caps.fd_filters_guaranteed,
5989 pf->hw.func_caps.fd_filters_best_effort,
5990 pf->hw.func_caps.num_tx_qp,
5991 pf->hw.func_caps.num_vsis);
5992
7134f9ce
JB		 5993#define DEF_NUM_VSI (1 + (pf->hw.func_caps.fcoe ? 1 : 0) \
5994 + pf->hw.func_caps.num_vfs)
5995 if (pf->hw.revision_id == 0 && (DEF_NUM_VSI > pf->hw.func_caps.num_vsis)) {
5996 dev_info(&pf->pdev->dev,
5997 "got num_vsis %d, setting num_vsis to %d\n",
5998 pf->hw.func_caps.num_vsis, DEF_NUM_VSI);
5999 pf->hw.func_caps.num_vsis = DEF_NUM_VSI;
6000 }
6001
41c445ff
JB		 6002 return 0;
6003}
6004
cbf61325
ASJ		 6005static int i40e_vsi_clear(struct i40e_vsi *vsi);
6006
41c445ff 6007/**
cbf61325 6008 * i40e_fdir_sb_setup - initialize the Flow Director resources for Sideband
41c445ff
JB		 6009 * @pf: board private structure
6010 **/
cbf61325 6011static void i40e_fdir_sb_setup(struct i40e_pf *pf)
41c445ff
JB		 6012{
6013 struct i40e_vsi *vsi;
8a9eb7d3 6014 int i;
41c445ff 6015
407e063c
JB		 6016 /* quick workaround for an NVM issue that leaves a critical register
6017 * uninitialized
6018 */
6019 if (!rd32(&pf->hw, I40E_GLQF_HKEY(0))) {
6020 static const u32 hkey[] = {
6021 0xe640d33f, 0xcdfe98ab, 0x73fa7161, 0x0d7a7d36,
6022 0xeacb7d61, 0xaa4f05b6, 0x9c5c89ed, 0xfc425ddb,
6023 0xa4654832, 0xfc7461d4, 0x8f827619, 0xf5c63c21,
6024 0x95b3a76d};
6025
6026 for (i = 0; i <= I40E_GLQF_HKEY_MAX_INDEX; i++)
6027 wr32(&pf->hw, I40E_GLQF_HKEY(i), hkey[i]);
6028 }
6029
cbf61325 6030 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
41c445ff
JB		 6031 return;
6032
cbf61325 6033 /* find existing VSI and see if it needs configuring */
41c445ff 6034 vsi = NULL;
505682cd 6035 for (i = 0; i < pf->num_alloc_vsi; i++) {
cbf61325 6036 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR) {
41c445ff 6037 vsi = pf->vsi[i];
cbf61325
ASJ		 6038 break;
6039 }
6040 }
6041
6042 /* create a new VSI if none exists */
41c445ff 6043 if (!vsi) {
cbf61325
ASJ		 6044 vsi = i40e_vsi_setup(pf, I40E_VSI_FDIR,
6045 pf->vsi[pf->lan_vsi]->seid, 0);
41c445ff
JB		 6046 if (!vsi) {
6047 dev_info(&pf->pdev->dev, "Couldn't create FDir VSI\n");
8a9eb7d3
SN		 6048 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
6049 return;
41c445ff 6050 }
cbf61325 6051 }
41c445ff 6052
8a9eb7d3 6053 i40e_vsi_setup_irqhandler(vsi, i40e_fdir_clean_ring);
41c445ff
JB		 6054}
6055
6056/**
6057 * i40e_fdir_teardown - release the Flow Director resources
6058 * @pf: board private structure
6059 **/
6060static void i40e_fdir_teardown(struct i40e_pf *pf)
6061{
6062 int i;
6063
17a73f6b 6064 i40e_fdir_filter_exit(pf);
505682cd 6065 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 6066 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR) {
6067 i40e_vsi_release(pf->vsi[i]);
6068 break;
6069 }
6070 }
6071}
6072
6073/**
f650a38b 6074 * i40e_prep_for_reset - prep for the core to reset
41c445ff
JB		 6075 * @pf: board private structure
6076 *
f650a38b
ASJ		 6077 * Close up the VFs and other things in prep for pf Reset.
6078 **/
23cfbe07 6079static void i40e_prep_for_reset(struct i40e_pf *pf)
41c445ff 6080{
41c445ff 6081 struct i40e_hw *hw = &pf->hw;
60442dea 6082 i40e_status ret = 0;
41c445ff
JB		 6083 u32 v;
6084
6085 clear_bit(__I40E_RESET_INTR_RECEIVED, &pf->state);
6086 if (test_and_set_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state))
23cfbe07 6087 return;
41c445ff 6088
69bfb110 6089 dev_dbg(&pf->pdev->dev, "Tearing down internal switch for reset\n");
41c445ff 6090
41c445ff
JB		 6091 /* quiesce the VSIs and their queues that are not already DOWN */
6092 i40e_pf_quiesce_all_vsi(pf);
6093
505682cd 6094 for (v = 0; v < pf->num_alloc_vsi; v++) {
41c445ff
JB		 6095 if (pf->vsi[v])
6096 pf->vsi[v]->seid = 0;
6097 }
6098
6099 i40e_shutdown_adminq(&pf->hw);
6100
f650a38b 6101 /* call shutdown HMC */
60442dea
SN		 6102 if (hw->hmc.hmc_obj) {
6103 ret = i40e_shutdown_lan_hmc(hw);
23cfbe07 6104 if (ret)
60442dea
SN		 6105 dev_warn(&pf->pdev->dev,
6106 "shutdown_lan_hmc failed: %d\n", ret);
f650a38b 6107 }
f650a38b
ASJ		 6108}
6109
44033fac
JB		 6110/**
6111 * i40e_send_version - update firmware with driver version
6112 * @pf: PF struct
6113 */
6114static void i40e_send_version(struct i40e_pf *pf)
6115{
6116 struct i40e_driver_version dv;
6117
6118 dv.major_version = DRV_VERSION_MAJOR;
6119 dv.minor_version = DRV_VERSION_MINOR;
6120 dv.build_version = DRV_VERSION_BUILD;
6121 dv.subbuild_version = 0;
35a7d804 6122 strlcpy(dv.driver_string, DRV_VERSION, sizeof(dv.driver_string));
44033fac
JB		 6123 i40e_aq_send_driver_version(&pf->hw, &dv, NULL);
6124}
6125
f650a38b 6126/**
4dda12e6 6127 * i40e_reset_and_rebuild - reset and rebuild using a saved config
f650a38b 6128 * @pf: board private structure
bc7d338f 6129 * @reinit: if the Main VSI needs to re-initialized.
f650a38b 6130 **/
bc7d338f 6131static void i40e_reset_and_rebuild(struct i40e_pf *pf, bool reinit)
f650a38b 6132{
f650a38b 6133 struct i40e_hw *hw = &pf->hw;
cafa2ee6 6134 u8 set_fc_aq_fail = 0;
f650a38b
ASJ		 6135 i40e_status ret;
6136 u32 v;
6137
41c445ff
JB		 6138 /* Now we wait for GRST to settle out.
6139 * We don't have to delete the VEBs or VSIs from the hw switch
6140 * because the reset will make them disappear.
6141 */
6142 ret = i40e_pf_reset(hw);
b5565400 6143 if (ret) {
41c445ff 6144 dev_info(&pf->pdev->dev, "PF reset failed, %d\n", ret);
a316f651
ASJ		 6145 set_bit(__I40E_RESET_FAILED, &pf->state);
6146 goto clear_recovery;
b5565400 6147 }
41c445ff
JB		 6148 pf->pfr_count++;
6149
6150 if (test_bit(__I40E_DOWN, &pf->state))
a316f651 6151 goto clear_recovery;
69bfb110 6152 dev_dbg(&pf->pdev->dev, "Rebuilding internal switch\n");
41c445ff
JB		 6153
6154 /* rebuild the basics for the AdminQ, HMC, and initial HW switch */
6155 ret = i40e_init_adminq(&pf->hw);
6156 if (ret) {
6157 dev_info(&pf->pdev->dev, "Rebuild AdminQ failed, %d\n", ret);
a316f651 6158 goto clear_recovery;
41c445ff
JB		 6159 }
6160
4eb3f768
SN		 6161 /* re-verify the eeprom if we just had an EMP reset */
6162 if (test_bit(__I40E_EMP_RESET_REQUESTED, &pf->state)) {
6163 clear_bit(__I40E_EMP_RESET_REQUESTED, &pf->state);
6164 i40e_verify_eeprom(pf);
6165 }
6166
e78ac4bf 6167 i40e_clear_pxe_mode(hw);
41c445ff
JB		 6168 ret = i40e_get_capabilities(pf);
6169 if (ret) {
6170 dev_info(&pf->pdev->dev, "i40e_get_capabilities failed, %d\n",
6171 ret);
6172 goto end_core_reset;
6173 }
6174
41c445ff
JB		 6175 ret = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp,
6176 hw->func_caps.num_rx_qp,
6177 pf->fcoe_hmc_cntx_num, pf->fcoe_hmc_filt_num);
6178 if (ret) {
6179 dev_info(&pf->pdev->dev, "init_lan_hmc failed: %d\n", ret);
6180 goto end_core_reset;
6181 }
6182 ret = i40e_configure_lan_hmc(hw, I40E_HMC_MODEL_DIRECT_ONLY);
6183 if (ret) {
6184 dev_info(&pf->pdev->dev, "configure_lan_hmc failed: %d\n", ret);
6185 goto end_core_reset;
6186 }
6187
4e3b35b0
NP		 6188#ifdef CONFIG_I40E_DCB
6189 ret = i40e_init_pf_dcb(pf);
6190 if (ret) {
6191 dev_info(&pf->pdev->dev, "init_pf_dcb failed: %d\n", ret);
6192 goto end_core_reset;
6193 }
6194#endif /* CONFIG_I40E_DCB */
38e00438
VD		 6195#ifdef I40E_FCOE
6196 ret = i40e_init_pf_fcoe(pf);
6197 if (ret)
6198 dev_info(&pf->pdev->dev, "init_pf_fcoe failed: %d\n", ret);
4e3b35b0 6199
38e00438 6200#endif
41c445ff 6201 /* do basic switch setup */
bc7d338f 6202 ret = i40e_setup_pf_switch(pf, reinit);
41c445ff
JB		 6203 if (ret)
6204 goto end_core_reset;
6205
7e2453fe
JB		 6206 /* driver is only interested in link up/down and module qualification
6207 * reports from firmware
6208 */
6209 ret = i40e_aq_set_phy_int_mask(&pf->hw,
6210 I40E_AQ_EVENT_LINK_UPDOWN |
6211 I40E_AQ_EVENT_MODULE_QUAL_FAIL, NULL);
6212 if (ret)
6213 dev_info(&pf->pdev->dev, "set phy mask fail, aq_err %d\n", ret);
6214
cafa2ee6
ASJ		 6215 /* make sure our flow control settings are restored */
6216 ret = i40e_set_fc(&pf->hw, &set_fc_aq_fail, true);
6217 if (ret)
6218 dev_info(&pf->pdev->dev, "set fc fail, aq_err %d\n", ret);
6219
41c445ff
JB		 6220 /* Rebuild the VSIs and VEBs that existed before reset.
6221 * They are still in our local switch element arrays, so only
6222 * need to rebuild the switch model in the HW.
6223 *
6224 * If there were VEBs but the reconstitution failed, we'll try
6225 * try to recover minimal use by getting the basic PF VSI working.
6226 */
6227 if (pf->vsi[pf->lan_vsi]->uplink_seid != pf->mac_seid) {
69bfb110 6228 dev_dbg(&pf->pdev->dev, "attempting to rebuild switch\n");
41c445ff
JB		 6229 /* find the one VEB connected to the MAC, and find orphans */
6230 for (v = 0; v < I40E_MAX_VEB; v++) {
6231 if (!pf->veb[v])
6232 continue;
6233
6234 if (pf->veb[v]->uplink_seid == pf->mac_seid ||
6235 pf->veb[v]->uplink_seid == 0) {
6236 ret = i40e_reconstitute_veb(pf->veb[v]);
6237
6238 if (!ret)
6239 continue;
6240
6241 /* If Main VEB failed, we're in deep doodoo,
6242 * so give up rebuilding the switch and set up
6243 * for minimal rebuild of PF VSI.
6244 * If orphan failed, we'll report the error
6245 * but try to keep going.
6246 */
6247 if (pf->veb[v]->uplink_seid == pf->mac_seid) {
6248 dev_info(&pf->pdev->dev,
6249 "rebuild of switch failed: %d, will try to set up simple PF connection\n",
6250 ret);
6251 pf->vsi[pf->lan_vsi]->uplink_seid
6252 = pf->mac_seid;
6253 break;
6254 } else if (pf->veb[v]->uplink_seid == 0) {
6255 dev_info(&pf->pdev->dev,
6256 "rebuild of orphan VEB failed: %d\n",
6257 ret);
6258 }
6259 }
6260 }
6261 }
6262
6263 if (pf->vsi[pf->lan_vsi]->uplink_seid == pf->mac_seid) {
cde4cbc7 6264 dev_dbg(&pf->pdev->dev, "attempting to rebuild PF VSI\n");
41c445ff
JB		 6265 /* no VEB, so rebuild only the Main VSI */
6266 ret = i40e_add_vsi(pf->vsi[pf->lan_vsi]);
6267 if (ret) {
6268 dev_info(&pf->pdev->dev,
6269 "rebuild of Main VSI failed: %d\n", ret);
6270 goto end_core_reset;
6271 }
6272 }
6273
cafa2ee6
ASJ		 6274 msleep(75);
6275 ret = i40e_aq_set_link_restart_an(&pf->hw, true, NULL);
6276 if (ret) {
6277 dev_info(&pf->pdev->dev, "link restart failed, aq_err=%d\n",
6278 pf->hw.aq.asq_last_status);
6279 }
6280
41c445ff
JB		 6281 /* reinit the misc interrupt */
6282 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
6283 ret = i40e_setup_misc_vector(pf);
6284
6285 /* restart the VSIs that were rebuilt and running before the reset */
6286 i40e_pf_unquiesce_all_vsi(pf);
6287
69f64b2b
MW		 6288 if (pf->num_alloc_vfs) {
6289 for (v = 0; v < pf->num_alloc_vfs; v++)
6290 i40e_reset_vf(&pf->vf[v], true);
6291 }
6292
41c445ff 6293 /* tell the firmware that we're starting */
44033fac 6294 i40e_send_version(pf);
41c445ff
JB		 6295
6296end_core_reset:
a316f651
ASJ		 6297 clear_bit(__I40E_RESET_FAILED, &pf->state);
6298clear_recovery:
41c445ff
JB		 6299 clear_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state);
6300}
6301
f650a38b
ASJ		 6302/**
6303 * i40e_handle_reset_warning - prep for the pf to reset, reset and rebuild
6304 * @pf: board private structure
6305 *
6306 * Close up the VFs and other things in prep for a Core Reset,
6307 * then get ready to rebuild the world.
6308 **/
6309static void i40e_handle_reset_warning(struct i40e_pf *pf)
6310{
23cfbe07
SN		 6311 i40e_prep_for_reset(pf);
6312 i40e_reset_and_rebuild(pf, false);
f650a38b
ASJ		 6313}
6314
41c445ff
JB		 6315/**
6316 * i40e_handle_mdd_event
6317 * @pf: pointer to the pf structure
6318 *
6319 * Called from the MDD irq handler to identify possibly malicious vfs
6320 **/
6321static void i40e_handle_mdd_event(struct i40e_pf *pf)
6322{
6323 struct i40e_hw *hw = &pf->hw;
6324 bool mdd_detected = false;
df430b12 6325 bool pf_mdd_detected = false;
41c445ff
JB		 6326 struct i40e_vf *vf;
6327 u32 reg;
6328 int i;
6329
6330 if (!test_bit(__I40E_MDD_EVENT_PENDING, &pf->state))
6331 return;
6332
6333 /* find what triggered the MDD event */
6334 reg = rd32(hw, I40E_GL_MDET_TX);
6335 if (reg & I40E_GL_MDET_TX_VALID_MASK) {
4c33f83a
ASJ		 6336 u8 pf_num = (reg & I40E_GL_MDET_TX_PF_NUM_MASK) >>
6337 I40E_GL_MDET_TX_PF_NUM_SHIFT;
2089ad03 6338 u16 vf_num = (reg & I40E_GL_MDET_TX_VF_NUM_MASK) >>
4c33f83a 6339 I40E_GL_MDET_TX_VF_NUM_SHIFT;
013f6579 6340 u8 event = (reg & I40E_GL_MDET_TX_EVENT_MASK) >>
4c33f83a 6341 I40E_GL_MDET_TX_EVENT_SHIFT;
2089ad03
MW		 6342 u16 queue = ((reg & I40E_GL_MDET_TX_QUEUE_MASK) >>
6343 I40E_GL_MDET_TX_QUEUE_SHIFT) -
6344 pf->hw.func_caps.base_queue;
faf32978
JB		 6345 if (netif_msg_tx_err(pf))
6346 dev_info(&pf->pdev->dev, "Malicious Driver Detection event 0x%02x on TX queue %d pf number 0x%02x vf number 0x%02x\n",
6347 event, queue, pf_num, vf_num);
41c445ff
JB		 6348 wr32(hw, I40E_GL_MDET_TX, 0xffffffff);
6349 mdd_detected = true;
6350 }
6351 reg = rd32(hw, I40E_GL_MDET_RX);
6352 if (reg & I40E_GL_MDET_RX_VALID_MASK) {
4c33f83a
ASJ		 6353 u8 func = (reg & I40E_GL_MDET_RX_FUNCTION_MASK) >>
6354 I40E_GL_MDET_RX_FUNCTION_SHIFT;
013f6579 6355 u8 event = (reg & I40E_GL_MDET_RX_EVENT_MASK) >>
4c33f83a 6356 I40E_GL_MDET_RX_EVENT_SHIFT;
2089ad03
MW		 6357 u16 queue = ((reg & I40E_GL_MDET_RX_QUEUE_MASK) >>
6358 I40E_GL_MDET_RX_QUEUE_SHIFT) -
6359 pf->hw.func_caps.base_queue;
faf32978
JB		 6360 if (netif_msg_rx_err(pf))
6361 dev_info(&pf->pdev->dev, "Malicious Driver Detection event 0x%02x on RX queue %d of function 0x%02x\n",
6362 event, queue, func);
41c445ff
JB		 6363 wr32(hw, I40E_GL_MDET_RX, 0xffffffff);
6364 mdd_detected = true;
6365 }
6366
df430b12
NP		 6367 if (mdd_detected) {
6368 reg = rd32(hw, I40E_PF_MDET_TX);
6369 if (reg & I40E_PF_MDET_TX_VALID_MASK) {
6370 wr32(hw, I40E_PF_MDET_TX, 0xFFFF);
faf32978 6371 dev_info(&pf->pdev->dev, "TX driver issue detected, PF reset issued\n");
df430b12
NP		 6372 pf_mdd_detected = true;
6373 }
6374 reg = rd32(hw, I40E_PF_MDET_RX);
6375 if (reg & I40E_PF_MDET_RX_VALID_MASK) {
6376 wr32(hw, I40E_PF_MDET_RX, 0xFFFF);
faf32978 6377 dev_info(&pf->pdev->dev, "RX driver issue detected, PF reset issued\n");
df430b12
NP		 6378 pf_mdd_detected = true;
6379 }
6380 /* Queue belongs to the PF, initiate a reset */
6381 if (pf_mdd_detected) {
6382 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
6383 i40e_service_event_schedule(pf);
6384 }
6385 }
6386
41c445ff
JB		 6387 /* see if one of the VFs needs its hand slapped */
6388 for (i = 0; i < pf->num_alloc_vfs && mdd_detected; i++) {
6389 vf = &(pf->vf[i]);
6390 reg = rd32(hw, I40E_VP_MDET_TX(i));
6391 if (reg & I40E_VP_MDET_TX_VALID_MASK) {
6392 wr32(hw, I40E_VP_MDET_TX(i), 0xFFFF);
6393 vf->num_mdd_events++;
faf32978
JB		 6394 dev_info(&pf->pdev->dev, "TX driver issue detected on VF %d\n",
6395 i);
41c445ff
JB		 6396 }
6397
6398 reg = rd32(hw, I40E_VP_MDET_RX(i));
6399 if (reg & I40E_VP_MDET_RX_VALID_MASK) {
6400 wr32(hw, I40E_VP_MDET_RX(i), 0xFFFF);
6401 vf->num_mdd_events++;
faf32978
JB		 6402 dev_info(&pf->pdev->dev, "RX driver issue detected on VF %d\n",
6403 i);
41c445ff
JB		 6404 }
6405
6406 if (vf->num_mdd_events > I40E_DEFAULT_NUM_MDD_EVENTS_ALLOWED) {
6407 dev_info(&pf->pdev->dev,
6408 "Too many MDD events on VF %d, disabled\n", i);
6409 dev_info(&pf->pdev->dev,
6410 "Use PF Control I/F to re-enable the VF\n");
6411 set_bit(I40E_VF_STAT_DISABLED, &vf->vf_states);
6412 }
6413 }
6414
6415 /* re-enable mdd interrupt cause */
6416 clear_bit(__I40E_MDD_EVENT_PENDING, &pf->state);
6417 reg = rd32(hw, I40E_PFINT_ICR0_ENA);
6418 reg |= I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK;
6419 wr32(hw, I40E_PFINT_ICR0_ENA, reg);
6420 i40e_flush(hw);
6421}
6422
a1c9a9d9
JK		 6423#ifdef CONFIG_I40E_VXLAN
6424/**
6425 * i40e_sync_vxlan_filters_subtask - Sync the VSI filter list with HW
6426 * @pf: board private structure
6427 **/
6428static void i40e_sync_vxlan_filters_subtask(struct i40e_pf *pf)
6429{
a1c9a9d9
JK		 6430 struct i40e_hw *hw = &pf->hw;
6431 i40e_status ret;
6432 u8 filter_index;
6433 __be16 port;
6434 int i;
6435
6436 if (!(pf->flags & I40E_FLAG_VXLAN_FILTER_SYNC))
6437 return;
6438
6439 pf->flags &= ~I40E_FLAG_VXLAN_FILTER_SYNC;
6440
6441 for (i = 0; i < I40E_MAX_PF_UDP_OFFLOAD_PORTS; i++) {
6442 if (pf->pending_vxlan_bitmap & (1 << i)) {
6443 pf->pending_vxlan_bitmap &= ~(1 << i);
6444 port = pf->vxlan_ports[i];
6445 ret = port ?
6446 i40e_aq_add_udp_tunnel(hw, ntohs(port),
a1c9a9d9
JK		 6447 I40E_AQC_TUNNEL_TYPE_VXLAN,
6448 &filter_index, NULL)
6449 : i40e_aq_del_udp_tunnel(hw, i, NULL);
6450
6451 if (ret) {
6452 dev_info(&pf->pdev->dev, "Failed to execute AQ command for %s port %d with index %d\n",
6453 port ? "adding" : "deleting",
6454 ntohs(port), port ? i : i);
6455
6456 pf->vxlan_ports[i] = 0;
6457 } else {
6458 dev_info(&pf->pdev->dev, "%s port %d with AQ command with index %d\n",
6459 port ? "Added" : "Deleted",
6460 ntohs(port), port ? i : filter_index);
6461 }
6462 }
6463 }
6464}
6465
6466#endif
41c445ff
JB		 6467/**
6468 * i40e_service_task - Run the driver's async subtasks
6469 * @work: pointer to work_struct containing our data
6470 **/
6471static void i40e_service_task(struct work_struct *work)
6472{
6473 struct i40e_pf *pf = container_of(work,
6474 struct i40e_pf,
6475 service_task);
6476 unsigned long start_time = jiffies;
6477
e57a2fea
SN		 6478 /* don't bother with service tasks if a reset is in progress */
6479 if (test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state)) {
6480 i40e_service_event_complete(pf);
6481 return;
6482 }
6483
41c445ff
JB		 6484 i40e_reset_subtask(pf);
6485 i40e_handle_mdd_event(pf);
6486 i40e_vc_process_vflr_event(pf);
6487 i40e_watchdog_subtask(pf);
6488 i40e_fdir_reinit_subtask(pf);
41c445ff 6489 i40e_sync_filters_subtask(pf);
a1c9a9d9
JK		 6490#ifdef CONFIG_I40E_VXLAN
6491 i40e_sync_vxlan_filters_subtask(pf);
6492#endif
41c445ff
JB		 6493 i40e_clean_adminq_subtask(pf);
6494
6495 i40e_service_event_complete(pf);
6496
6497 /* If the tasks have taken longer than one timer cycle or there
6498 * is more work to be done, reschedule the service task now
6499 * rather than wait for the timer to tick again.
6500 */
6501 if (time_after(jiffies, (start_time + pf->service_timer_period)) ||
6502 test_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state) ||
6503 test_bit(__I40E_MDD_EVENT_PENDING, &pf->state) ||
6504 test_bit(__I40E_VFLR_EVENT_PENDING, &pf->state))
6505 i40e_service_event_schedule(pf);
6506}
6507
6508/**
6509 * i40e_service_timer - timer callback
6510 * @data: pointer to PF struct
6511 **/
6512static void i40e_service_timer(unsigned long data)
6513{
6514 struct i40e_pf *pf = (struct i40e_pf *)data;
6515
6516 mod_timer(&pf->service_timer,
6517 round_jiffies(jiffies + pf->service_timer_period));
6518 i40e_service_event_schedule(pf);
6519}
6520
6521/**
6522 * i40e_set_num_rings_in_vsi - Determine number of rings in the VSI
6523 * @vsi: the VSI being configured
6524 **/
6525static int i40e_set_num_rings_in_vsi(struct i40e_vsi *vsi)
6526{
6527 struct i40e_pf *pf = vsi->back;
6528
6529 switch (vsi->type) {
6530 case I40E_VSI_MAIN:
6531 vsi->alloc_queue_pairs = pf->num_lan_qps;
6532 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
6533 I40E_REQ_DESCRIPTOR_MULTIPLE);
6534 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
6535 vsi->num_q_vectors = pf->num_lan_msix;
6536 else
6537 vsi->num_q_vectors = 1;
6538
6539 break;
6540
6541 case I40E_VSI_FDIR:
6542 vsi->alloc_queue_pairs = 1;
6543 vsi->num_desc = ALIGN(I40E_FDIR_RING_COUNT,
6544 I40E_REQ_DESCRIPTOR_MULTIPLE);
6545 vsi->num_q_vectors = 1;
6546 break;
6547
6548 case I40E_VSI_VMDQ2:
6549 vsi->alloc_queue_pairs = pf->num_vmdq_qps;
6550 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
6551 I40E_REQ_DESCRIPTOR_MULTIPLE);
6552 vsi->num_q_vectors = pf->num_vmdq_msix;
6553 break;
6554
6555 case I40E_VSI_SRIOV:
6556 vsi->alloc_queue_pairs = pf->num_vf_qps;
6557 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
6558 I40E_REQ_DESCRIPTOR_MULTIPLE);
6559 break;
6560
38e00438
VD		 6561#ifdef I40E_FCOE
6562 case I40E_VSI_FCOE:
6563 vsi->alloc_queue_pairs = pf->num_fcoe_qps;
6564 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
6565 I40E_REQ_DESCRIPTOR_MULTIPLE);
6566 vsi->num_q_vectors = pf->num_fcoe_msix;
6567 break;
6568
6569#endif /* I40E_FCOE */
41c445ff
JB		 6570 default:
6571 WARN_ON(1);
6572 return -ENODATA;
6573 }
6574
6575 return 0;
6576}
6577
f650a38b
ASJ		 6578/**
6579 * i40e_vsi_alloc_arrays - Allocate queue and vector pointer arrays for the vsi
6580 * @type: VSI pointer
bc7d338f 6581 * @alloc_qvectors: a bool to specify if q_vectors need to be allocated.
f650a38b
ASJ		 6582 *
6583 * On error: returns error code (negative)
6584 * On success: returns 0
6585 **/
bc7d338f 6586static int i40e_vsi_alloc_arrays(struct i40e_vsi *vsi, bool alloc_qvectors)
f650a38b
ASJ		 6587{
6588 int size;
6589 int ret = 0;
6590
ac6c5e3d 6591 /* allocate memory for both Tx and Rx ring pointers */
f650a38b
ASJ		 6592 size = sizeof(struct i40e_ring *) * vsi->alloc_queue_pairs * 2;
6593 vsi->tx_rings = kzalloc(size, GFP_KERNEL);
6594 if (!vsi->tx_rings)
6595 return -ENOMEM;
f650a38b
ASJ		 6596 vsi->rx_rings = &vsi->tx_rings[vsi->alloc_queue_pairs];
6597
bc7d338f
ASJ		 6598 if (alloc_qvectors) {
6599 /* allocate memory for q_vector pointers */
f57e4fbd 6600 size = sizeof(struct i40e_q_vector *) * vsi->num_q_vectors;
bc7d338f
ASJ		 6601 vsi->q_vectors = kzalloc(size, GFP_KERNEL);
6602 if (!vsi->q_vectors) {
6603 ret = -ENOMEM;
6604 goto err_vectors;
6605 }
f650a38b
ASJ		 6606 }
6607 return ret;
6608
6609err_vectors:
6610 kfree(vsi->tx_rings);
6611 return ret;
6612}
6613
41c445ff
JB		 6614/**
6615 * i40e_vsi_mem_alloc - Allocates the next available struct vsi in the PF
6616 * @pf: board private structure
6617 * @type: type of VSI
6618 *
6619 * On error: returns error code (negative)
6620 * On success: returns vsi index in PF (positive)
6621 **/
6622static int i40e_vsi_mem_alloc(struct i40e_pf *pf, enum i40e_vsi_type type)
6623{
6624 int ret = -ENODEV;
6625 struct i40e_vsi *vsi;
6626 int vsi_idx;
6627 int i;
6628
6629 /* Need to protect the allocation of the VSIs at the PF level */
6630 mutex_lock(&pf->switch_mutex);
6631
6632 /* VSI list may be fragmented if VSI creation/destruction has
6633 * been happening. We can afford to do a quick scan to look
6634 * for any free VSIs in the list.
6635 *
6636 * find next empty vsi slot, looping back around if necessary
6637 */
6638 i = pf->next_vsi;
505682cd 6639 while (i < pf->num_alloc_vsi && pf->vsi[i])
41c445ff 6640 i++;
505682cd 6641 if (i >= pf->num_alloc_vsi) {
41c445ff
JB		 6642 i = 0;
6643 while (i < pf->next_vsi && pf->vsi[i])
6644 i++;
6645 }
6646
505682cd 6647 if (i < pf->num_alloc_vsi && !pf->vsi[i]) {
41c445ff
JB		 6648 vsi_idx = i; /* Found one! */
6649 } else {
6650 ret = -ENODEV;
493fb300 6651 goto unlock_pf; /* out of VSI slots! */
41c445ff
JB		 6652 }
6653 pf->next_vsi = ++i;
6654
6655 vsi = kzalloc(sizeof(*vsi), GFP_KERNEL);
6656 if (!vsi) {
6657 ret = -ENOMEM;
493fb300 6658 goto unlock_pf;
41c445ff
JB		 6659 }
6660 vsi->type = type;
6661 vsi->back = pf;
6662 set_bit(__I40E_DOWN, &vsi->state);
6663 vsi->flags = 0;
6664 vsi->idx = vsi_idx;
6665 vsi->rx_itr_setting = pf->rx_itr_default;
6666 vsi->tx_itr_setting = pf->tx_itr_default;
6667 vsi->netdev_registered = false;
6668 vsi->work_limit = I40E_DEFAULT_IRQ_WORK;
6669 INIT_LIST_HEAD(&vsi->mac_filter_list);
63741846 6670 vsi->irqs_ready = false;
41c445ff 6671
9f65e15b
AD		 6672 ret = i40e_set_num_rings_in_vsi(vsi);
6673 if (ret)
6674 goto err_rings;
6675
bc7d338f 6676 ret = i40e_vsi_alloc_arrays(vsi, true);
f650a38b 6677 if (ret)
9f65e15b 6678 goto err_rings;
493fb300 6679
41c445ff
JB		 6680 /* Setup default MSIX irq handler for VSI */
6681 i40e_vsi_setup_irqhandler(vsi, i40e_msix_clean_rings);
6682
6683 pf->vsi[vsi_idx] = vsi;
6684 ret = vsi_idx;
493fb300
AD		 6685 goto unlock_pf;
6686
9f65e15b 6687err_rings:
493fb300
AD		 6688 pf->next_vsi = i - 1;
6689 kfree(vsi);
6690unlock_pf:
41c445ff
JB		 6691 mutex_unlock(&pf->switch_mutex);
6692 return ret;
6693}
6694
f650a38b
ASJ		 6695/**
6696 * i40e_vsi_free_arrays - Free queue and vector pointer arrays for the VSI
6697 * @type: VSI pointer
bc7d338f 6698 * @free_qvectors: a bool to specify if q_vectors need to be freed.
f650a38b
ASJ		 6699 *
6700 * On error: returns error code (negative)
6701 * On success: returns 0
6702 **/
bc7d338f 6703static void i40e_vsi_free_arrays(struct i40e_vsi *vsi, bool free_qvectors)
f650a38b
ASJ		 6704{
6705 /* free the ring and vector containers */
bc7d338f
ASJ		 6706 if (free_qvectors) {
6707 kfree(vsi->q_vectors);
6708 vsi->q_vectors = NULL;
6709 }
f650a38b
ASJ		 6710 kfree(vsi->tx_rings);
6711 vsi->tx_rings = NULL;
6712 vsi->rx_rings = NULL;
6713}
6714
41c445ff
JB		 6715/**
6716 * i40e_vsi_clear - Deallocate the VSI provided
6717 * @vsi: the VSI being un-configured
6718 **/
6719static int i40e_vsi_clear(struct i40e_vsi *vsi)
6720{
6721 struct i40e_pf *pf;
6722
6723 if (!vsi)
6724 return 0;
6725
6726 if (!vsi->back)
6727 goto free_vsi;
6728 pf = vsi->back;
6729
6730 mutex_lock(&pf->switch_mutex);
6731 if (!pf->vsi[vsi->idx]) {
6732 dev_err(&pf->pdev->dev, "pf->vsi[%d] is NULL, just free vsi[%d](%p,type %d)\n",
6733 vsi->idx, vsi->idx, vsi, vsi->type);
6734 goto unlock_vsi;
6735 }
6736
6737 if (pf->vsi[vsi->idx] != vsi) {
6738 dev_err(&pf->pdev->dev,
6739 "pf->vsi[%d](%p, type %d) != vsi[%d](%p,type %d): no free!\n",
6740 pf->vsi[vsi->idx]->idx,
6741 pf->vsi[vsi->idx],
6742 pf->vsi[vsi->idx]->type,
6743 vsi->idx, vsi, vsi->type);
6744 goto unlock_vsi;
6745 }
6746
6747 /* updates the pf for this cleared vsi */
6748 i40e_put_lump(pf->qp_pile, vsi->base_queue, vsi->idx);
6749 i40e_put_lump(pf->irq_pile, vsi->base_vector, vsi->idx);
6750
bc7d338f 6751 i40e_vsi_free_arrays(vsi, true);
493fb300 6752
41c445ff
JB		 6753 pf->vsi[vsi->idx] = NULL;
6754 if (vsi->idx < pf->next_vsi)
6755 pf->next_vsi = vsi->idx;
6756
6757unlock_vsi:
6758 mutex_unlock(&pf->switch_mutex);
6759free_vsi:
6760 kfree(vsi);
6761
6762 return 0;
6763}
6764
9f65e15b
AD		 6765/**
6766 * i40e_vsi_clear_rings - Deallocates the Rx and Tx rings for the provided VSI
6767 * @vsi: the VSI being cleaned
6768 **/
be1d5eea 6769static void i40e_vsi_clear_rings(struct i40e_vsi *vsi)
9f65e15b
AD		 6770{
6771 int i;
6772
8e9dca53 6773 if (vsi->tx_rings && vsi->tx_rings[0]) {
d7397644 6774 for (i = 0; i < vsi->alloc_queue_pairs; i++) {
00403f04
MW		 6775 kfree_rcu(vsi->tx_rings[i], rcu);
6776 vsi->tx_rings[i] = NULL;
6777 vsi->rx_rings[i] = NULL;
6778 }
be1d5eea 6779 }
9f65e15b
AD		 6780}
6781
41c445ff
JB		 6782/**
6783 * i40e_alloc_rings - Allocates the Rx and Tx rings for the provided VSI
6784 * @vsi: the VSI being configured
6785 **/
6786static int i40e_alloc_rings(struct i40e_vsi *vsi)
6787{
e7046ee1 6788 struct i40e_ring *tx_ring, *rx_ring;
41c445ff 6789 struct i40e_pf *pf = vsi->back;
41c445ff
JB		 6790 int i;
6791
41c445ff 6792 /* Set basic values in the rings to be used later during open() */
d7397644 6793 for (i = 0; i < vsi->alloc_queue_pairs; i++) {
ac6c5e3d 6794 /* allocate space for both Tx and Rx in one shot */
9f65e15b
AD		 6795 tx_ring = kzalloc(sizeof(struct i40e_ring) * 2, GFP_KERNEL);
6796 if (!tx_ring)
6797 goto err_out;
41c445ff
JB		 6798
6799 tx_ring->queue_index = i;
6800 tx_ring->reg_idx = vsi->base_queue + i;
6801 tx_ring->ring_active = false;
6802 tx_ring->vsi = vsi;
6803 tx_ring->netdev = vsi->netdev;
6804 tx_ring->dev = &pf->pdev->dev;
6805 tx_ring->count = vsi->num_desc;
6806 tx_ring->size = 0;
6807 tx_ring->dcb_tc = 0;
9f65e15b 6808 vsi->tx_rings[i] = tx_ring;
41c445ff 6809
9f65e15b 6810 rx_ring = &tx_ring[1];
41c445ff
JB		 6811 rx_ring->queue_index = i;
6812 rx_ring->reg_idx = vsi->base_queue + i;
6813 rx_ring->ring_active = false;
6814 rx_ring->vsi = vsi;
6815 rx_ring->netdev = vsi->netdev;
6816 rx_ring->dev = &pf->pdev->dev;
6817 rx_ring->count = vsi->num_desc;
6818 rx_ring->size = 0;
6819 rx_ring->dcb_tc = 0;
6820 if (pf->flags & I40E_FLAG_16BYTE_RX_DESC_ENABLED)
6821 set_ring_16byte_desc_enabled(rx_ring);
6822 else
6823 clear_ring_16byte_desc_enabled(rx_ring);
9f65e15b 6824 vsi->rx_rings[i] = rx_ring;
41c445ff
JB		 6825 }
6826
6827 return 0;
9f65e15b
AD		 6828
6829err_out:
6830 i40e_vsi_clear_rings(vsi);
6831 return -ENOMEM;
41c445ff
JB		 6832}
6833
6834/**
6835 * i40e_reserve_msix_vectors - Reserve MSI-X vectors in the kernel
6836 * @pf: board private structure
6837 * @vectors: the number of MSI-X vectors to request
6838 *
6839 * Returns the number of vectors reserved, or error
6840 **/
6841static int i40e_reserve_msix_vectors(struct i40e_pf *pf, int vectors)
6842{
7b37f376
AG		 6843 vectors = pci_enable_msix_range(pf->pdev, pf->msix_entries,
6844 I40E_MIN_MSIX, vectors);
6845 if (vectors < 0) {
41c445ff 6846 dev_info(&pf->pdev->dev,
7b37f376 6847 "MSI-X vector reservation failed: %d\n", vectors);
41c445ff
JB		 6848 vectors = 0;
6849 }
6850
6851 return vectors;
6852}
6853
6854/**
6855 * i40e_init_msix - Setup the MSIX capability
6856 * @pf: board private structure
6857 *
6858 * Work with the OS to set up the MSIX vectors needed.
6859 *
6860 * Returns 0 on success, negative on failure
6861 **/
6862static int i40e_init_msix(struct i40e_pf *pf)
6863{
6864 i40e_status err = 0;
6865 struct i40e_hw *hw = &pf->hw;
c135b0de 6866 int other_vecs = 0;
41c445ff
JB		 6867 int v_budget, i;
6868 int vec;
6869
6870 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED))
6871 return -ENODEV;
6872
6873 /* The number of vectors we'll request will be comprised of:
6874 * - Add 1 for "other" cause for Admin Queue events, etc.
6875 * - The number of LAN queue pairs
f8ff1464
ASJ		 6876 * - Queues being used for RSS.
6877 * We don't need as many as max_rss_size vectors.
6878 * use rss_size instead in the calculation since that
6879 * is governed by number of cpus in the system.
6880 * - assumes symmetric Tx/Rx pairing
41c445ff 6881 * - The number of VMDq pairs
38e00438
VD		 6882#ifdef I40E_FCOE
6883 * - The number of FCOE qps.
6884#endif
41c445ff
JB		 6885 * Once we count this up, try the request.
6886 *
6887 * If we can't get what we want, we'll simplify to nearly nothing
6888 * and try again. If that still fails, we punt.
6889 */
f8ff1464 6890 pf->num_lan_msix = pf->num_lan_qps - (pf->rss_size_max - pf->rss_size);
41c445ff 6891 pf->num_vmdq_msix = pf->num_vmdq_qps;
c135b0de
SN		 6892 other_vecs = 1;
6893 other_vecs += (pf->num_vmdq_vsis * pf->num_vmdq_msix);
60ea5f83 6894 if (pf->flags & I40E_FLAG_FD_SB_ENABLED)
c135b0de 6895 other_vecs++;
41c445ff 6896
38e00438
VD		 6897#ifdef I40E_FCOE
6898 if (pf->flags & I40E_FLAG_FCOE_ENABLED) {
6899 pf->num_fcoe_msix = pf->num_fcoe_qps;
6900 v_budget += pf->num_fcoe_msix;
6901 }
6902
6903#endif
41c445ff 6904 /* Scale down if necessary, and the rings will share vectors */
c135b0de
SN		 6905 pf->num_lan_msix = min_t(int, pf->num_lan_msix,
6906 (hw->func_caps.num_msix_vectors - other_vecs));
6907 v_budget = pf->num_lan_msix + other_vecs;
41c445ff
JB		 6908
6909 pf->msix_entries = kcalloc(v_budget, sizeof(struct msix_entry),
6910 GFP_KERNEL);
6911 if (!pf->msix_entries)
6912 return -ENOMEM;
6913
6914 for (i = 0; i < v_budget; i++)
6915 pf->msix_entries[i].entry = i;
6916 vec = i40e_reserve_msix_vectors(pf, v_budget);
a34977ba
ASJ		 6917
6918 if (vec != v_budget) {
6919 /* If we have limited resources, we will start with no vectors
6920 * for the special features and then allocate vectors to some
6921 * of these features based on the policy and at the end disable
6922 * the features that did not get any vectors.
6923 */
38e00438
VD		 6924#ifdef I40E_FCOE
6925 pf->num_fcoe_qps = 0;
6926 pf->num_fcoe_msix = 0;
6927#endif
a34977ba
ASJ		 6928 pf->num_vmdq_msix = 0;
6929 }
6930
41c445ff
JB		 6931 if (vec < I40E_MIN_MSIX) {
6932 pf->flags &= ~I40E_FLAG_MSIX_ENABLED;
6933 kfree(pf->msix_entries);
6934 pf->msix_entries = NULL;
6935 return -ENODEV;
6936
6937 } else if (vec == I40E_MIN_MSIX) {
6938 /* Adjust for minimal MSIX use */
41c445ff
JB		 6939 pf->num_vmdq_vsis = 0;
6940 pf->num_vmdq_qps = 0;
41c445ff
JB		 6941 pf->num_lan_qps = 1;
6942 pf->num_lan_msix = 1;
6943
6944 } else if (vec != v_budget) {
a34977ba
ASJ		 6945 /* reserve the misc vector */
6946 vec--;
6947
41c445ff
JB		 6948 /* Scale vector usage down */
6949 pf->num_vmdq_msix = 1; /* force VMDqs to only one vector */
a34977ba 6950 pf->num_vmdq_vsis = 1;
41c445ff
JB		 6951
6952 /* partition out the remaining vectors */
6953 switch (vec) {
6954 case 2:
41c445ff
JB		 6955 pf->num_lan_msix = 1;
6956 break;
6957 case 3:
38e00438
VD		 6958#ifdef I40E_FCOE
6959 /* give one vector to FCoE */
6960 if (pf->flags & I40E_FLAG_FCOE_ENABLED) {
6961 pf->num_lan_msix = 1;
6962 pf->num_fcoe_msix = 1;
6963 }
6964#else
41c445ff 6965 pf->num_lan_msix = 2;
38e00438 6966#endif
41c445ff
JB		 6967 break;
6968 default:
38e00438
VD		 6969#ifdef I40E_FCOE
6970 /* give one vector to FCoE */
6971 if (pf->flags & I40E_FLAG_FCOE_ENABLED) {
6972 pf->num_fcoe_msix = 1;
6973 vec--;
6974 }
6975#endif
41c445ff
JB		 6976 pf->num_lan_msix = min_t(int, (vec / 2),
6977 pf->num_lan_qps);
6978 pf->num_vmdq_vsis = min_t(int, (vec - pf->num_lan_msix),
6979 I40E_DEFAULT_NUM_VMDQ_VSI);
6980 break;
6981 }
6982 }
6983
a34977ba
ASJ		 6984 if ((pf->flags & I40E_FLAG_VMDQ_ENABLED) &&
6985 (pf->num_vmdq_msix == 0)) {
6986 dev_info(&pf->pdev->dev, "VMDq disabled, not enough MSI-X vectors\n");
6987 pf->flags &= ~I40E_FLAG_VMDQ_ENABLED;
6988 }
38e00438
VD		 6989#ifdef I40E_FCOE
6990
6991 if ((pf->flags & I40E_FLAG_FCOE_ENABLED) && (pf->num_fcoe_msix == 0)) {
6992 dev_info(&pf->pdev->dev, "FCOE disabled, not enough MSI-X vectors\n");
6993 pf->flags &= ~I40E_FLAG_FCOE_ENABLED;
6994 }
6995#endif
41c445ff
JB		 6996 return err;
6997}
6998
493fb300 6999/**
90e04070 7000 * i40e_vsi_alloc_q_vector - Allocate memory for a single interrupt vector
493fb300
AD		 7001 * @vsi: the VSI being configured
7002 * @v_idx: index of the vector in the vsi struct
7003 *
7004 * We allocate one q_vector. If allocation fails we return -ENOMEM.
7005 **/
90e04070 7006static int i40e_vsi_alloc_q_vector(struct i40e_vsi *vsi, int v_idx)
493fb300
AD		 7007{
7008 struct i40e_q_vector *q_vector;
7009
7010 /* allocate q_vector */
7011 q_vector = kzalloc(sizeof(struct i40e_q_vector), GFP_KERNEL);
7012 if (!q_vector)
7013 return -ENOMEM;
7014
7015 q_vector->vsi = vsi;
7016 q_vector->v_idx = v_idx;
7017 cpumask_set_cpu(v_idx, &q_vector->affinity_mask);
7018 if (vsi->netdev)
7019 netif_napi_add(vsi->netdev, &q_vector->napi,
eefeacee 7020 i40e_napi_poll, NAPI_POLL_WEIGHT);
493fb300 7021
cd0b6fa6
AD		 7022 q_vector->rx.latency_range = I40E_LOW_LATENCY;
7023 q_vector->tx.latency_range = I40E_LOW_LATENCY;
7024
493fb300
AD		 7025 /* tie q_vector and vsi together */
7026 vsi->q_vectors[v_idx] = q_vector;
7027
7028 return 0;
7029}
7030
41c445ff 7031/**
90e04070 7032 * i40e_vsi_alloc_q_vectors - Allocate memory for interrupt vectors
41c445ff
JB		 7033 * @vsi: the VSI being configured
7034 *
7035 * We allocate one q_vector per queue interrupt. If allocation fails we
7036 * return -ENOMEM.
7037 **/
90e04070 7038static int i40e_vsi_alloc_q_vectors(struct i40e_vsi *vsi)
41c445ff
JB		 7039{
7040 struct i40e_pf *pf = vsi->back;
7041 int v_idx, num_q_vectors;
493fb300 7042 int err;
41c445ff
JB		 7043
7044 /* if not MSIX, give the one vector only to the LAN VSI */
7045 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
7046 num_q_vectors = vsi->num_q_vectors;
7047 else if (vsi == pf->vsi[pf->lan_vsi])
7048 num_q_vectors = 1;
7049 else
7050 return -EINVAL;
7051
41c445ff 7052 for (v_idx = 0; v_idx < num_q_vectors; v_idx++) {
90e04070 7053 err = i40e_vsi_alloc_q_vector(vsi, v_idx);
493fb300
AD		 7054 if (err)
7055 goto err_out;
41c445ff
JB		 7056 }
7057
7058 return 0;
493fb300
AD		 7059
7060err_out:
7061 while (v_idx--)
7062 i40e_free_q_vector(vsi, v_idx);
7063
7064 return err;
41c445ff
JB		 7065}
7066
7067/**
7068 * i40e_init_interrupt_scheme - Determine proper interrupt scheme
7069 * @pf: board private structure to initialize
7070 **/
7071static void i40e_init_interrupt_scheme(struct i40e_pf *pf)
7072{
7073 int err = 0;
7074
7075 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
7076 err = i40e_init_msix(pf);
7077 if (err) {
60ea5f83 7078 pf->flags &= ~(I40E_FLAG_MSIX_ENABLED |
38e00438
VD		 7079#ifdef I40E_FCOE
7080 I40E_FLAG_FCOE_ENABLED |
7081#endif
60ea5f83 7082 I40E_FLAG_RSS_ENABLED |
4d9b6043 7083 I40E_FLAG_DCB_CAPABLE |
60ea5f83
JB		 7084 I40E_FLAG_SRIOV_ENABLED |
7085 I40E_FLAG_FD_SB_ENABLED |
7086 I40E_FLAG_FD_ATR_ENABLED |
7087 I40E_FLAG_VMDQ_ENABLED);
41c445ff
JB		 7088
7089 /* rework the queue expectations without MSIX */
7090 i40e_determine_queue_usage(pf);
7091 }
7092 }
7093
7094 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED) &&
7095 (pf->flags & I40E_FLAG_MSI_ENABLED)) {
77fa28be 7096 dev_info(&pf->pdev->dev, "MSI-X not available, trying MSI\n");
41c445ff
JB		 7097 err = pci_enable_msi(pf->pdev);
7098 if (err) {
958a3e3b 7099 dev_info(&pf->pdev->dev, "MSI init failed - %d\n", err);
41c445ff
JB		 7100 pf->flags &= ~I40E_FLAG_MSI_ENABLED;
7101 }
7102 }
7103
958a3e3b 7104 if (!(pf->flags & (I40E_FLAG_MSIX_ENABLED | I40E_FLAG_MSI_ENABLED)))
77fa28be 7105 dev_info(&pf->pdev->dev, "MSI-X and MSI not available, falling back to Legacy IRQ\n");
958a3e3b 7106
41c445ff
JB		 7107 /* track first vector for misc interrupts */
7108 err = i40e_get_lump(pf, pf->irq_pile, 1, I40E_PILE_VALID_BIT-1);
7109}
7110
7111/**
7112 * i40e_setup_misc_vector - Setup the misc vector to handle non queue events
7113 * @pf: board private structure
7114 *
7115 * This sets up the handler for MSIX 0, which is used to manage the
7116 * non-queue interrupts, e.g. AdminQ and errors. This is not used
7117 * when in MSI or Legacy interrupt mode.
7118 **/
7119static int i40e_setup_misc_vector(struct i40e_pf *pf)
7120{
7121 struct i40e_hw *hw = &pf->hw;
7122 int err = 0;
7123
7124 /* Only request the irq if this is the first time through, and
7125 * not when we're rebuilding after a Reset
7126 */
7127 if (!test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state)) {
7128 err = request_irq(pf->msix_entries[0].vector,
7129 i40e_intr, 0, pf->misc_int_name, pf);
7130 if (err) {
7131 dev_info(&pf->pdev->dev,
77fa28be
CS		 7132 "request_irq for %s failed: %d\n",
7133 pf->misc_int_name, err);
41c445ff
JB		 7134 return -EFAULT;
7135 }
7136 }
7137
7138 i40e_enable_misc_int_causes(hw);
7139
7140 /* associate no queues to the misc vector */
7141 wr32(hw, I40E_PFINT_LNKLST0, I40E_QUEUE_END_OF_LIST);
7142 wr32(hw, I40E_PFINT_ITR0(I40E_RX_ITR), I40E_ITR_8K);
7143
7144 i40e_flush(hw);
7145
7146 i40e_irq_dynamic_enable_icr0(pf);
7147
7148 return err;
7149}
7150
7151/**
7152 * i40e_config_rss - Prepare for RSS if used
7153 * @pf: board private structure
7154 **/
7155static int i40e_config_rss(struct i40e_pf *pf)
7156{
22f258a1 7157 u32 rss_key[I40E_PFQF_HKEY_MAX_INDEX + 1];
4617e8c0
ASJ		 7158 struct i40e_hw *hw = &pf->hw;
7159 u32 lut = 0;
7160 int i, j;
7161 u64 hena;
e157ea30 7162 u32 reg_val;
41c445ff 7163
22f258a1 7164 netdev_rss_key_fill(rss_key, sizeof(rss_key));
41c445ff 7165 for (i = 0; i <= I40E_PFQF_HKEY_MAX_INDEX; i++)
22f258a1 7166 wr32(hw, I40E_PFQF_HKEY(i), rss_key[i]);
41c445ff
JB		 7167
7168 /* By default we enable TCP/UDP with IPv4/IPv6 ptypes */
7169 hena = (u64)rd32(hw, I40E_PFQF_HENA(0)) |
7170 ((u64)rd32(hw, I40E_PFQF_HENA(1)) << 32);
12dc4fe3 7171 hena |= I40E_DEFAULT_RSS_HENA;
41c445ff
JB		 7172 wr32(hw, I40E_PFQF_HENA(0), (u32)hena);
7173 wr32(hw, I40E_PFQF_HENA(1), (u32)(hena >> 32));
7174
e157ea30
CW		 7175 /* Check capability and Set table size and register per hw expectation*/
7176 reg_val = rd32(hw, I40E_PFQF_CTL_0);
7177 if (hw->func_caps.rss_table_size == 512) {
7178 reg_val |= I40E_PFQF_CTL_0_HASHLUTSIZE_512;
7179 pf->rss_table_size = 512;
7180 } else {
7181 pf->rss_table_size = 128;
7182 reg_val &= ~I40E_PFQF_CTL_0_HASHLUTSIZE_512;
7183 }
7184 wr32(hw, I40E_PFQF_CTL_0, reg_val);
7185
41c445ff 7186 /* Populate the LUT with max no. of queues in round robin fashion */
e157ea30 7187 for (i = 0, j = 0; i < pf->rss_table_size; i++, j++) {
41c445ff
JB		 7188
7189 /* The assumption is that lan qp count will be the highest
7190 * qp count for any PF VSI that needs RSS.
7191 * If multiple VSIs need RSS support, all the qp counts
7192 * for those VSIs should be a power of 2 for RSS to work.
7193 * If LAN VSI is the only consumer for RSS then this requirement
7194 * is not necessary.
7195 */
7196 if (j == pf->rss_size)
7197 j = 0;
7198 /* lut = 4-byte sliding window of 4 lut entries */
7199 lut = (lut << 8) | (j &
7200 ((0x1 << pf->hw.func_caps.rss_table_entry_width) - 1));
7201 /* On i = 3, we have 4 entries in lut; write to the register */
7202 if ((i & 3) == 3)
7203 wr32(hw, I40E_PFQF_HLUT(i >> 2), lut);
7204 }
7205 i40e_flush(hw);
7206
7207 return 0;
7208}
7209
f8ff1464
ASJ		 7210/**
7211 * i40e_reconfig_rss_queues - change number of queues for rss and rebuild
7212 * @pf: board private structure
7213 * @queue_count: the requested queue count for rss.
7214 *
7215 * returns 0 if rss is not enabled, if enabled returns the final rss queue
7216 * count which may be different from the requested queue count.
7217 **/
7218int i40e_reconfig_rss_queues(struct i40e_pf *pf, int queue_count)
7219{
7220 if (!(pf->flags & I40E_FLAG_RSS_ENABLED))
7221 return 0;
7222
7223 queue_count = min_t(int, queue_count, pf->rss_size_max);
f8ff1464
ASJ		 7224
7225 if (queue_count != pf->rss_size) {
f8ff1464
ASJ		 7226 i40e_prep_for_reset(pf);
7227
f8ff1464
ASJ		 7228 pf->rss_size = queue_count;
7229
7230 i40e_reset_and_rebuild(pf, true);
7231 i40e_config_rss(pf);
7232 }
7233 dev_info(&pf->pdev->dev, "RSS count: %d\n", pf->rss_size);
7234 return pf->rss_size;
7235}
7236
41c445ff
JB		 7237/**
7238 * i40e_sw_init - Initialize general software structures (struct i40e_pf)
7239 * @pf: board private structure to initialize
7240 *
7241 * i40e_sw_init initializes the Adapter private data structure.
7242 * Fields are initialized based on PCI device information and
7243 * OS network device settings (MTU size).
7244 **/
7245static int i40e_sw_init(struct i40e_pf *pf)
7246{
7247 int err = 0;
7248 int size;
7249
7250 pf->msg_enable = netif_msg_init(I40E_DEFAULT_MSG_ENABLE,
7251 (NETIF_MSG_DRV|NETIF_MSG_PROBE|NETIF_MSG_LINK));
2759997b 7252 pf->hw.debug_mask = pf->msg_enable | I40E_DEBUG_DIAG;
41c445ff
JB		 7253 if (debug != -1 && debug != I40E_DEFAULT_MSG_ENABLE) {
7254 if (I40E_DEBUG_USER & debug)
7255 pf->hw.debug_mask = debug;
7256 pf->msg_enable = netif_msg_init((debug & ~I40E_DEBUG_USER),
7257 I40E_DEFAULT_MSG_ENABLE);
7258 }
7259
7260 /* Set default capability flags */
7261 pf->flags = I40E_FLAG_RX_CSUM_ENABLED |
7262 I40E_FLAG_MSI_ENABLED |
7263 I40E_FLAG_MSIX_ENABLED |
41c445ff
JB		 7264 I40E_FLAG_RX_1BUF_ENABLED;
7265
ca99eb99
MW		 7266 /* Set default ITR */
7267 pf->rx_itr_default = I40E_ITR_DYNAMIC | I40E_ITR_RX_DEF;
7268 pf->tx_itr_default = I40E_ITR_DYNAMIC | I40E_ITR_TX_DEF;
7269
7134f9ce
JB		 7270 /* Depending on PF configurations, it is possible that the RSS
7271 * maximum might end up larger than the available queues
7272 */
41c445ff 7273 pf->rss_size_max = 0x1 << pf->hw.func_caps.rss_table_entry_width;
ec9a7db7 7274 pf->rss_size = 1;
7134f9ce
JB		 7275 pf->rss_size_max = min_t(int, pf->rss_size_max,
7276 pf->hw.func_caps.num_tx_qp);
41c445ff
JB		 7277 if (pf->hw.func_caps.rss) {
7278 pf->flags |= I40E_FLAG_RSS_ENABLED;
bf051a3b 7279 pf->rss_size = min_t(int, pf->rss_size_max, num_online_cpus());
41c445ff
JB		 7280 }
7281
2050bc65
CS		 7282 /* MFP mode enabled */
7283 if (pf->hw.func_caps.npar_enable || pf->hw.func_caps.mfp_mode_1) {
7284 pf->flags |= I40E_FLAG_MFP_ENABLED;
7285 dev_info(&pf->pdev->dev, "MFP mode Enabled\n");
7286 }
7287
cbf61325
ASJ		 7288 /* FW/NVM is not yet fixed in this regard */
7289 if ((pf->hw.func_caps.fd_filters_guaranteed > 0) ||
7290 (pf->hw.func_caps.fd_filters_best_effort > 0)) {
7291 pf->flags |= I40E_FLAG_FD_ATR_ENABLED;
7292 pf->atr_sample_rate = I40E_DEFAULT_ATR_SAMPLE_RATE;
433c47de
ASJ		 7293 /* Setup a counter for fd_atr per pf */
7294 pf->fd_atr_cnt_idx = I40E_FD_ATR_STAT_IDX(pf->hw.pf_id);
cbf61325 7295 if (!(pf->flags & I40E_FLAG_MFP_ENABLED)) {
60ea5f83 7296 pf->flags |= I40E_FLAG_FD_SB_ENABLED;
433c47de
ASJ		 7297 /* Setup a counter for fd_sb per pf */
7298 pf->fd_sb_cnt_idx = I40E_FD_SB_STAT_IDX(pf->hw.pf_id);
cbf61325
ASJ		 7299 } else {
7300 dev_info(&pf->pdev->dev,
0b67584f 7301 "Flow Director Sideband mode Disabled in MFP mode\n");
41c445ff 7302 }
cbf61325
ASJ		 7303 pf->fdir_pf_filter_count =
7304 pf->hw.func_caps.fd_filters_guaranteed;
7305 pf->hw.fdir_shared_filter_count =
7306 pf->hw.func_caps.fd_filters_best_effort;
41c445ff
JB		 7307 }
7308
7309 if (pf->hw.func_caps.vmdq) {
7310 pf->flags |= I40E_FLAG_VMDQ_ENABLED;
7311 pf->num_vmdq_vsis = I40E_DEFAULT_NUM_VMDQ_VSI;
7312 pf->num_vmdq_qps = I40E_DEFAULT_QUEUES_PER_VMDQ;
7313 }
7314
38e00438
VD		 7315#ifdef I40E_FCOE
7316 err = i40e_init_pf_fcoe(pf);
7317 if (err)
7318 dev_info(&pf->pdev->dev, "init_pf_fcoe failed: %d\n", err);
7319
7320#endif /* I40E_FCOE */
41c445ff 7321#ifdef CONFIG_PCI_IOV
ba252f13 7322 if (pf->hw.func_caps.num_vfs && pf->hw.partition_id == 1) {
41c445ff
JB		 7323 pf->num_vf_qps = I40E_DEFAULT_QUEUES_PER_VF;
7324 pf->flags |= I40E_FLAG_SRIOV_ENABLED;
7325 pf->num_req_vfs = min_t(int,
7326 pf->hw.func_caps.num_vfs,
7327 I40E_MAX_VF_COUNT);
7328 }
7329#endif /* CONFIG_PCI_IOV */
7330 pf->eeprom_version = 0xDEAD;
7331 pf->lan_veb = I40E_NO_VEB;
7332 pf->lan_vsi = I40E_NO_VSI;
7333
7334 /* set up queue assignment tracking */
7335 size = sizeof(struct i40e_lump_tracking)
7336 + (sizeof(u16) * pf->hw.func_caps.num_tx_qp);
7337 pf->qp_pile = kzalloc(size, GFP_KERNEL);
7338 if (!pf->qp_pile) {
7339 err = -ENOMEM;
7340 goto sw_init_done;
7341 }
7342 pf->qp_pile->num_entries = pf->hw.func_caps.num_tx_qp;
7343 pf->qp_pile->search_hint = 0;
7344
7345 /* set up vector assignment tracking */
7346 size = sizeof(struct i40e_lump_tracking)
7347 + (sizeof(u16) * pf->hw.func_caps.num_msix_vectors);
7348 pf->irq_pile = kzalloc(size, GFP_KERNEL);
7349 if (!pf->irq_pile) {
7350 kfree(pf->qp_pile);
7351 err = -ENOMEM;
7352 goto sw_init_done;
7353 }
7354 pf->irq_pile->num_entries = pf->hw.func_caps.num_msix_vectors;
7355 pf->irq_pile->search_hint = 0;
7356
327fe04b
ASJ		 7357 pf->tx_timeout_recovery_level = 1;
7358
41c445ff
JB		 7359 mutex_init(&pf->switch_mutex);
7360
7361sw_init_done:
7362 return err;
7363}
7364
7c3c288b
ASJ		 7365/**
7366 * i40e_set_ntuple - set the ntuple feature flag and take action
7367 * @pf: board private structure to initialize
7368 * @features: the feature set that the stack is suggesting
7369 *
7370 * returns a bool to indicate if reset needs to happen
7371 **/
7372bool i40e_set_ntuple(struct i40e_pf *pf, netdev_features_t features)
7373{
7374 bool need_reset = false;
7375
7376 /* Check if Flow Director n-tuple support was enabled or disabled. If
7377 * the state changed, we need to reset.
7378 */
7379 if (features & NETIF_F_NTUPLE) {
7380 /* Enable filters and mark for reset */
7381 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
7382 need_reset = true;
7383 pf->flags |= I40E_FLAG_FD_SB_ENABLED;
7384 } else {
7385 /* turn off filters, mark for reset and clear SW filter list */
7386 if (pf->flags & I40E_FLAG_FD_SB_ENABLED) {
7387 need_reset = true;
7388 i40e_fdir_filter_exit(pf);
7389 }
7390 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
8a4f34fb 7391 pf->auto_disable_flags &= ~I40E_FLAG_FD_SB_ENABLED;
1e1be8f6
ASJ		 7392 /* reset fd counters */
7393 pf->fd_add_err = pf->fd_atr_cnt = pf->fd_tcp_rule = 0;
7394 pf->fdir_pf_active_filters = 0;
7395 pf->flags |= I40E_FLAG_FD_ATR_ENABLED;
7396 dev_info(&pf->pdev->dev, "ATR re-enabled.\n");
8a4f34fb
ASJ		 7397 /* if ATR was auto disabled it can be re-enabled. */
7398 if ((pf->flags & I40E_FLAG_FD_ATR_ENABLED) &&
7399 (pf->auto_disable_flags & I40E_FLAG_FD_ATR_ENABLED))
7400 pf->auto_disable_flags &= ~I40E_FLAG_FD_ATR_ENABLED;
7c3c288b
ASJ		 7401 }
7402 return need_reset;
7403}
7404
41c445ff
JB		 7405/**
7406 * i40e_set_features - set the netdev feature flags
7407 * @netdev: ptr to the netdev being adjusted
7408 * @features: the feature set that the stack is suggesting
7409 **/
7410static int i40e_set_features(struct net_device *netdev,
7411 netdev_features_t features)
7412{
7413 struct i40e_netdev_priv *np = netdev_priv(netdev);
7414 struct i40e_vsi *vsi = np->vsi;
7c3c288b
ASJ		 7415 struct i40e_pf *pf = vsi->back;
7416 bool need_reset;
41c445ff
JB		 7417
7418 if (features & NETIF_F_HW_VLAN_CTAG_RX)
7419 i40e_vlan_stripping_enable(vsi);
7420 else
7421 i40e_vlan_stripping_disable(vsi);
7422
7c3c288b
ASJ		 7423 need_reset = i40e_set_ntuple(pf, features);
7424
7425 if (need_reset)
7426 i40e_do_reset(pf, (1 << __I40E_PF_RESET_REQUESTED));
7427
41c445ff
JB		 7428 return 0;
7429}
7430
a1c9a9d9
JK		 7431#ifdef CONFIG_I40E_VXLAN
7432/**
7433 * i40e_get_vxlan_port_idx - Lookup a possibly offloaded for Rx UDP port
7434 * @pf: board private structure
7435 * @port: The UDP port to look up
7436 *
7437 * Returns the index number or I40E_MAX_PF_UDP_OFFLOAD_PORTS if port not found
7438 **/
7439static u8 i40e_get_vxlan_port_idx(struct i40e_pf *pf, __be16 port)
7440{
7441 u8 i;
7442
7443 for (i = 0; i < I40E_MAX_PF_UDP_OFFLOAD_PORTS; i++) {
7444 if (pf->vxlan_ports[i] == port)
7445 return i;
7446 }
7447
7448 return i;
7449}
7450
7451/**
7452 * i40e_add_vxlan_port - Get notifications about VXLAN ports that come up
7453 * @netdev: This physical port's netdev
7454 * @sa_family: Socket Family that VXLAN is notifying us about
7455 * @port: New UDP port number that VXLAN started listening to
7456 **/
7457static void i40e_add_vxlan_port(struct net_device *netdev,
7458 sa_family_t sa_family, __be16 port)
7459{
7460 struct i40e_netdev_priv *np = netdev_priv(netdev);
7461 struct i40e_vsi *vsi = np->vsi;
7462 struct i40e_pf *pf = vsi->back;
7463 u8 next_idx;
7464 u8 idx;
7465
7466 if (sa_family == AF_INET6)
7467 return;
7468
7469 idx = i40e_get_vxlan_port_idx(pf, port);
7470
7471 /* Check if port already exists */
7472 if (idx < I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
7473 netdev_info(netdev, "Port %d already offloaded\n", ntohs(port));
7474 return;
7475 }
7476
7477 /* Now check if there is space to add the new port */
7478 next_idx = i40e_get_vxlan_port_idx(pf, 0);
7479
7480 if (next_idx == I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
7481 netdev_info(netdev, "Maximum number of UDP ports reached, not adding port %d\n",
7482 ntohs(port));
7483 return;
7484 }
7485
7486 /* New port: add it and mark its index in the bitmap */
7487 pf->vxlan_ports[next_idx] = port;
7488 pf->pending_vxlan_bitmap |= (1 << next_idx);
7489
7490 pf->flags |= I40E_FLAG_VXLAN_FILTER_SYNC;
7491}
7492
7493/**
7494 * i40e_del_vxlan_port - Get notifications about VXLAN ports that go away
7495 * @netdev: This physical port's netdev
7496 * @sa_family: Socket Family that VXLAN is notifying us about
7497 * @port: UDP port number that VXLAN stopped listening to
7498 **/
7499static void i40e_del_vxlan_port(struct net_device *netdev,
7500 sa_family_t sa_family, __be16 port)
7501{
7502 struct i40e_netdev_priv *np = netdev_priv(netdev);
7503 struct i40e_vsi *vsi = np->vsi;
7504 struct i40e_pf *pf = vsi->back;
7505 u8 idx;
7506
7507 if (sa_family == AF_INET6)
7508 return;
7509
7510 idx = i40e_get_vxlan_port_idx(pf, port);
7511
7512 /* Check if port already exists */
7513 if (idx < I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
7514 /* if port exists, set it to 0 (mark for deletion)
7515 * and make it pending
7516 */
7517 pf->vxlan_ports[idx] = 0;
7518
7519 pf->pending_vxlan_bitmap |= (1 << idx);
7520
7521 pf->flags |= I40E_FLAG_VXLAN_FILTER_SYNC;
7522 } else {
7523 netdev_warn(netdev, "Port %d was not found, not deleting\n",
7524 ntohs(port));
7525 }
7526}
7527
7528#endif
1f224ad2 7529static int i40e_get_phys_port_id(struct net_device *netdev,
02637fce 7530 struct netdev_phys_item_id *ppid)
1f224ad2
NP		 7531{
7532 struct i40e_netdev_priv *np = netdev_priv(netdev);
7533 struct i40e_pf *pf = np->vsi->back;
7534 struct i40e_hw *hw = &pf->hw;
7535
7536 if (!(pf->flags & I40E_FLAG_PORT_ID_VALID))
7537 return -EOPNOTSUPP;
7538
7539 ppid->id_len = min_t(int, sizeof(hw->mac.port_addr), sizeof(ppid->id));
7540 memcpy(ppid->id, hw->mac.port_addr, ppid->id_len);
7541
7542 return 0;
7543}
7544
2f90ade6
JB		 7545/**
7546 * i40e_ndo_fdb_add - add an entry to the hardware database
7547 * @ndm: the input from the stack
7548 * @tb: pointer to array of nladdr (unused)
7549 * @dev: the net device pointer
7550 * @addr: the MAC address entry being added
7551 * @flags: instructions from stack about fdb operation
7552 */
4ba0dea5
GR		 7553static int i40e_ndo_fdb_add(struct ndmsg *ndm, struct nlattr *tb[],
7554 struct net_device *dev,
f6f6424b 7555 const unsigned char *addr, u16 vid,
4ba0dea5 7556 u16 flags)
4ba0dea5
GR		 7557{
7558 struct i40e_netdev_priv *np = netdev_priv(dev);
7559 struct i40e_pf *pf = np->vsi->back;
7560 int err = 0;
7561
7562 if (!(pf->flags & I40E_FLAG_SRIOV_ENABLED))
7563 return -EOPNOTSUPP;
7564
65891fea
OG		 7565 if (vid) {
7566 pr_info("%s: vlans aren't supported yet for dev_uc|mc_add()\n", dev->name);
7567 return -EINVAL;
7568 }
7569
4ba0dea5
GR		 7570 /* Hardware does not support aging addresses so if a
7571 * ndm_state is given only allow permanent addresses
7572 */
7573 if (ndm->ndm_state && !(ndm->ndm_state & NUD_PERMANENT)) {
7574 netdev_info(dev, "FDB only supports static addresses\n");
7575 return -EINVAL;
7576 }
7577
7578 if (is_unicast_ether_addr(addr) || is_link_local_ether_addr(addr))
7579 err = dev_uc_add_excl(dev, addr);
7580 else if (is_multicast_ether_addr(addr))
7581 err = dev_mc_add_excl(dev, addr);
7582 else
7583 err = -EINVAL;
7584
7585 /* Only return duplicate errors if NLM_F_EXCL is set */
7586 if (err == -EEXIST && !(flags & NLM_F_EXCL))
7587 err = 0;
7588
7589 return err;
7590}
7591
41c445ff
JB		 7592static const struct net_device_ops i40e_netdev_ops = {
7593 .ndo_open = i40e_open,
7594 .ndo_stop = i40e_close,
7595 .ndo_start_xmit = i40e_lan_xmit_frame,
7596 .ndo_get_stats64 = i40e_get_netdev_stats_struct,
7597 .ndo_set_rx_mode = i40e_set_rx_mode,
7598 .ndo_validate_addr = eth_validate_addr,
7599 .ndo_set_mac_address = i40e_set_mac,
7600 .ndo_change_mtu = i40e_change_mtu,
beb0dff1 7601 .ndo_do_ioctl = i40e_ioctl,
41c445ff
JB		 7602 .ndo_tx_timeout = i40e_tx_timeout,
7603 .ndo_vlan_rx_add_vid = i40e_vlan_rx_add_vid,
7604 .ndo_vlan_rx_kill_vid = i40e_vlan_rx_kill_vid,
7605#ifdef CONFIG_NET_POLL_CONTROLLER
7606 .ndo_poll_controller = i40e_netpoll,
7607#endif
7608 .ndo_setup_tc = i40e_setup_tc,
38e00438
VD		 7609#ifdef I40E_FCOE
7610 .ndo_fcoe_enable = i40e_fcoe_enable,
7611 .ndo_fcoe_disable = i40e_fcoe_disable,
7612#endif
41c445ff
JB		 7613 .ndo_set_features = i40e_set_features,
7614 .ndo_set_vf_mac = i40e_ndo_set_vf_mac,
7615 .ndo_set_vf_vlan = i40e_ndo_set_vf_port_vlan,
ed616689 7616 .ndo_set_vf_rate = i40e_ndo_set_vf_bw,
41c445ff 7617 .ndo_get_vf_config = i40e_ndo_get_vf_config,
588aefa0 7618 .ndo_set_vf_link_state = i40e_ndo_set_vf_link_state,
e6d9004d 7619 .ndo_set_vf_spoofchk = i40e_ndo_set_vf_spoofchk,
a1c9a9d9
JK		 7620#ifdef CONFIG_I40E_VXLAN
7621 .ndo_add_vxlan_port = i40e_add_vxlan_port,
7622 .ndo_del_vxlan_port = i40e_del_vxlan_port,
7623#endif
1f224ad2 7624 .ndo_get_phys_port_id = i40e_get_phys_port_id,
4ba0dea5 7625 .ndo_fdb_add = i40e_ndo_fdb_add,
41c445ff
JB		 7626};
7627
7628/**
7629 * i40e_config_netdev - Setup the netdev flags
7630 * @vsi: the VSI being configured
7631 *
7632 * Returns 0 on success, negative value on failure
7633 **/
7634static int i40e_config_netdev(struct i40e_vsi *vsi)
7635{
1a10370a 7636 u8 brdcast[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
41c445ff
JB		 7637 struct i40e_pf *pf = vsi->back;
7638 struct i40e_hw *hw = &pf->hw;
7639 struct i40e_netdev_priv *np;
7640 struct net_device *netdev;
7641 u8 mac_addr[ETH_ALEN];
7642 int etherdev_size;
7643
7644 etherdev_size = sizeof(struct i40e_netdev_priv);
f8ff1464 7645 netdev = alloc_etherdev_mq(etherdev_size, vsi->alloc_queue_pairs);
41c445ff
JB		 7646 if (!netdev)
7647 return -ENOMEM;
7648
7649 vsi->netdev = netdev;
7650 np = netdev_priv(netdev);
7651 np->vsi = vsi;
7652
d70e941b 7653 netdev->hw_enc_features |= NETIF_F_IP_CSUM |
41c445ff 7654 NETIF_F_GSO_UDP_TUNNEL |
d70e941b 7655 NETIF_F_TSO;
41c445ff
JB		 7656
7657 netdev->features = NETIF_F_SG |
7658 NETIF_F_IP_CSUM |
7659 NETIF_F_SCTP_CSUM |
7660 NETIF_F_HIGHDMA |
7661 NETIF_F_GSO_UDP_TUNNEL |
7662 NETIF_F_HW_VLAN_CTAG_TX |
7663 NETIF_F_HW_VLAN_CTAG_RX |
7664 NETIF_F_HW_VLAN_CTAG_FILTER |
7665 NETIF_F_IPV6_CSUM |
7666 NETIF_F_TSO |
059dab69 7667 NETIF_F_TSO_ECN |
41c445ff
JB		 7668 NETIF_F_TSO6 |
7669 NETIF_F_RXCSUM |
7670 NETIF_F_RXHASH |
7671 0;
7672
2e86a0b6
ASJ		 7673 if (!(pf->flags & I40E_FLAG_MFP_ENABLED))
7674 netdev->features |= NETIF_F_NTUPLE;
7675
41c445ff
JB		 7676 /* copy netdev features into list of user selectable features */
7677 netdev->hw_features |= netdev->features;
7678
7679 if (vsi->type == I40E_VSI_MAIN) {
7680 SET_NETDEV_DEV(netdev, &pf->pdev->dev);
9a173901 7681 ether_addr_copy(mac_addr, hw->mac.perm_addr);
30650cc5
SN		 7682 /* The following steps are necessary to prevent reception
7683 * of tagged packets - some older NVM configurations load a
7684 * default a MAC-VLAN filter that accepts any tagged packet
7685 * which must be replaced by a normal filter.
8c27d42e 7686 */
30650cc5
SN		 7687 if (!i40e_rm_default_mac_filter(vsi, mac_addr))
7688 i40e_add_filter(vsi, mac_addr,
7689 I40E_VLAN_ANY, false, true);
41c445ff
JB		 7690 } else {
7691 /* relate the VSI_VMDQ name to the VSI_MAIN name */
7692 snprintf(netdev->name, IFNAMSIZ, "%sv%%d",
7693 pf->vsi[pf->lan_vsi]->netdev->name);
7694 random_ether_addr(mac_addr);
7695 i40e_add_filter(vsi, mac_addr, I40E_VLAN_ANY, false, false);
7696 }
1a10370a 7697 i40e_add_filter(vsi, brdcast, I40E_VLAN_ANY, false, false);
41c445ff 7698
9a173901
GR		 7699 ether_addr_copy(netdev->dev_addr, mac_addr);
7700 ether_addr_copy(netdev->perm_addr, mac_addr);
41c445ff
JB		 7701 /* vlan gets same features (except vlan offload)
7702 * after any tweaks for specific VSI types
7703 */
7704 netdev->vlan_features = netdev->features & ~(NETIF_F_HW_VLAN_CTAG_TX |
7705 NETIF_F_HW_VLAN_CTAG_RX |
7706 NETIF_F_HW_VLAN_CTAG_FILTER);
7707 netdev->priv_flags |= IFF_UNICAST_FLT;
7708 netdev->priv_flags |= IFF_SUPP_NOFCS;
7709 /* Setup netdev TC information */
7710 i40e_vsi_config_netdev_tc(vsi, vsi->tc_config.enabled_tc);
7711
7712 netdev->netdev_ops = &i40e_netdev_ops;
7713 netdev->watchdog_timeo = 5 * HZ;
7714 i40e_set_ethtool_ops(netdev);
38e00438
VD		 7715#ifdef I40E_FCOE
7716 i40e_fcoe_config_netdev(netdev, vsi);
7717#endif
41c445ff
JB		 7718
7719 return 0;
7720}
7721
7722/**
7723 * i40e_vsi_delete - Delete a VSI from the switch
7724 * @vsi: the VSI being removed
7725 *
7726 * Returns 0 on success, negative value on failure
7727 **/
7728static void i40e_vsi_delete(struct i40e_vsi *vsi)
7729{
7730 /* remove default VSI is not allowed */
7731 if (vsi == vsi->back->vsi[vsi->back->lan_vsi])
7732 return;
7733
41c445ff 7734 i40e_aq_delete_element(&vsi->back->hw, vsi->seid, NULL);
41c445ff
JB		 7735}
7736
7737/**
7738 * i40e_add_vsi - Add a VSI to the switch
7739 * @vsi: the VSI being configured
7740 *
7741 * This initializes a VSI context depending on the VSI type to be added and
7742 * passes it down to the add_vsi aq command.
7743 **/
7744static int i40e_add_vsi(struct i40e_vsi *vsi)
7745{
7746 int ret = -ENODEV;
7747 struct i40e_mac_filter *f, *ftmp;
7748 struct i40e_pf *pf = vsi->back;
7749 struct i40e_hw *hw = &pf->hw;
7750 struct i40e_vsi_context ctxt;
7751 u8 enabled_tc = 0x1; /* TC0 enabled */
7752 int f_count = 0;
7753
7754 memset(&ctxt, 0, sizeof(ctxt));
7755 switch (vsi->type) {
7756 case I40E_VSI_MAIN:
7757 /* The PF's main VSI is already setup as part of the
7758 * device initialization, so we'll not bother with
7759 * the add_vsi call, but we will retrieve the current
7760 * VSI context.
7761 */
7762 ctxt.seid = pf->main_vsi_seid;
7763 ctxt.pf_num = pf->hw.pf_id;
7764 ctxt.vf_num = 0;
7765 ret = i40e_aq_get_vsi_params(&pf->hw, &ctxt, NULL);
7766 ctxt.flags = I40E_AQ_VSI_TYPE_PF;
7767 if (ret) {
7768 dev_info(&pf->pdev->dev,
7769 "couldn't get pf vsi config, err %d, aq_err %d\n",
7770 ret, pf->hw.aq.asq_last_status);
7771 return -ENOENT;
7772 }
7773 memcpy(&vsi->info, &ctxt.info, sizeof(ctxt.info));
7774 vsi->info.valid_sections = 0;
7775
7776 vsi->seid = ctxt.seid;
7777 vsi->id = ctxt.vsi_number;
7778
7779 enabled_tc = i40e_pf_get_tc_map(pf);
7780
7781 /* MFP mode setup queue map and update VSI */
7782 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
7783 memset(&ctxt, 0, sizeof(ctxt));
7784 ctxt.seid = pf->main_vsi_seid;
7785 ctxt.pf_num = pf->hw.pf_id;
7786 ctxt.vf_num = 0;
7787 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, false);
7788 ret = i40e_aq_update_vsi_params(hw, &ctxt, NULL);
7789 if (ret) {
7790 dev_info(&pf->pdev->dev,
7791 "update vsi failed, aq_err=%d\n",
7792 pf->hw.aq.asq_last_status);
7793 ret = -ENOENT;
7794 goto err;
7795 }
7796 /* update the local VSI info queue map */
7797 i40e_vsi_update_queue_map(vsi, &ctxt);
7798 vsi->info.valid_sections = 0;
7799 } else {
7800 /* Default/Main VSI is only enabled for TC0
7801 * reconfigure it to enable all TCs that are
7802 * available on the port in SFP mode.
7803 */
7804 ret = i40e_vsi_config_tc(vsi, enabled_tc);
7805 if (ret) {
7806 dev_info(&pf->pdev->dev,
7807 "failed to configure TCs for main VSI tc_map 0x%08x, err %d, aq_err %d\n",
7808 enabled_tc, ret,
7809 pf->hw.aq.asq_last_status);
7810 ret = -ENOENT;
7811 }
7812 }
7813 break;
7814
7815 case I40E_VSI_FDIR:
cbf61325
ASJ		 7816 ctxt.pf_num = hw->pf_id;
7817 ctxt.vf_num = 0;
7818 ctxt.uplink_seid = vsi->uplink_seid;
7819 ctxt.connection_type = 0x1; /* regular data port */
7820 ctxt.flags = I40E_AQ_VSI_TYPE_PF;
79c21a82
ASJ		 7821 ctxt.info.valid_sections |=
7822 cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
7823 ctxt.info.switch_id =
7824 cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
41c445ff 7825 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
41c445ff
JB		 7826 break;
7827
7828 case I40E_VSI_VMDQ2:
7829 ctxt.pf_num = hw->pf_id;
7830 ctxt.vf_num = 0;
7831 ctxt.uplink_seid = vsi->uplink_seid;
7832 ctxt.connection_type = 0x1; /* regular data port */
7833 ctxt.flags = I40E_AQ_VSI_TYPE_VMDQ2;
7834
7835 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
7836
7837 /* This VSI is connected to VEB so the switch_id
7838 * should be set to zero by default.
7839 */
7840 ctxt.info.switch_id = 0;
41c445ff
JB		 7841 ctxt.info.switch_id |= cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
7842
7843 /* Setup the VSI tx/rx queue map for TC0 only for now */
7844 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
7845 break;
7846
7847 case I40E_VSI_SRIOV:
7848 ctxt.pf_num = hw->pf_id;
7849 ctxt.vf_num = vsi->vf_id + hw->func_caps.vf_base_id;
7850 ctxt.uplink_seid = vsi->uplink_seid;
7851 ctxt.connection_type = 0x1; /* regular data port */
7852 ctxt.flags = I40E_AQ_VSI_TYPE_VF;
7853
7854 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
7855
7856 /* This VSI is connected to VEB so the switch_id
7857 * should be set to zero by default.
7858 */
7859 ctxt.info.switch_id = cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
7860
7861 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
7862 ctxt.info.port_vlan_flags |= I40E_AQ_VSI_PVLAN_MODE_ALL;
c674d125
MW		 7863 if (pf->vf[vsi->vf_id].spoofchk) {
7864 ctxt.info.valid_sections |=
7865 cpu_to_le16(I40E_AQ_VSI_PROP_SECURITY_VALID);
7866 ctxt.info.sec_flags |=
7867 (I40E_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK |
7868 I40E_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK);
7869 }
41c445ff
JB		 7870 /* Setup the VSI tx/rx queue map for TC0 only for now */
7871 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
7872 break;
7873
38e00438
VD		 7874#ifdef I40E_FCOE
7875 case I40E_VSI_FCOE:
7876 ret = i40e_fcoe_vsi_init(vsi, &ctxt);
7877 if (ret) {
7878 dev_info(&pf->pdev->dev, "failed to initialize FCoE VSI\n");
7879 return ret;
7880 }
7881 break;
7882
7883#endif /* I40E_FCOE */
41c445ff
JB		 7884 default:
7885 return -ENODEV;
7886 }
7887
7888 if (vsi->type != I40E_VSI_MAIN) {
7889 ret = i40e_aq_add_vsi(hw, &ctxt, NULL);
7890 if (ret) {
7891 dev_info(&vsi->back->pdev->dev,
7892 "add vsi failed, aq_err=%d\n",
7893 vsi->back->hw.aq.asq_last_status);
7894 ret = -ENOENT;
7895 goto err;
7896 }
7897 memcpy(&vsi->info, &ctxt.info, sizeof(ctxt.info));
7898 vsi->info.valid_sections = 0;
7899 vsi->seid = ctxt.seid;
7900 vsi->id = ctxt.vsi_number;
7901 }
7902
7903 /* If macvlan filters already exist, force them to get loaded */
7904 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
7905 f->changed = true;
7906 f_count++;
6252c7e4
SN		 7907
7908 if (f->is_laa && vsi->type == I40E_VSI_MAIN) {
30650cc5
SN		 7909 struct i40e_aqc_remove_macvlan_element_data element;
7910
7911 memset(&element, 0, sizeof(element));
7912 ether_addr_copy(element.mac_addr, f->macaddr);
7913 element.flags = I40E_AQC_MACVLAN_DEL_PERFECT_MATCH;
7914 ret = i40e_aq_remove_macvlan(hw, vsi->seid,
7915 &element, 1, NULL);
7916 if (ret) {
7917 /* some older FW has a different default */
7918 element.flags |=
7919 I40E_AQC_MACVLAN_DEL_IGNORE_VLAN;
7920 i40e_aq_remove_macvlan(hw, vsi->seid,
7921 &element, 1, NULL);
7922 }
7923
7924 i40e_aq_mac_address_write(hw,
6252c7e4
SN		 7925 I40E_AQC_WRITE_TYPE_LAA_WOL,
7926 f->macaddr, NULL);
7927 }
41c445ff
JB		 7928 }
7929 if (f_count) {
7930 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
7931 pf->flags |= I40E_FLAG_FILTER_SYNC;
7932 }
7933
7934 /* Update VSI BW information */
7935 ret = i40e_vsi_get_bw_info(vsi);
7936 if (ret) {
7937 dev_info(&pf->pdev->dev,
7938 "couldn't get vsi bw info, err %d, aq_err %d\n",
7939 ret, pf->hw.aq.asq_last_status);
7940 /* VSI is already added so not tearing that up */
7941 ret = 0;
7942 }
7943
7944err:
7945 return ret;
7946}
7947
7948/**
7949 * i40e_vsi_release - Delete a VSI and free its resources
7950 * @vsi: the VSI being removed
7951 *
7952 * Returns 0 on success or < 0 on error
7953 **/
7954int i40e_vsi_release(struct i40e_vsi *vsi)
7955{
7956 struct i40e_mac_filter *f, *ftmp;
7957 struct i40e_veb *veb = NULL;
7958 struct i40e_pf *pf;
7959 u16 uplink_seid;
7960 int i, n;
7961
7962 pf = vsi->back;
7963
7964 /* release of a VEB-owner or last VSI is not allowed */
7965 if (vsi->flags & I40E_VSI_FLAG_VEB_OWNER) {
7966 dev_info(&pf->pdev->dev, "VSI %d has existing VEB %d\n",
7967 vsi->seid, vsi->uplink_seid);
7968 return -ENODEV;
7969 }
7970 if (vsi == pf->vsi[pf->lan_vsi] &&
7971 !test_bit(__I40E_DOWN, &pf->state)) {
7972 dev_info(&pf->pdev->dev, "Can't remove PF VSI\n");
7973 return -ENODEV;
7974 }
7975
7976 uplink_seid = vsi->uplink_seid;
7977 if (vsi->type != I40E_VSI_SRIOV) {
7978 if (vsi->netdev_registered) {
7979 vsi->netdev_registered = false;
7980 if (vsi->netdev) {
7981 /* results in a call to i40e_close() */
7982 unregister_netdev(vsi->netdev);
41c445ff
JB		 7983 }
7984 } else {
90ef8d47 7985 i40e_vsi_close(vsi);
41c445ff
JB		 7986 }
7987 i40e_vsi_disable_irq(vsi);
7988 }
7989
7990 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list)
7991 i40e_del_filter(vsi, f->macaddr, f->vlan,
7992 f->is_vf, f->is_netdev);
7993 i40e_sync_vsi_filters(vsi);
7994
7995 i40e_vsi_delete(vsi);
7996 i40e_vsi_free_q_vectors(vsi);
a4866597
SN		 7997 if (vsi->netdev) {
7998 free_netdev(vsi->netdev);
7999 vsi->netdev = NULL;
8000 }
41c445ff
JB		 8001 i40e_vsi_clear_rings(vsi);
8002 i40e_vsi_clear(vsi);
8003
8004 /* If this was the last thing on the VEB, except for the
8005 * controlling VSI, remove the VEB, which puts the controlling
8006 * VSI onto the next level down in the switch.
8007 *
8008 * Well, okay, there's one more exception here: don't remove
8009 * the orphan VEBs yet. We'll wait for an explicit remove request
8010 * from up the network stack.
8011 */
505682cd 8012 for (n = 0, i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 8013 if (pf->vsi[i] &&
8014 pf->vsi[i]->uplink_seid == uplink_seid &&
8015 (pf->vsi[i]->flags & I40E_VSI_FLAG_VEB_OWNER) == 0) {
8016 n++; /* count the VSIs */
8017 }
8018 }
8019 for (i = 0; i < I40E_MAX_VEB; i++) {
8020 if (!pf->veb[i])
8021 continue;
8022 if (pf->veb[i]->uplink_seid == uplink_seid)
8023 n++; /* count the VEBs */
8024 if (pf->veb[i]->seid == uplink_seid)
8025 veb = pf->veb[i];
8026 }
8027 if (n == 0 && veb && veb->uplink_seid != 0)
8028 i40e_veb_release(veb);
8029
8030 return 0;
8031}
8032
8033/**
8034 * i40e_vsi_setup_vectors - Set up the q_vectors for the given VSI
8035 * @vsi: ptr to the VSI
8036 *
8037 * This should only be called after i40e_vsi_mem_alloc() which allocates the
8038 * corresponding SW VSI structure and initializes num_queue_pairs for the
8039 * newly allocated VSI.
8040 *
8041 * Returns 0 on success or negative on failure
8042 **/
8043static int i40e_vsi_setup_vectors(struct i40e_vsi *vsi)
8044{
8045 int ret = -ENOENT;
8046 struct i40e_pf *pf = vsi->back;
8047
493fb300 8048 if (vsi->q_vectors[0]) {
41c445ff
JB		 8049 dev_info(&pf->pdev->dev, "VSI %d has existing q_vectors\n",
8050 vsi->seid);
8051 return -EEXIST;
8052 }
8053
8054 if (vsi->base_vector) {
f29eaa3d 8055 dev_info(&pf->pdev->dev, "VSI %d has non-zero base vector %d\n",
41c445ff
JB		 8056 vsi->seid, vsi->base_vector);
8057 return -EEXIST;
8058 }
8059
90e04070 8060 ret = i40e_vsi_alloc_q_vectors(vsi);
41c445ff
JB		 8061 if (ret) {
8062 dev_info(&pf->pdev->dev,
8063 "failed to allocate %d q_vector for VSI %d, ret=%d\n",
8064 vsi->num_q_vectors, vsi->seid, ret);
8065 vsi->num_q_vectors = 0;
8066 goto vector_setup_out;
8067 }
8068
958a3e3b
SN		 8069 if (vsi->num_q_vectors)
8070 vsi->base_vector = i40e_get_lump(pf, pf->irq_pile,
8071 vsi->num_q_vectors, vsi->idx);
41c445ff
JB		 8072 if (vsi->base_vector < 0) {
8073 dev_info(&pf->pdev->dev,
049a2be8
SN		 8074 "failed to get tracking for %d vectors for VSI %d, err=%d\n",
8075 vsi->num_q_vectors, vsi->seid, vsi->base_vector);
41c445ff
JB		 8076 i40e_vsi_free_q_vectors(vsi);
8077 ret = -ENOENT;
8078 goto vector_setup_out;
8079 }
8080
8081vector_setup_out:
8082 return ret;
8083}
8084
bc7d338f
ASJ		 8085/**
8086 * i40e_vsi_reinit_setup - return and reallocate resources for a VSI
8087 * @vsi: pointer to the vsi.
8088 *
8089 * This re-allocates a vsi's queue resources.
8090 *
8091 * Returns pointer to the successfully allocated and configured VSI sw struct
8092 * on success, otherwise returns NULL on failure.
8093 **/
8094static struct i40e_vsi *i40e_vsi_reinit_setup(struct i40e_vsi *vsi)
8095{
8096 struct i40e_pf *pf = vsi->back;
8097 u8 enabled_tc;
8098 int ret;
8099
8100 i40e_put_lump(pf->qp_pile, vsi->base_queue, vsi->idx);
8101 i40e_vsi_clear_rings(vsi);
8102
8103 i40e_vsi_free_arrays(vsi, false);
8104 i40e_set_num_rings_in_vsi(vsi);
8105 ret = i40e_vsi_alloc_arrays(vsi, false);
8106 if (ret)
8107 goto err_vsi;
8108
8109 ret = i40e_get_lump(pf, pf->qp_pile, vsi->alloc_queue_pairs, vsi->idx);
8110 if (ret < 0) {
049a2be8
SN		 8111 dev_info(&pf->pdev->dev,
8112 "failed to get tracking for %d queues for VSI %d err=%d\n",
8113 vsi->alloc_queue_pairs, vsi->seid, ret);
bc7d338f
ASJ		 8114 goto err_vsi;
8115 }
8116 vsi->base_queue = ret;
8117
8118 /* Update the FW view of the VSI. Force a reset of TC and queue
8119 * layout configurations.
8120 */
8121 enabled_tc = pf->vsi[pf->lan_vsi]->tc_config.enabled_tc;
8122 pf->vsi[pf->lan_vsi]->tc_config.enabled_tc = 0;
8123 pf->vsi[pf->lan_vsi]->seid = pf->main_vsi_seid;
8124 i40e_vsi_config_tc(pf->vsi[pf->lan_vsi], enabled_tc);
8125
8126 /* assign it some queues */
8127 ret = i40e_alloc_rings(vsi);
8128 if (ret)
8129 goto err_rings;
8130
8131 /* map all of the rings to the q_vectors */
8132 i40e_vsi_map_rings_to_vectors(vsi);
8133 return vsi;
8134
8135err_rings:
8136 i40e_vsi_free_q_vectors(vsi);
8137 if (vsi->netdev_registered) {
8138 vsi->netdev_registered = false;
8139 unregister_netdev(vsi->netdev);
8140 free_netdev(vsi->netdev);
8141 vsi->netdev = NULL;
8142 }
8143 i40e_aq_delete_element(&pf->hw, vsi->seid, NULL);
8144err_vsi:
8145 i40e_vsi_clear(vsi);
8146 return NULL;
8147}
8148
41c445ff
JB		 8149/**
8150 * i40e_vsi_setup - Set up a VSI by a given type
8151 * @pf: board private structure
8152 * @type: VSI type
8153 * @uplink_seid: the switch element to link to
8154 * @param1: usage depends upon VSI type. For VF types, indicates VF id
8155 *
8156 * This allocates the sw VSI structure and its queue resources, then add a VSI
8157 * to the identified VEB.
8158 *
8159 * Returns pointer to the successfully allocated and configure VSI sw struct on
8160 * success, otherwise returns NULL on failure.
8161 **/
8162struct i40e_vsi *i40e_vsi_setup(struct i40e_pf *pf, u8 type,
8163 u16 uplink_seid, u32 param1)
8164{
8165 struct i40e_vsi *vsi = NULL;
8166 struct i40e_veb *veb = NULL;
8167 int ret, i;
8168 int v_idx;
8169
8170 /* The requested uplink_seid must be either
8171 * - the PF's port seid
8172 * no VEB is needed because this is the PF
8173 * or this is a Flow Director special case VSI
8174 * - seid of an existing VEB
8175 * - seid of a VSI that owns an existing VEB
8176 * - seid of a VSI that doesn't own a VEB
8177 * a new VEB is created and the VSI becomes the owner
8178 * - seid of the PF VSI, which is what creates the first VEB
8179 * this is a special case of the previous
8180 *
8181 * Find which uplink_seid we were given and create a new VEB if needed
8182 */
8183 for (i = 0; i < I40E_MAX_VEB; i++) {
8184 if (pf->veb[i] && pf->veb[i]->seid == uplink_seid) {
8185 veb = pf->veb[i];
8186 break;
8187 }
8188 }
8189
8190 if (!veb && uplink_seid != pf->mac_seid) {
8191
505682cd 8192 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 8193 if (pf->vsi[i] && pf->vsi[i]->seid == uplink_seid) {
8194 vsi = pf->vsi[i];
8195 break;
8196 }
8197 }
8198 if (!vsi) {
8199 dev_info(&pf->pdev->dev, "no such uplink_seid %d\n",
8200 uplink_seid);
8201 return NULL;
8202 }
8203
8204 if (vsi->uplink_seid == pf->mac_seid)
8205 veb = i40e_veb_setup(pf, 0, pf->mac_seid, vsi->seid,
8206 vsi->tc_config.enabled_tc);
8207 else if ((vsi->flags & I40E_VSI_FLAG_VEB_OWNER) == 0)
8208 veb = i40e_veb_setup(pf, 0, vsi->uplink_seid, vsi->seid,
8209 vsi->tc_config.enabled_tc);
79c21a82
ASJ		 8210 if (veb) {
8211 if (vsi->seid != pf->vsi[pf->lan_vsi]->seid) {
8212 dev_info(&vsi->back->pdev->dev,
8213 "%s: New VSI creation error, uplink seid of LAN VSI expected.\n",
8214 __func__);
8215 return NULL;
8216 }
8217 i40e_enable_pf_switch_lb(pf);
8218 }
41c445ff
JB		 8219 for (i = 0; i < I40E_MAX_VEB && !veb; i++) {
8220 if (pf->veb[i] && pf->veb[i]->seid == vsi->uplink_seid)
8221 veb = pf->veb[i];
8222 }
8223 if (!veb) {
8224 dev_info(&pf->pdev->dev, "couldn't add VEB\n");
8225 return NULL;
8226 }
8227
8228 vsi->flags |= I40E_VSI_FLAG_VEB_OWNER;
8229 uplink_seid = veb->seid;
8230 }
8231
8232 /* get vsi sw struct */
8233 v_idx = i40e_vsi_mem_alloc(pf, type);
8234 if (v_idx < 0)
8235 goto err_alloc;
8236 vsi = pf->vsi[v_idx];
cbf61325
ASJ		 8237 if (!vsi)
8238 goto err_alloc;
41c445ff
JB		 8239 vsi->type = type;
8240 vsi->veb_idx = (veb ? veb->idx : I40E_NO_VEB);
8241
8242 if (type == I40E_VSI_MAIN)
8243 pf->lan_vsi = v_idx;
8244 else if (type == I40E_VSI_SRIOV)
8245 vsi->vf_id = param1;
8246 /* assign it some queues */
cbf61325
ASJ		 8247 ret = i40e_get_lump(pf, pf->qp_pile, vsi->alloc_queue_pairs,
8248 vsi->idx);
41c445ff 8249 if (ret < 0) {
049a2be8
SN		 8250 dev_info(&pf->pdev->dev,
8251 "failed to get tracking for %d queues for VSI %d err=%d\n",
8252 vsi->alloc_queue_pairs, vsi->seid, ret);
41c445ff
JB		 8253 goto err_vsi;
8254 }
8255 vsi->base_queue = ret;
8256
8257 /* get a VSI from the hardware */
8258 vsi->uplink_seid = uplink_seid;
8259 ret = i40e_add_vsi(vsi);
8260 if (ret)
8261 goto err_vsi;
8262
8263 switch (vsi->type) {
8264 /* setup the netdev if needed */
8265 case I40E_VSI_MAIN:
8266 case I40E_VSI_VMDQ2:
38e00438 8267 case I40E_VSI_FCOE:
41c445ff
JB		 8268 ret = i40e_config_netdev(vsi);
8269 if (ret)
8270 goto err_netdev;
8271 ret = register_netdev(vsi->netdev);
8272 if (ret)
8273 goto err_netdev;
8274 vsi->netdev_registered = true;
8275 netif_carrier_off(vsi->netdev);
4e3b35b0
NP		 8276#ifdef CONFIG_I40E_DCB
8277 /* Setup DCB netlink interface */
8278 i40e_dcbnl_setup(vsi);
8279#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 8280 /* fall through */
8281
8282 case I40E_VSI_FDIR:
8283 /* set up vectors and rings if needed */
8284 ret = i40e_vsi_setup_vectors(vsi);
8285 if (ret)
8286 goto err_msix;
8287
8288 ret = i40e_alloc_rings(vsi);
8289 if (ret)
8290 goto err_rings;
8291
8292 /* map all of the rings to the q_vectors */
8293 i40e_vsi_map_rings_to_vectors(vsi);
8294
8295 i40e_vsi_reset_stats(vsi);
8296 break;
8297
8298 default:
8299 /* no netdev or rings for the other VSI types */
8300 break;
8301 }
8302
8303 return vsi;
8304
8305err_rings:
8306 i40e_vsi_free_q_vectors(vsi);
8307err_msix:
8308 if (vsi->netdev_registered) {
8309 vsi->netdev_registered = false;
8310 unregister_netdev(vsi->netdev);
8311 free_netdev(vsi->netdev);
8312 vsi->netdev = NULL;
8313 }
8314err_netdev:
8315 i40e_aq_delete_element(&pf->hw, vsi->seid, NULL);
8316err_vsi:
8317 i40e_vsi_clear(vsi);
8318err_alloc:
8319 return NULL;
8320}
8321
8322/**
8323 * i40e_veb_get_bw_info - Query VEB BW information
8324 * @veb: the veb to query
8325 *
8326 * Query the Tx scheduler BW configuration data for given VEB
8327 **/
8328static int i40e_veb_get_bw_info(struct i40e_veb *veb)
8329{
8330 struct i40e_aqc_query_switching_comp_ets_config_resp ets_data;
8331 struct i40e_aqc_query_switching_comp_bw_config_resp bw_data;
8332 struct i40e_pf *pf = veb->pf;
8333 struct i40e_hw *hw = &pf->hw;
8334 u32 tc_bw_max;
8335 int ret = 0;
8336 int i;
8337
8338 ret = i40e_aq_query_switch_comp_bw_config(hw, veb->seid,
8339 &bw_data, NULL);
8340 if (ret) {
8341 dev_info(&pf->pdev->dev,
8342 "query veb bw config failed, aq_err=%d\n",
8343 hw->aq.asq_last_status);
8344 goto out;
8345 }
8346
8347 ret = i40e_aq_query_switch_comp_ets_config(hw, veb->seid,
8348 &ets_data, NULL);
8349 if (ret) {
8350 dev_info(&pf->pdev->dev,
8351 "query veb bw ets config failed, aq_err=%d\n",
8352 hw->aq.asq_last_status);
8353 goto out;
8354 }
8355
8356 veb->bw_limit = le16_to_cpu(ets_data.port_bw_limit);
8357 veb->bw_max_quanta = ets_data.tc_bw_max;
8358 veb->is_abs_credits = bw_data.absolute_credits_enable;
23cd1f09 8359 veb->enabled_tc = ets_data.tc_valid_bits;
41c445ff
JB		 8360 tc_bw_max = le16_to_cpu(bw_data.tc_bw_max[0]) |
8361 (le16_to_cpu(bw_data.tc_bw_max[1]) << 16);
8362 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
8363 veb->bw_tc_share_credits[i] = bw_data.tc_bw_share_credits[i];
8364 veb->bw_tc_limit_credits[i] =
8365 le16_to_cpu(bw_data.tc_bw_limits[i]);
8366 veb->bw_tc_max_quanta[i] = ((tc_bw_max >> (i*4)) & 0x7);
8367 }
8368
8369out:
8370 return ret;
8371}
8372
8373/**
8374 * i40e_veb_mem_alloc - Allocates the next available struct veb in the PF
8375 * @pf: board private structure
8376 *
8377 * On error: returns error code (negative)
8378 * On success: returns vsi index in PF (positive)
8379 **/
8380static int i40e_veb_mem_alloc(struct i40e_pf *pf)
8381{
8382 int ret = -ENOENT;
8383 struct i40e_veb *veb;
8384 int i;
8385
8386 /* Need to protect the allocation of switch elements at the PF level */
8387 mutex_lock(&pf->switch_mutex);
8388
8389 /* VEB list may be fragmented if VEB creation/destruction has
8390 * been happening. We can afford to do a quick scan to look
8391 * for any free slots in the list.
8392 *
8393 * find next empty veb slot, looping back around if necessary
8394 */
8395 i = 0;
8396 while ((i < I40E_MAX_VEB) && (pf->veb[i] != NULL))
8397 i++;
8398 if (i >= I40E_MAX_VEB) {
8399 ret = -ENOMEM;
8400 goto err_alloc_veb; /* out of VEB slots! */
8401 }
8402
8403 veb = kzalloc(sizeof(*veb), GFP_KERNEL);
8404 if (!veb) {
8405 ret = -ENOMEM;
8406 goto err_alloc_veb;
8407 }
8408 veb->pf = pf;
8409 veb->idx = i;
8410 veb->enabled_tc = 1;
8411
8412 pf->veb[i] = veb;
8413 ret = i;
8414err_alloc_veb:
8415 mutex_unlock(&pf->switch_mutex);
8416 return ret;
8417}
8418
8419/**
8420 * i40e_switch_branch_release - Delete a branch of the switch tree
8421 * @branch: where to start deleting
8422 *
8423 * This uses recursion to find the tips of the branch to be
8424 * removed, deleting until we get back to and can delete this VEB.
8425 **/
8426static void i40e_switch_branch_release(struct i40e_veb *branch)
8427{
8428 struct i40e_pf *pf = branch->pf;
8429 u16 branch_seid = branch->seid;
8430 u16 veb_idx = branch->idx;
8431 int i;
8432
8433 /* release any VEBs on this VEB - RECURSION */
8434 for (i = 0; i < I40E_MAX_VEB; i++) {
8435 if (!pf->veb[i])
8436 continue;
8437 if (pf->veb[i]->uplink_seid == branch->seid)
8438 i40e_switch_branch_release(pf->veb[i]);
8439 }
8440
8441 /* Release the VSIs on this VEB, but not the owner VSI.
8442 *
8443 * NOTE: Removing the last VSI on a VEB has the SIDE EFFECT of removing
8444 * the VEB itself, so don't use (*branch) after this loop.
8445 */
505682cd 8446 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 8447 if (!pf->vsi[i])
8448 continue;
8449 if (pf->vsi[i]->uplink_seid == branch_seid &&
8450 (pf->vsi[i]->flags & I40E_VSI_FLAG_VEB_OWNER) == 0) {
8451 i40e_vsi_release(pf->vsi[i]);
8452 }
8453 }
8454
8455 /* There's one corner case where the VEB might not have been
8456 * removed, so double check it here and remove it if needed.
8457 * This case happens if the veb was created from the debugfs
8458 * commands and no VSIs were added to it.
8459 */
8460 if (pf->veb[veb_idx])
8461 i40e_veb_release(pf->veb[veb_idx]);
8462}
8463
8464/**
8465 * i40e_veb_clear - remove veb struct
8466 * @veb: the veb to remove
8467 **/
8468static void i40e_veb_clear(struct i40e_veb *veb)
8469{
8470 if (!veb)
8471 return;
8472
8473 if (veb->pf) {
8474 struct i40e_pf *pf = veb->pf;
8475
8476 mutex_lock(&pf->switch_mutex);
8477 if (pf->veb[veb->idx] == veb)
8478 pf->veb[veb->idx] = NULL;
8479 mutex_unlock(&pf->switch_mutex);
8480 }
8481
8482 kfree(veb);
8483}
8484
8485/**
8486 * i40e_veb_release - Delete a VEB and free its resources
8487 * @veb: the VEB being removed
8488 **/
8489void i40e_veb_release(struct i40e_veb *veb)
8490{
8491 struct i40e_vsi *vsi = NULL;
8492 struct i40e_pf *pf;
8493 int i, n = 0;
8494
8495 pf = veb->pf;
8496
8497 /* find the remaining VSI and check for extras */
505682cd 8498 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 8499 if (pf->vsi[i] && pf->vsi[i]->uplink_seid == veb->seid) {
8500 n++;
8501 vsi = pf->vsi[i];
8502 }
8503 }
8504 if (n != 1) {
8505 dev_info(&pf->pdev->dev,
8506 "can't remove VEB %d with %d VSIs left\n",
8507 veb->seid, n);
8508 return;
8509 }
8510
8511 /* move the remaining VSI to uplink veb */
8512 vsi->flags &= ~I40E_VSI_FLAG_VEB_OWNER;
8513 if (veb->uplink_seid) {
8514 vsi->uplink_seid = veb->uplink_seid;
8515 if (veb->uplink_seid == pf->mac_seid)
8516 vsi->veb_idx = I40E_NO_VEB;
8517 else
8518 vsi->veb_idx = veb->veb_idx;
8519 } else {
8520 /* floating VEB */
8521 vsi->uplink_seid = pf->vsi[pf->lan_vsi]->uplink_seid;
8522 vsi->veb_idx = pf->vsi[pf->lan_vsi]->veb_idx;
8523 }
8524
8525 i40e_aq_delete_element(&pf->hw, veb->seid, NULL);
8526 i40e_veb_clear(veb);
41c445ff
JB		 8527}
8528
8529/**
8530 * i40e_add_veb - create the VEB in the switch
8531 * @veb: the VEB to be instantiated
8532 * @vsi: the controlling VSI
8533 **/
8534static int i40e_add_veb(struct i40e_veb *veb, struct i40e_vsi *vsi)
8535{
56747264 8536 bool is_default = false;
e1c51b95 8537 bool is_cloud = false;
41c445ff
JB		 8538 int ret;
8539
8540 /* get a VEB from the hardware */
8541 ret = i40e_aq_add_veb(&veb->pf->hw, veb->uplink_seid, vsi->seid,
e1c51b95
KS		 8542 veb->enabled_tc, is_default,
8543 is_cloud, &veb->seid, NULL);
41c445ff
JB		 8544 if (ret) {
8545 dev_info(&veb->pf->pdev->dev,
8546 "couldn't add VEB, err %d, aq_err %d\n",
8547 ret, veb->pf->hw.aq.asq_last_status);
8548 return -EPERM;
8549 }
8550
8551 /* get statistics counter */
8552 ret = i40e_aq_get_veb_parameters(&veb->pf->hw, veb->seid, NULL, NULL,
8553 &veb->stats_idx, NULL, NULL, NULL);
8554 if (ret) {
8555 dev_info(&veb->pf->pdev->dev,
8556 "couldn't get VEB statistics idx, err %d, aq_err %d\n",
8557 ret, veb->pf->hw.aq.asq_last_status);
8558 return -EPERM;
8559 }
8560 ret = i40e_veb_get_bw_info(veb);
8561 if (ret) {
8562 dev_info(&veb->pf->pdev->dev,
8563 "couldn't get VEB bw info, err %d, aq_err %d\n",
8564 ret, veb->pf->hw.aq.asq_last_status);
8565 i40e_aq_delete_element(&veb->pf->hw, veb->seid, NULL);
8566 return -ENOENT;
8567 }
8568
8569 vsi->uplink_seid = veb->seid;
8570 vsi->veb_idx = veb->idx;
8571 vsi->flags |= I40E_VSI_FLAG_VEB_OWNER;
8572
8573 return 0;
8574}
8575
8576/**
8577 * i40e_veb_setup - Set up a VEB
8578 * @pf: board private structure
8579 * @flags: VEB setup flags
8580 * @uplink_seid: the switch element to link to
8581 * @vsi_seid: the initial VSI seid
8582 * @enabled_tc: Enabled TC bit-map
8583 *
8584 * This allocates the sw VEB structure and links it into the switch
8585 * It is possible and legal for this to be a duplicate of an already
8586 * existing VEB. It is also possible for both uplink and vsi seids
8587 * to be zero, in order to create a floating VEB.
8588 *
8589 * Returns pointer to the successfully allocated VEB sw struct on
8590 * success, otherwise returns NULL on failure.
8591 **/
8592struct i40e_veb *i40e_veb_setup(struct i40e_pf *pf, u16 flags,
8593 u16 uplink_seid, u16 vsi_seid,
8594 u8 enabled_tc)
8595{
8596 struct i40e_veb *veb, *uplink_veb = NULL;
8597 int vsi_idx, veb_idx;
8598 int ret;
8599
8600 /* if one seid is 0, the other must be 0 to create a floating relay */
8601 if ((uplink_seid == 0 || vsi_seid == 0) &&
8602 (uplink_seid + vsi_seid != 0)) {
8603 dev_info(&pf->pdev->dev,
8604 "one, not both seid's are 0: uplink=%d vsi=%d\n",
8605 uplink_seid, vsi_seid);
8606 return NULL;
8607 }
8608
8609 /* make sure there is such a vsi and uplink */
505682cd 8610 for (vsi_idx = 0; vsi_idx < pf->num_alloc_vsi; vsi_idx++)
41c445ff
JB		 8611 if (pf->vsi[vsi_idx] && pf->vsi[vsi_idx]->seid == vsi_seid)
8612 break;
505682cd 8613 if (vsi_idx >= pf->num_alloc_vsi && vsi_seid != 0) {
41c445ff
JB		 8614 dev_info(&pf->pdev->dev, "vsi seid %d not found\n",
8615 vsi_seid);
8616 return NULL;
8617 }
8618
8619 if (uplink_seid && uplink_seid != pf->mac_seid) {
8620 for (veb_idx = 0; veb_idx < I40E_MAX_VEB; veb_idx++) {
8621 if (pf->veb[veb_idx] &&
8622 pf->veb[veb_idx]->seid == uplink_seid) {
8623 uplink_veb = pf->veb[veb_idx];
8624 break;
8625 }
8626 }
8627 if (!uplink_veb) {
8628 dev_info(&pf->pdev->dev,
8629 "uplink seid %d not found\n", uplink_seid);
8630 return NULL;
8631 }
8632 }
8633
8634 /* get veb sw struct */
8635 veb_idx = i40e_veb_mem_alloc(pf);
8636 if (veb_idx < 0)
8637 goto err_alloc;
8638 veb = pf->veb[veb_idx];
8639 veb->flags = flags;
8640 veb->uplink_seid = uplink_seid;
8641 veb->veb_idx = (uplink_veb ? uplink_veb->idx : I40E_NO_VEB);
8642 veb->enabled_tc = (enabled_tc ? enabled_tc : 0x1);
8643
8644 /* create the VEB in the switch */
8645 ret = i40e_add_veb(veb, pf->vsi[vsi_idx]);
8646 if (ret)
8647 goto err_veb;
1bb8b935
SN		 8648 if (vsi_idx == pf->lan_vsi)
8649 pf->lan_veb = veb->idx;
41c445ff
JB		 8650
8651 return veb;
8652
8653err_veb:
8654 i40e_veb_clear(veb);
8655err_alloc:
8656 return NULL;
8657}
8658
8659/**
8660 * i40e_setup_pf_switch_element - set pf vars based on switch type
8661 * @pf: board private structure
8662 * @ele: element we are building info from
8663 * @num_reported: total number of elements
8664 * @printconfig: should we print the contents
8665 *
8666 * helper function to assist in extracting a few useful SEID values.
8667 **/
8668static void i40e_setup_pf_switch_element(struct i40e_pf *pf,
8669 struct i40e_aqc_switch_config_element_resp *ele,
8670 u16 num_reported, bool printconfig)
8671{
8672 u16 downlink_seid = le16_to_cpu(ele->downlink_seid);
8673 u16 uplink_seid = le16_to_cpu(ele->uplink_seid);
8674 u8 element_type = ele->element_type;
8675 u16 seid = le16_to_cpu(ele->seid);
8676
8677 if (printconfig)
8678 dev_info(&pf->pdev->dev,
8679 "type=%d seid=%d uplink=%d downlink=%d\n",
8680 element_type, seid, uplink_seid, downlink_seid);
8681
8682 switch (element_type) {
8683 case I40E_SWITCH_ELEMENT_TYPE_MAC:
8684 pf->mac_seid = seid;
8685 break;
8686 case I40E_SWITCH_ELEMENT_TYPE_VEB:
8687 /* Main VEB? */
8688 if (uplink_seid != pf->mac_seid)
8689 break;
8690 if (pf->lan_veb == I40E_NO_VEB) {
8691 int v;
8692
8693 /* find existing or else empty VEB */
8694 for (v = 0; v < I40E_MAX_VEB; v++) {
8695 if (pf->veb[v] && (pf->veb[v]->seid == seid)) {
8696 pf->lan_veb = v;
8697 break;
8698 }
8699 }
8700 if (pf->lan_veb == I40E_NO_VEB) {
8701 v = i40e_veb_mem_alloc(pf);
8702 if (v < 0)
8703 break;
8704 pf->lan_veb = v;
8705 }
8706 }
8707
8708 pf->veb[pf->lan_veb]->seid = seid;
8709 pf->veb[pf->lan_veb]->uplink_seid = pf->mac_seid;
8710 pf->veb[pf->lan_veb]->pf = pf;
8711 pf->veb[pf->lan_veb]->veb_idx = I40E_NO_VEB;
8712 break;
8713 case I40E_SWITCH_ELEMENT_TYPE_VSI:
8714 if (num_reported != 1)
8715 break;
8716 /* This is immediately after a reset so we can assume this is
8717 * the PF's VSI
8718 */
8719 pf->mac_seid = uplink_seid;
8720 pf->pf_seid = downlink_seid;
8721 pf->main_vsi_seid = seid;
8722 if (printconfig)
8723 dev_info(&pf->pdev->dev,
8724 "pf_seid=%d main_vsi_seid=%d\n",
8725 pf->pf_seid, pf->main_vsi_seid);
8726 break;
8727 case I40E_SWITCH_ELEMENT_TYPE_PF:
8728 case I40E_SWITCH_ELEMENT_TYPE_VF:
8729 case I40E_SWITCH_ELEMENT_TYPE_EMP:
8730 case I40E_SWITCH_ELEMENT_TYPE_BMC:
8731 case I40E_SWITCH_ELEMENT_TYPE_PE:
8732 case I40E_SWITCH_ELEMENT_TYPE_PA:
8733 /* ignore these for now */
8734 break;
8735 default:
8736 dev_info(&pf->pdev->dev, "unknown element type=%d seid=%d\n",
8737 element_type, seid);
8738 break;
8739 }
8740}
8741
8742/**
8743 * i40e_fetch_switch_configuration - Get switch config from firmware
8744 * @pf: board private structure
8745 * @printconfig: should we print the contents
8746 *
8747 * Get the current switch configuration from the device and
8748 * extract a few useful SEID values.
8749 **/
8750int i40e_fetch_switch_configuration(struct i40e_pf *pf, bool printconfig)
8751{
8752 struct i40e_aqc_get_switch_config_resp *sw_config;
8753 u16 next_seid = 0;
8754 int ret = 0;
8755 u8 *aq_buf;
8756 int i;
8757
8758 aq_buf = kzalloc(I40E_AQ_LARGE_BUF, GFP_KERNEL);
8759 if (!aq_buf)
8760 return -ENOMEM;
8761
8762 sw_config = (struct i40e_aqc_get_switch_config_resp *)aq_buf;
8763 do {
8764 u16 num_reported, num_total;
8765
8766 ret = i40e_aq_get_switch_config(&pf->hw, sw_config,
8767 I40E_AQ_LARGE_BUF,
8768 &next_seid, NULL);
8769 if (ret) {
8770 dev_info(&pf->pdev->dev,
8771 "get switch config failed %d aq_err=%x\n",
8772 ret, pf->hw.aq.asq_last_status);
8773 kfree(aq_buf);
8774 return -ENOENT;
8775 }
8776
8777 num_reported = le16_to_cpu(sw_config->header.num_reported);
8778 num_total = le16_to_cpu(sw_config->header.num_total);
8779
8780 if (printconfig)
8781 dev_info(&pf->pdev->dev,
8782 "header: %d reported %d total\n",
8783 num_reported, num_total);
8784
41c445ff
JB		 8785 for (i = 0; i < num_reported; i++) {
8786 struct i40e_aqc_switch_config_element_resp *ele =
8787 &sw_config->element[i];
8788
8789 i40e_setup_pf_switch_element(pf, ele, num_reported,
8790 printconfig);
8791 }
8792 } while (next_seid != 0);
8793
8794 kfree(aq_buf);
8795 return ret;
8796}
8797
8798/**
8799 * i40e_setup_pf_switch - Setup the HW switch on startup or after reset
8800 * @pf: board private structure
bc7d338f 8801 * @reinit: if the Main VSI needs to re-initialized.
41c445ff
JB		 8802 *
8803 * Returns 0 on success, negative value on failure
8804 **/
bc7d338f 8805static int i40e_setup_pf_switch(struct i40e_pf *pf, bool reinit)
41c445ff
JB		 8806{
8807 int ret;
8808
8809 /* find out what's out there already */
8810 ret = i40e_fetch_switch_configuration(pf, false);
8811 if (ret) {
8812 dev_info(&pf->pdev->dev,
8813 "couldn't fetch switch config, err %d, aq_err %d\n",
8814 ret, pf->hw.aq.asq_last_status);
8815 return ret;
8816 }
8817 i40e_pf_reset_stats(pf);
8818
41c445ff 8819 /* first time setup */
bc7d338f 8820 if (pf->lan_vsi == I40E_NO_VSI || reinit) {
41c445ff
JB		 8821 struct i40e_vsi *vsi = NULL;
8822 u16 uplink_seid;
8823
8824 /* Set up the PF VSI associated with the PF's main VSI
8825 * that is already in the HW switch
8826 */
8827 if (pf->lan_veb != I40E_NO_VEB && pf->veb[pf->lan_veb])
8828 uplink_seid = pf->veb[pf->lan_veb]->seid;
8829 else
8830 uplink_seid = pf->mac_seid;
bc7d338f
ASJ		 8831 if (pf->lan_vsi == I40E_NO_VSI)
8832 vsi = i40e_vsi_setup(pf, I40E_VSI_MAIN, uplink_seid, 0);
8833 else if (reinit)
8834 vsi = i40e_vsi_reinit_setup(pf->vsi[pf->lan_vsi]);
41c445ff
JB		 8835 if (!vsi) {
8836 dev_info(&pf->pdev->dev, "setup of MAIN VSI failed\n");
8837 i40e_fdir_teardown(pf);
8838 return -EAGAIN;
8839 }
41c445ff
JB		 8840 } else {
8841 /* force a reset of TC and queue layout configurations */
8842 u8 enabled_tc = pf->vsi[pf->lan_vsi]->tc_config.enabled_tc;
8843 pf->vsi[pf->lan_vsi]->tc_config.enabled_tc = 0;
8844 pf->vsi[pf->lan_vsi]->seid = pf->main_vsi_seid;
8845 i40e_vsi_config_tc(pf->vsi[pf->lan_vsi], enabled_tc);
8846 }
8847 i40e_vlan_stripping_disable(pf->vsi[pf->lan_vsi]);
8848
cbf61325
ASJ		 8849 i40e_fdir_sb_setup(pf);
8850
41c445ff
JB		 8851 /* Setup static PF queue filter control settings */
8852 ret = i40e_setup_pf_filter_control(pf);
8853 if (ret) {
8854 dev_info(&pf->pdev->dev, "setup_pf_filter_control failed: %d\n",
8855 ret);
8856 /* Failure here should not stop continuing other steps */
8857 }
8858
8859 /* enable RSS in the HW, even for only one queue, as the stack can use
8860 * the hash
8861 */
8862 if ((pf->flags & I40E_FLAG_RSS_ENABLED))
8863 i40e_config_rss(pf);
8864
8865 /* fill in link information and enable LSE reporting */
a34a6711
MW		 8866 i40e_update_link_info(&pf->hw, true);
8867 i40e_link_event(pf);
8868
8869 /* Initialize user-specific link properties */
8870 pf->fc_autoneg_status = ((pf->hw.phy.link_info.an_info &
8871 I40E_AQ_AN_COMPLETED) ? true : false);
8872
8873 /* fill in link information and enable LSE reporting */
8109e123 8874 i40e_update_link_info(&pf->hw, true);
41c445ff
JB		 8875 i40e_link_event(pf);
8876
d52c20b7 8877 /* Initialize user-specific link properties */
41c445ff
JB		 8878 pf->fc_autoneg_status = ((pf->hw.phy.link_info.an_info &
8879 I40E_AQ_AN_COMPLETED) ? true : false);
d52c20b7 8880
beb0dff1
JK		 8881 i40e_ptp_init(pf);
8882
41c445ff
JB		 8883 return ret;
8884}
8885
41c445ff
JB		 8886/**
8887 * i40e_determine_queue_usage - Work out queue distribution
8888 * @pf: board private structure
8889 **/
8890static void i40e_determine_queue_usage(struct i40e_pf *pf)
8891{
41c445ff
JB		 8892 int queues_left;
8893
8894 pf->num_lan_qps = 0;
38e00438
VD		 8895#ifdef I40E_FCOE
8896 pf->num_fcoe_qps = 0;
8897#endif
41c445ff
JB		 8898
8899 /* Find the max queues to be put into basic use. We'll always be
8900 * using TC0, whether or not DCB is running, and TC0 will get the
8901 * big RSS set.
8902 */
8903 queues_left = pf->hw.func_caps.num_tx_qp;
8904
cbf61325 8905 if ((queues_left == 1) ||
9aa7e935 8906 !(pf->flags & I40E_FLAG_MSIX_ENABLED)) {
41c445ff
JB		 8907 /* one qp for PF, no queues for anything else */
8908 queues_left = 0;
8909 pf->rss_size = pf->num_lan_qps = 1;
8910
8911 /* make sure all the fancies are disabled */
60ea5f83 8912 pf->flags &= ~(I40E_FLAG_RSS_ENABLED |
38e00438
VD		 8913#ifdef I40E_FCOE
8914 I40E_FLAG_FCOE_ENABLED |
8915#endif
60ea5f83
JB		 8916 I40E_FLAG_FD_SB_ENABLED |
8917 I40E_FLAG_FD_ATR_ENABLED |
4d9b6043 8918 I40E_FLAG_DCB_CAPABLE |
60ea5f83
JB		 8919 I40E_FLAG_SRIOV_ENABLED |
8920 I40E_FLAG_VMDQ_ENABLED);
9aa7e935
FZ		 8921 } else if (!(pf->flags & (I40E_FLAG_RSS_ENABLED |
8922 I40E_FLAG_FD_SB_ENABLED |
bbe7d0e0 8923 I40E_FLAG_FD_ATR_ENABLED |
4d9b6043 8924 I40E_FLAG_DCB_CAPABLE))) {
9aa7e935
FZ		 8925 /* one qp for PF */
8926 pf->rss_size = pf->num_lan_qps = 1;
8927 queues_left -= pf->num_lan_qps;
8928
8929 pf->flags &= ~(I40E_FLAG_RSS_ENABLED |
38e00438
VD		 8930#ifdef I40E_FCOE
8931 I40E_FLAG_FCOE_ENABLED |
8932#endif
9aa7e935
FZ		 8933 I40E_FLAG_FD_SB_ENABLED |
8934 I40E_FLAG_FD_ATR_ENABLED |
8935 I40E_FLAG_DCB_ENABLED |
8936 I40E_FLAG_VMDQ_ENABLED);
41c445ff 8937 } else {
cbf61325 8938 /* Not enough queues for all TCs */
4d9b6043 8939 if ((pf->flags & I40E_FLAG_DCB_CAPABLE) &&
cbf61325 8940 (queues_left < I40E_MAX_TRAFFIC_CLASS)) {
4d9b6043 8941 pf->flags &= ~I40E_FLAG_DCB_CAPABLE;
cbf61325
ASJ		 8942 dev_info(&pf->pdev->dev, "not enough queues for DCB. DCB is disabled.\n");
8943 }
8944 pf->num_lan_qps = pf->rss_size_max;
8945 queues_left -= pf->num_lan_qps;
8946 }
8947
38e00438
VD		 8948#ifdef I40E_FCOE
8949 if (pf->flags & I40E_FLAG_FCOE_ENABLED) {
8950 if (I40E_DEFAULT_FCOE <= queues_left) {
8951 pf->num_fcoe_qps = I40E_DEFAULT_FCOE;
8952 } else if (I40E_MINIMUM_FCOE <= queues_left) {
8953 pf->num_fcoe_qps = I40E_MINIMUM_FCOE;
8954 } else {
8955 pf->num_fcoe_qps = 0;
8956 pf->flags &= ~I40E_FLAG_FCOE_ENABLED;
8957 dev_info(&pf->pdev->dev, "not enough queues for FCoE. FCoE feature will be disabled\n");
8958 }
8959
8960 queues_left -= pf->num_fcoe_qps;
8961 }
8962
8963#endif
cbf61325
ASJ		 8964 if (pf->flags & I40E_FLAG_FD_SB_ENABLED) {
8965 if (queues_left > 1) {
8966 queues_left -= 1; /* save 1 queue for FD */
8967 } else {
8968 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
8969 dev_info(&pf->pdev->dev, "not enough queues for Flow Director. Flow Director feature is disabled\n");
8970 }
41c445ff
JB		 8971 }
8972
8973 if ((pf->flags & I40E_FLAG_SRIOV_ENABLED) &&
8974 pf->num_vf_qps && pf->num_req_vfs && queues_left) {
cbf61325
ASJ		 8975 pf->num_req_vfs = min_t(int, pf->num_req_vfs,
8976 (queues_left / pf->num_vf_qps));
41c445ff
JB		 8977 queues_left -= (pf->num_req_vfs * pf->num_vf_qps);
8978 }
8979
8980 if ((pf->flags & I40E_FLAG_VMDQ_ENABLED) &&
8981 pf->num_vmdq_vsis && pf->num_vmdq_qps && queues_left) {
8982 pf->num_vmdq_vsis = min_t(int, pf->num_vmdq_vsis,
8983 (queues_left / pf->num_vmdq_qps));
8984 queues_left -= (pf->num_vmdq_vsis * pf->num_vmdq_qps);
8985 }
8986
f8ff1464 8987 pf->queues_left = queues_left;
38e00438
VD		 8988#ifdef I40E_FCOE
8989 dev_info(&pf->pdev->dev, "fcoe queues = %d\n", pf->num_fcoe_qps);
8990#endif
41c445ff
JB		 8991}
8992
8993/**
8994 * i40e_setup_pf_filter_control - Setup PF static filter control
8995 * @pf: PF to be setup
8996 *
8997 * i40e_setup_pf_filter_control sets up a pf's initial filter control
8998 * settings. If PE/FCoE are enabled then it will also set the per PF
8999 * based filter sizes required for them. It also enables Flow director,
9000 * ethertype and macvlan type filter settings for the pf.
9001 *
9002 * Returns 0 on success, negative on failure
9003 **/
9004static int i40e_setup_pf_filter_control(struct i40e_pf *pf)
9005{
9006 struct i40e_filter_control_settings *settings = &pf->filter_settings;
9007
9008 settings->hash_lut_size = I40E_HASH_LUT_SIZE_128;
9009
9010 /* Flow Director is enabled */
60ea5f83 9011 if (pf->flags & (I40E_FLAG_FD_SB_ENABLED | I40E_FLAG_FD_ATR_ENABLED))
41c445ff
JB		 9012 settings->enable_fdir = true;
9013
9014 /* Ethtype and MACVLAN filters enabled for PF */
9015 settings->enable_ethtype = true;
9016 settings->enable_macvlan = true;
9017
9018 if (i40e_set_filter_control(&pf->hw, settings))
9019 return -ENOENT;
9020
9021 return 0;
9022}
9023
0c22b3dd
JB		 9024#define INFO_STRING_LEN 255
9025static void i40e_print_features(struct i40e_pf *pf)
9026{
9027 struct i40e_hw *hw = &pf->hw;
9028 char *buf, *string;
9029
9030 string = kzalloc(INFO_STRING_LEN, GFP_KERNEL);
9031 if (!string) {
9032 dev_err(&pf->pdev->dev, "Features string allocation failed\n");
9033 return;
9034 }
9035
9036 buf = string;
9037
9038 buf += sprintf(string, "Features: PF-id[%d] ", hw->pf_id);
9039#ifdef CONFIG_PCI_IOV
9040 buf += sprintf(buf, "VFs: %d ", pf->num_req_vfs);
9041#endif
9042 buf += sprintf(buf, "VSIs: %d QP: %d ", pf->hw.func_caps.num_vsis,
9043 pf->vsi[pf->lan_vsi]->num_queue_pairs);
9044
9045 if (pf->flags & I40E_FLAG_RSS_ENABLED)
9046 buf += sprintf(buf, "RSS ");
0c22b3dd 9047 if (pf->flags & I40E_FLAG_FD_ATR_ENABLED)
c6423ff1
AA		 9048 buf += sprintf(buf, "FD_ATR ");
9049 if (pf->flags & I40E_FLAG_FD_SB_ENABLED) {
9050 buf += sprintf(buf, "FD_SB ");
0c22b3dd 9051 buf += sprintf(buf, "NTUPLE ");
c6423ff1 9052 }
4d9b6043 9053 if (pf->flags & I40E_FLAG_DCB_CAPABLE)
0c22b3dd
JB		 9054 buf += sprintf(buf, "DCB ");
9055 if (pf->flags & I40E_FLAG_PTP)
9056 buf += sprintf(buf, "PTP ");
38e00438
VD		 9057#ifdef I40E_FCOE
9058 if (pf->flags & I40E_FLAG_FCOE_ENABLED)
9059 buf += sprintf(buf, "FCOE ");
9060#endif
0c22b3dd
JB		 9061
9062 BUG_ON(buf > (string + INFO_STRING_LEN));
9063 dev_info(&pf->pdev->dev, "%s\n", string);
9064 kfree(string);
9065}
9066
41c445ff
JB		 9067/**
9068 * i40e_probe - Device initialization routine
9069 * @pdev: PCI device information struct
9070 * @ent: entry in i40e_pci_tbl
9071 *
9072 * i40e_probe initializes a pf identified by a pci_dev structure.
9073 * The OS initialization, configuring of the pf private structure,
9074 * and a hardware reset occur.
9075 *
9076 * Returns 0 on success, negative on failure
9077 **/
9078static int i40e_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
9079{
41c445ff
JB		 9080 struct i40e_pf *pf;
9081 struct i40e_hw *hw;
93cd765b 9082 static u16 pfs_found;
d4dfb81a 9083 u16 link_status;
41c445ff
JB		 9084 int err = 0;
9085 u32 len;
8a9eb7d3 9086 u32 i;
41c445ff
JB		 9087
9088 err = pci_enable_device_mem(pdev);
9089 if (err)
9090 return err;
9091
9092 /* set up for high or low dma */
6494294f 9093 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64));
6494294f 9094 if (err) {
e3e3bfdd
JS		 9095 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
9096 if (err) {
9097 dev_err(&pdev->dev,
9098 "DMA configuration failed: 0x%x\n", err);
9099 goto err_dma;
9100 }
41c445ff
JB		 9101 }
9102
9103 /* set up pci connections */
9104 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
9105 IORESOURCE_MEM), i40e_driver_name);
9106 if (err) {
9107 dev_info(&pdev->dev,
9108 "pci_request_selected_regions failed %d\n", err);
9109 goto err_pci_reg;
9110 }
9111
9112 pci_enable_pcie_error_reporting(pdev);
9113 pci_set_master(pdev);
9114
9115 /* Now that we have a PCI connection, we need to do the
9116 * low level device setup. This is primarily setting up
9117 * the Admin Queue structures and then querying for the
9118 * device's current profile information.
9119 */
9120 pf = kzalloc(sizeof(*pf), GFP_KERNEL);
9121 if (!pf) {
9122 err = -ENOMEM;
9123 goto err_pf_alloc;
9124 }
9125 pf->next_vsi = 0;
9126 pf->pdev = pdev;
9127 set_bit(__I40E_DOWN, &pf->state);
9128
9129 hw = &pf->hw;
9130 hw->back = pf;
9131 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
9132 pci_resource_len(pdev, 0));
9133 if (!hw->hw_addr) {
9134 err = -EIO;
9135 dev_info(&pdev->dev, "ioremap(0x%04x, 0x%04x) failed: 0x%x\n",
9136 (unsigned int)pci_resource_start(pdev, 0),
9137 (unsigned int)pci_resource_len(pdev, 0), err);
9138 goto err_ioremap;
9139 }
9140 hw->vendor_id = pdev->vendor;
9141 hw->device_id = pdev->device;
9142 pci_read_config_byte(pdev, PCI_REVISION_ID, &hw->revision_id);
9143 hw->subsystem_vendor_id = pdev->subsystem_vendor;
9144 hw->subsystem_device_id = pdev->subsystem_device;
9145 hw->bus.device = PCI_SLOT(pdev->devfn);
9146 hw->bus.func = PCI_FUNC(pdev->devfn);
93cd765b 9147 pf->instance = pfs_found;
41c445ff 9148
5b5faa43
SN		 9149 if (debug != -1) {
9150 pf->msg_enable = pf->hw.debug_mask;
9151 pf->msg_enable = debug;
9152 }
9153
7134f9ce
JB		 9154 /* do a special CORER for clearing PXE mode once at init */
9155 if (hw->revision_id == 0 &&
9156 (rd32(hw, I40E_GLLAN_RCTL_0) & I40E_GLLAN_RCTL_0_PXE_MODE_MASK)) {
9157 wr32(hw, I40E_GLGEN_RTRIG, I40E_GLGEN_RTRIG_CORER_MASK);
9158 i40e_flush(hw);
9159 msleep(200);
9160 pf->corer_count++;
9161
9162 i40e_clear_pxe_mode(hw);
9163 }
9164
41c445ff 9165 /* Reset here to make sure all is clean and to define PF 'n' */
838d41d9 9166 i40e_clear_hw(hw);
41c445ff
JB		 9167 err = i40e_pf_reset(hw);
9168 if (err) {
9169 dev_info(&pdev->dev, "Initial pf_reset failed: %d\n", err);
9170 goto err_pf_reset;
9171 }
9172 pf->pfr_count++;
9173
9174 hw->aq.num_arq_entries = I40E_AQ_LEN;
9175 hw->aq.num_asq_entries = I40E_AQ_LEN;
9176 hw->aq.arq_buf_size = I40E_MAX_AQ_BUF_SIZE;
9177 hw->aq.asq_buf_size = I40E_MAX_AQ_BUF_SIZE;
9178 pf->adminq_work_limit = I40E_AQ_WORK_LIMIT;
b2008cbf 9179
41c445ff 9180 snprintf(pf->misc_int_name, sizeof(pf->misc_int_name) - 1,
b2008cbf
CW		 9181 "%s-%s:misc",
9182 dev_driver_string(&pf->pdev->dev), dev_name(&pdev->dev));
41c445ff
JB		 9183
9184 err = i40e_init_shared_code(hw);
9185 if (err) {
9186 dev_info(&pdev->dev, "init_shared_code failed: %d\n", err);
9187 goto err_pf_reset;
9188 }
9189
d52c20b7
JB		 9190 /* set up a default setting for link flow control */
9191 pf->hw.fc.requested_mode = I40E_FC_NONE;
9192
41c445ff
JB		 9193 err = i40e_init_adminq(hw);
9194 dev_info(&pdev->dev, "%s\n", i40e_fw_version_str(hw));
9195 if (err) {
9196 dev_info(&pdev->dev,
7aa67613 9197 "The driver for the device stopped because the NVM image is newer than expected. You must install the most recent version of the network driver.\n");
41c445ff
JB		 9198 goto err_pf_reset;
9199 }
9200
7aa67613
CS		 9201 if (hw->aq.api_maj_ver == I40E_FW_API_VERSION_MAJOR &&
9202 hw->aq.api_min_ver > I40E_FW_API_VERSION_MINOR)
278b6f62 9203 dev_info(&pdev->dev,
7aa67613
CS		 9204 "The driver for the device detected a newer version of the NVM image than expected. Please install the most recent version of the network driver.\n");
9205 else if (hw->aq.api_maj_ver < I40E_FW_API_VERSION_MAJOR ||
9206 hw->aq.api_min_ver < (I40E_FW_API_VERSION_MINOR - 1))
278b6f62 9207 dev_info(&pdev->dev,
7aa67613 9208 "The driver for the device detected an older version of the NVM image than expected. Please update the NVM image.\n");
278b6f62
SN		 9209
9210
4eb3f768
SN		 9211 i40e_verify_eeprom(pf);
9212
2c5fe33b
JB		 9213 /* Rev 0 hardware was never productized */
9214 if (hw->revision_id < 1)
9215 dev_warn(&pdev->dev, "This device is a pre-production adapter/LOM. Please be aware there may be issues with your hardware. If you are experiencing problems please contact your Intel or hardware representative who provided you with this hardware.\n");
9216
6ff4ef86 9217 i40e_clear_pxe_mode(hw);
41c445ff
JB		 9218 err = i40e_get_capabilities(pf);
9219 if (err)
9220 goto err_adminq_setup;
9221
9222 err = i40e_sw_init(pf);
9223 if (err) {
9224 dev_info(&pdev->dev, "sw_init failed: %d\n", err);
9225 goto err_sw_init;
9226 }
9227
9228 err = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp,
9229 hw->func_caps.num_rx_qp,
9230 pf->fcoe_hmc_cntx_num, pf->fcoe_hmc_filt_num);
9231 if (err) {
9232 dev_info(&pdev->dev, "init_lan_hmc failed: %d\n", err);
9233 goto err_init_lan_hmc;
9234 }
9235
9236 err = i40e_configure_lan_hmc(hw, I40E_HMC_MODEL_DIRECT_ONLY);
9237 if (err) {
9238 dev_info(&pdev->dev, "configure_lan_hmc failed: %d\n", err);
9239 err = -ENOENT;
9240 goto err_configure_lan_hmc;
9241 }
9242
9243 i40e_get_mac_addr(hw, hw->mac.addr);
f62b5060 9244 if (!is_valid_ether_addr(hw->mac.addr)) {
41c445ff
JB		 9245 dev_info(&pdev->dev, "invalid MAC address %pM\n", hw->mac.addr);
9246 err = -EIO;
9247 goto err_mac_addr;
9248 }
9249 dev_info(&pdev->dev, "MAC address: %pM\n", hw->mac.addr);
9a173901 9250 ether_addr_copy(hw->mac.perm_addr, hw->mac.addr);
1f224ad2
NP		 9251 i40e_get_port_mac_addr(hw, hw->mac.port_addr);
9252 if (is_valid_ether_addr(hw->mac.port_addr))
9253 pf->flags |= I40E_FLAG_PORT_ID_VALID;
38e00438
VD		 9254#ifdef I40E_FCOE
9255 err = i40e_get_san_mac_addr(hw, hw->mac.san_addr);
9256 if (err)
9257 dev_info(&pdev->dev,
9258 "(non-fatal) SAN MAC retrieval failed: %d\n", err);
9259 if (!is_valid_ether_addr(hw->mac.san_addr)) {
9260 dev_warn(&pdev->dev, "invalid SAN MAC address %pM, falling back to LAN MAC\n",
9261 hw->mac.san_addr);
9262 ether_addr_copy(hw->mac.san_addr, hw->mac.addr);
9263 }
9264 dev_info(&pf->pdev->dev, "SAN MAC: %pM\n", hw->mac.san_addr);
9265#endif /* I40E_FCOE */
41c445ff
JB		 9266
9267 pci_set_drvdata(pdev, pf);
9268 pci_save_state(pdev);
4e3b35b0
NP		 9269#ifdef CONFIG_I40E_DCB
9270 err = i40e_init_pf_dcb(pf);
9271 if (err) {
9272 dev_info(&pdev->dev, "init_pf_dcb failed: %d\n", err);
4d9b6043 9273 pf->flags &= ~I40E_FLAG_DCB_CAPABLE;
014269ff 9274 /* Continue without DCB enabled */
4e3b35b0
NP		 9275 }
9276#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 9277
9278 /* set up periodic task facility */
9279 setup_timer(&pf->service_timer, i40e_service_timer, (unsigned long)pf);
9280 pf->service_timer_period = HZ;
9281
9282 INIT_WORK(&pf->service_task, i40e_service_task);
9283 clear_bit(__I40E_SERVICE_SCHED, &pf->state);
9284 pf->flags |= I40E_FLAG_NEED_LINK_UPDATE;
9285 pf->link_check_timeout = jiffies;
9286
8e2773ae
SN		 9287 /* WoL defaults to disabled */
9288 pf->wol_en = false;
9289 device_set_wakeup_enable(&pf->pdev->dev, pf->wol_en);
9290
41c445ff
JB		 9291 /* set up the main switch operations */
9292 i40e_determine_queue_usage(pf);
9293 i40e_init_interrupt_scheme(pf);
9294
505682cd
MW		 9295 /* The number of VSIs reported by the FW is the minimum guaranteed
9296 * to us; HW supports far more and we share the remaining pool with
9297 * the other PFs. We allocate space for more than the guarantee with
9298 * the understanding that we might not get them all later.
41c445ff 9299 */
505682cd
MW		 9300 if (pf->hw.func_caps.num_vsis < I40E_MIN_VSI_ALLOC)
9301 pf->num_alloc_vsi = I40E_MIN_VSI_ALLOC;
9302 else
9303 pf->num_alloc_vsi = pf->hw.func_caps.num_vsis;
9304
9305 /* Set up the *vsi struct and our local tracking of the MAIN PF vsi. */
9306 len = sizeof(struct i40e_vsi *) * pf->num_alloc_vsi;
41c445ff 9307 pf->vsi = kzalloc(len, GFP_KERNEL);
ed87ac09
WY		 9308 if (!pf->vsi) {
9309 err = -ENOMEM;
41c445ff 9310 goto err_switch_setup;
ed87ac09 9311 }
41c445ff 9312
bc7d338f 9313 err = i40e_setup_pf_switch(pf, false);
41c445ff
JB		 9314 if (err) {
9315 dev_info(&pdev->dev, "setup_pf_switch failed: %d\n", err);
9316 goto err_vsis;
9317 }
8a9eb7d3 9318 /* if FDIR VSI was set up, start it now */
505682cd 9319 for (i = 0; i < pf->num_alloc_vsi; i++) {
8a9eb7d3
SN		 9320 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR) {
9321 i40e_vsi_open(pf->vsi[i]);
9322 break;
9323 }
9324 }
41c445ff 9325
7e2453fe
JB		 9326 /* driver is only interested in link up/down and module qualification
9327 * reports from firmware
9328 */
9329 err = i40e_aq_set_phy_int_mask(&pf->hw,
9330 I40E_AQ_EVENT_LINK_UPDOWN |
9331 I40E_AQ_EVENT_MODULE_QUAL_FAIL, NULL);
9332 if (err)
9333 dev_info(&pf->pdev->dev, "set phy mask fail, aq_err %d\n", err);
9334
cafa2ee6
ASJ		 9335 msleep(75);
9336 err = i40e_aq_set_link_restart_an(&pf->hw, true, NULL);
9337 if (err) {
9338 dev_info(&pf->pdev->dev, "link restart failed, aq_err=%d\n",
9339 pf->hw.aq.asq_last_status);
9340 }
9341
41c445ff
JB		 9342 /* The main driver is (mostly) up and happy. We need to set this state
9343 * before setting up the misc vector or we get a race and the vector
9344 * ends up disabled forever.
9345 */
9346 clear_bit(__I40E_DOWN, &pf->state);
9347
9348 /* In case of MSIX we are going to setup the misc vector right here
9349 * to handle admin queue events etc. In case of legacy and MSI
9350 * the misc functionality and queue processing is combined in
9351 * the same vector and that gets setup at open.
9352 */
9353 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
9354 err = i40e_setup_misc_vector(pf);
9355 if (err) {
9356 dev_info(&pdev->dev,
9357 "setup of misc vector failed: %d\n", err);
9358 goto err_vsis;
9359 }
9360 }
9361
df805f62 9362#ifdef CONFIG_PCI_IOV
41c445ff
JB		 9363 /* prep for VF support */
9364 if ((pf->flags & I40E_FLAG_SRIOV_ENABLED) &&
4eb3f768
SN		 9365 (pf->flags & I40E_FLAG_MSIX_ENABLED) &&
9366 !test_bit(__I40E_BAD_EEPROM, &pf->state)) {
41c445ff
JB		 9367 u32 val;
9368
9369 /* disable link interrupts for VFs */
9370 val = rd32(hw, I40E_PFGEN_PORTMDIO_NUM);
9371 val &= ~I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK;
9372 wr32(hw, I40E_PFGEN_PORTMDIO_NUM, val);
9373 i40e_flush(hw);
4aeec010
MW		 9374
9375 if (pci_num_vf(pdev)) {
9376 dev_info(&pdev->dev,
9377 "Active VFs found, allocating resources.\n");
9378 err = i40e_alloc_vfs(pf, pci_num_vf(pdev));
9379 if (err)
9380 dev_info(&pdev->dev,
9381 "Error %d allocating resources for existing VFs\n",
9382 err);
9383 }
41c445ff 9384 }
df805f62 9385#endif /* CONFIG_PCI_IOV */
41c445ff 9386
93cd765b
ASJ		 9387 pfs_found++;
9388
41c445ff
JB		 9389 i40e_dbg_pf_init(pf);
9390
9391 /* tell the firmware that we're starting */
44033fac 9392 i40e_send_version(pf);
41c445ff
JB		 9393
9394 /* since everything's happy, start the service_task timer */
9395 mod_timer(&pf->service_timer,
9396 round_jiffies(jiffies + pf->service_timer_period));
9397
38e00438
VD		 9398#ifdef I40E_FCOE
9399 /* create FCoE interface */
9400 i40e_fcoe_vsi_setup(pf);
9401
9402#endif
d4dfb81a
CS		 9403 /* Get the negotiated link width and speed from PCI config space */
9404 pcie_capability_read_word(pf->pdev, PCI_EXP_LNKSTA, &link_status);
9405
9406 i40e_set_pci_config_data(hw, link_status);
9407
69bfb110 9408 dev_info(&pdev->dev, "PCI-Express: %s %s\n",
d4dfb81a
CS		 9409 (hw->bus.speed == i40e_bus_speed_8000 ? "Speed 8.0GT/s" :
9410 hw->bus.speed == i40e_bus_speed_5000 ? "Speed 5.0GT/s" :
9411 hw->bus.speed == i40e_bus_speed_2500 ? "Speed 2.5GT/s" :
9412 "Unknown"),
9413 (hw->bus.width == i40e_bus_width_pcie_x8 ? "Width x8" :
9414 hw->bus.width == i40e_bus_width_pcie_x4 ? "Width x4" :
9415 hw->bus.width == i40e_bus_width_pcie_x2 ? "Width x2" :
9416 hw->bus.width == i40e_bus_width_pcie_x1 ? "Width x1" :
9417 "Unknown"));
9418
9419 if (hw->bus.width < i40e_bus_width_pcie_x8 ||
9420 hw->bus.speed < i40e_bus_speed_8000) {
9421 dev_warn(&pdev->dev, "PCI-Express bandwidth available for this device may be insufficient for optimal performance.\n");
9422 dev_warn(&pdev->dev, "Please move the device to a different PCI-e link with more lanes and/or higher transfer rate.\n");
9423 }
9424
0c22b3dd
JB		 9425 /* print a string summarizing features */
9426 i40e_print_features(pf);
9427
41c445ff
JB		 9428 return 0;
9429
9430 /* Unwind what we've done if something failed in the setup */
9431err_vsis:
9432 set_bit(__I40E_DOWN, &pf->state);
41c445ff
JB		 9433 i40e_clear_interrupt_scheme(pf);
9434 kfree(pf->vsi);
04b03013
SN		 9435err_switch_setup:
9436 i40e_reset_interrupt_capability(pf);
41c445ff
JB		 9437 del_timer_sync(&pf->service_timer);
9438err_mac_addr:
9439err_configure_lan_hmc:
9440 (void)i40e_shutdown_lan_hmc(hw);
9441err_init_lan_hmc:
9442 kfree(pf->qp_pile);
9443 kfree(pf->irq_pile);
9444err_sw_init:
9445err_adminq_setup:
9446 (void)i40e_shutdown_adminq(hw);
9447err_pf_reset:
9448 iounmap(hw->hw_addr);
9449err_ioremap:
9450 kfree(pf);
9451err_pf_alloc:
9452 pci_disable_pcie_error_reporting(pdev);
9453 pci_release_selected_regions(pdev,
9454 pci_select_bars(pdev, IORESOURCE_MEM));
9455err_pci_reg:
9456err_dma:
9457 pci_disable_device(pdev);
9458 return err;
9459}
9460
9461/**
9462 * i40e_remove - Device removal routine
9463 * @pdev: PCI device information struct
9464 *
9465 * i40e_remove is called by the PCI subsystem to alert the driver
9466 * that is should release a PCI device. This could be caused by a
9467 * Hot-Plug event, or because the driver is going to be removed from
9468 * memory.
9469 **/
9470static void i40e_remove(struct pci_dev *pdev)
9471{
9472 struct i40e_pf *pf = pci_get_drvdata(pdev);
9473 i40e_status ret_code;
41c445ff
JB		 9474 int i;
9475
9476 i40e_dbg_pf_exit(pf);
9477
beb0dff1
JK		 9478 i40e_ptp_stop(pf);
9479
41c445ff
JB		 9480 /* no more scheduling of any task */
9481 set_bit(__I40E_DOWN, &pf->state);
9482 del_timer_sync(&pf->service_timer);
9483 cancel_work_sync(&pf->service_task);
9484
eb2d80bc
MW		 9485 if (pf->flags & I40E_FLAG_SRIOV_ENABLED) {
9486 i40e_free_vfs(pf);
9487 pf->flags &= ~I40E_FLAG_SRIOV_ENABLED;
9488 }
9489
41c445ff
JB		 9490 i40e_fdir_teardown(pf);
9491
9492 /* If there is a switch structure or any orphans, remove them.
9493 * This will leave only the PF's VSI remaining.
9494 */
9495 for (i = 0; i < I40E_MAX_VEB; i++) {
9496 if (!pf->veb[i])
9497 continue;
9498
9499 if (pf->veb[i]->uplink_seid == pf->mac_seid ||
9500 pf->veb[i]->uplink_seid == 0)
9501 i40e_switch_branch_release(pf->veb[i]);
9502 }
9503
9504 /* Now we can shutdown the PF's VSI, just before we kill
9505 * adminq and hmc.
9506 */
9507 if (pf->vsi[pf->lan_vsi])
9508 i40e_vsi_release(pf->vsi[pf->lan_vsi]);
9509
9510 i40e_stop_misc_vector(pf);
9511 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
9512 synchronize_irq(pf->msix_entries[0].vector);
9513 free_irq(pf->msix_entries[0].vector, pf);
9514 }
9515
9516 /* shutdown and destroy the HMC */
60442dea
SN		 9517 if (pf->hw.hmc.hmc_obj) {
9518 ret_code = i40e_shutdown_lan_hmc(&pf->hw);
9519 if (ret_code)
9520 dev_warn(&pdev->dev,
9521 "Failed to destroy the HMC resources: %d\n",
9522 ret_code);
9523 }
41c445ff
JB		 9524
9525 /* shutdown the adminq */
41c445ff
JB		 9526 ret_code = i40e_shutdown_adminq(&pf->hw);
9527 if (ret_code)
9528 dev_warn(&pdev->dev,
9529 "Failed to destroy the Admin Queue resources: %d\n",
9530 ret_code);
9531
9532 /* Clear all dynamic memory lists of rings, q_vectors, and VSIs */
9533 i40e_clear_interrupt_scheme(pf);
505682cd 9534 for (i = 0; i < pf->num_alloc_vsi; i++) {
41c445ff
JB		 9535 if (pf->vsi[i]) {
9536 i40e_vsi_clear_rings(pf->vsi[i]);
9537 i40e_vsi_clear(pf->vsi[i]);
9538 pf->vsi[i] = NULL;
9539 }
9540 }
9541
9542 for (i = 0; i < I40E_MAX_VEB; i++) {
9543 kfree(pf->veb[i]);
9544 pf->veb[i] = NULL;
9545 }
9546
9547 kfree(pf->qp_pile);
9548 kfree(pf->irq_pile);
41c445ff
JB		 9549 kfree(pf->vsi);
9550
41c445ff
JB		 9551 iounmap(pf->hw.hw_addr);
9552 kfree(pf);
9553 pci_release_selected_regions(pdev,
9554 pci_select_bars(pdev, IORESOURCE_MEM));
9555
9556 pci_disable_pcie_error_reporting(pdev);
9557 pci_disable_device(pdev);
9558}
9559
9560/**
9561 * i40e_pci_error_detected - warning that something funky happened in PCI land
9562 * @pdev: PCI device information struct
9563 *
9564 * Called to warn that something happened and the error handling steps
9565 * are in progress. Allows the driver to quiesce things, be ready for
9566 * remediation.
9567 **/
9568static pci_ers_result_t i40e_pci_error_detected(struct pci_dev *pdev,
9569 enum pci_channel_state error)
9570{
9571 struct i40e_pf *pf = pci_get_drvdata(pdev);
9572
9573 dev_info(&pdev->dev, "%s: error %d\n", __func__, error);
9574
9575 /* shutdown all operations */
9007bccd
SN		 9576 if (!test_bit(__I40E_SUSPENDED, &pf->state)) {
9577 rtnl_lock();
9578 i40e_prep_for_reset(pf);
9579 rtnl_unlock();
9580 }
41c445ff
JB		 9581
9582 /* Request a slot reset */
9583 return PCI_ERS_RESULT_NEED_RESET;
9584}
9585
9586/**
9587 * i40e_pci_error_slot_reset - a PCI slot reset just happened
9588 * @pdev: PCI device information struct
9589 *
9590 * Called to find if the driver can work with the device now that
9591 * the pci slot has been reset. If a basic connection seems good
9592 * (registers are readable and have sane content) then return a
9593 * happy little PCI_ERS_RESULT_xxx.
9594 **/
9595static pci_ers_result_t i40e_pci_error_slot_reset(struct pci_dev *pdev)
9596{
9597 struct i40e_pf *pf = pci_get_drvdata(pdev);
9598 pci_ers_result_t result;
9599 int err;
9600 u32 reg;
9601
9602 dev_info(&pdev->dev, "%s\n", __func__);
9603 if (pci_enable_device_mem(pdev)) {
9604 dev_info(&pdev->dev,
9605 "Cannot re-enable PCI device after reset.\n");
9606 result = PCI_ERS_RESULT_DISCONNECT;
9607 } else {
9608 pci_set_master(pdev);
9609 pci_restore_state(pdev);
9610 pci_save_state(pdev);
9611 pci_wake_from_d3(pdev, false);
9612
9613 reg = rd32(&pf->hw, I40E_GLGEN_RTRIG);
9614 if (reg == 0)
9615 result = PCI_ERS_RESULT_RECOVERED;
9616 else
9617 result = PCI_ERS_RESULT_DISCONNECT;
9618 }
9619
9620 err = pci_cleanup_aer_uncorrect_error_status(pdev);
9621 if (err) {
9622 dev_info(&pdev->dev,
9623 "pci_cleanup_aer_uncorrect_error_status failed 0x%0x\n",
9624 err);
9625 /* non-fatal, continue */
9626 }
9627
9628 return result;
9629}
9630
9631/**
9632 * i40e_pci_error_resume - restart operations after PCI error recovery
9633 * @pdev: PCI device information struct
9634 *
9635 * Called to allow the driver to bring things back up after PCI error
9636 * and/or reset recovery has finished.
9637 **/
9638static void i40e_pci_error_resume(struct pci_dev *pdev)
9639{
9640 struct i40e_pf *pf = pci_get_drvdata(pdev);
9641
9642 dev_info(&pdev->dev, "%s\n", __func__);
9007bccd
SN		 9643 if (test_bit(__I40E_SUSPENDED, &pf->state))
9644 return;
9645
9646 rtnl_lock();
41c445ff 9647 i40e_handle_reset_warning(pf);
9007bccd
SN		 9648 rtnl_lock();
9649}
9650
9651/**
9652 * i40e_shutdown - PCI callback for shutting down
9653 * @pdev: PCI device information struct
9654 **/
9655static void i40e_shutdown(struct pci_dev *pdev)
9656{
9657 struct i40e_pf *pf = pci_get_drvdata(pdev);
8e2773ae 9658 struct i40e_hw *hw = &pf->hw;
9007bccd
SN		 9659
9660 set_bit(__I40E_SUSPENDED, &pf->state);
9661 set_bit(__I40E_DOWN, &pf->state);
9662 rtnl_lock();
9663 i40e_prep_for_reset(pf);
9664 rtnl_unlock();
9665
8e2773ae
SN		 9666 wr32(hw, I40E_PFPM_APM, (pf->wol_en ? I40E_PFPM_APM_APME_MASK : 0));
9667 wr32(hw, I40E_PFPM_WUFC, (pf->wol_en ? I40E_PFPM_WUFC_MAG_MASK : 0));
9668
9007bccd 9669 if (system_state == SYSTEM_POWER_OFF) {
8e2773ae 9670 pci_wake_from_d3(pdev, pf->wol_en);
9007bccd
SN		 9671 pci_set_power_state(pdev, PCI_D3hot);
9672 }
9673}
9674
9675#ifdef CONFIG_PM
9676/**
9677 * i40e_suspend - PCI callback for moving to D3
9678 * @pdev: PCI device information struct
9679 **/
9680static int i40e_suspend(struct pci_dev *pdev, pm_message_t state)
9681{
9682 struct i40e_pf *pf = pci_get_drvdata(pdev);
8e2773ae 9683 struct i40e_hw *hw = &pf->hw;
9007bccd
SN		 9684
9685 set_bit(__I40E_SUSPENDED, &pf->state);
9686 set_bit(__I40E_DOWN, &pf->state);
9687 rtnl_lock();
9688 i40e_prep_for_reset(pf);
9689 rtnl_unlock();
9690
8e2773ae
SN		 9691 wr32(hw, I40E_PFPM_APM, (pf->wol_en ? I40E_PFPM_APM_APME_MASK : 0));
9692 wr32(hw, I40E_PFPM_WUFC, (pf->wol_en ? I40E_PFPM_WUFC_MAG_MASK : 0));
9693
9694 pci_wake_from_d3(pdev, pf->wol_en);
9007bccd
SN		 9695 pci_set_power_state(pdev, PCI_D3hot);
9696
9697 return 0;
41c445ff
JB		 9698}
9699
9007bccd
SN		 9700/**
9701 * i40e_resume - PCI callback for waking up from D3
9702 * @pdev: PCI device information struct
9703 **/
9704static int i40e_resume(struct pci_dev *pdev)
9705{
9706 struct i40e_pf *pf = pci_get_drvdata(pdev);
9707 u32 err;
9708
9709 pci_set_power_state(pdev, PCI_D0);
9710 pci_restore_state(pdev);
9711 /* pci_restore_state() clears dev->state_saves, so
9712 * call pci_save_state() again to restore it.
9713 */
9714 pci_save_state(pdev);
9715
9716 err = pci_enable_device_mem(pdev);
9717 if (err) {
9718 dev_err(&pdev->dev,
9719 "%s: Cannot enable PCI device from suspend\n",
9720 __func__);
9721 return err;
9722 }
9723 pci_set_master(pdev);
9724
9725 /* no wakeup events while running */
9726 pci_wake_from_d3(pdev, false);
9727
9728 /* handling the reset will rebuild the device state */
9729 if (test_and_clear_bit(__I40E_SUSPENDED, &pf->state)) {
9730 clear_bit(__I40E_DOWN, &pf->state);
9731 rtnl_lock();
9732 i40e_reset_and_rebuild(pf, false);
9733 rtnl_unlock();
9734 }
9735
9736 return 0;
9737}
9738
9739#endif
41c445ff
JB		 9740static const struct pci_error_handlers i40e_err_handler = {
9741 .error_detected = i40e_pci_error_detected,
9742 .slot_reset = i40e_pci_error_slot_reset,
9743 .resume = i40e_pci_error_resume,
9744};
9745
9746static struct pci_driver i40e_driver = {
9747 .name = i40e_driver_name,
9748 .id_table = i40e_pci_tbl,
9749 .probe = i40e_probe,
9750 .remove = i40e_remove,
9007bccd
SN		 9751#ifdef CONFIG_PM
9752 .suspend = i40e_suspend,
9753 .resume = i40e_resume,
9754#endif
9755 .shutdown = i40e_shutdown,
41c445ff
JB		 9756 .err_handler = &i40e_err_handler,
9757 .sriov_configure = i40e_pci_sriov_configure,
9758};
9759
9760/**
9761 * i40e_init_module - Driver registration routine
9762 *
9763 * i40e_init_module is the first routine called when the driver is
9764 * loaded. All it does is register with the PCI subsystem.
9765 **/
9766static int __init i40e_init_module(void)
9767{
9768 pr_info("%s: %s - version %s\n", i40e_driver_name,
9769 i40e_driver_string, i40e_driver_version_str);
9770 pr_info("%s: %s\n", i40e_driver_name, i40e_copyright);
9771 i40e_dbg_init();
9772 return pci_register_driver(&i40e_driver);
9773}
9774module_init(i40e_init_module);
9775
9776/**
9777 * i40e_exit_module - Driver exit cleanup routine
9778 *
9779 * i40e_exit_module is called just before the driver is removed
9780 * from memory.
9781 **/
9782static void __exit i40e_exit_module(void)
9783{
9784 pci_unregister_driver(&i40e_driver);
9785 i40e_dbg_exit();
9786}
9787module_exit(i40e_exit_module);
Linux kernel - Deliverables
This page took 0.733387 seconds and 5 git commands to generate.