Commit | Line | Data |
---|---|---|
c27a02cd YP |
1 | /* |
2 | * Copyright (c) 2007 Mellanox Technologies. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | * | |
32 | */ | |
33 | ||
076bb0c8 | 34 | #include <net/busy_poll.h> |
c27a02cd | 35 | #include <linux/mlx4/cq.h> |
5a0e3ad6 | 36 | #include <linux/slab.h> |
c27a02cd YP |
37 | #include <linux/mlx4/qp.h> |
38 | #include <linux/skbuff.h> | |
b67bfe0d | 39 | #include <linux/rculist.h> |
c27a02cd YP |
40 | #include <linux/if_ether.h> |
41 | #include <linux/if_vlan.h> | |
42 | #include <linux/vmalloc.h> | |
35f6f453 | 43 | #include <linux/irq.h> |
c27a02cd | 44 | |
f8c6455b SM |
45 | #if IS_ENABLED(CONFIG_IPV6) |
46 | #include <net/ip6_checksum.h> | |
47 | #endif | |
48 | ||
c27a02cd YP |
49 | #include "mlx4_en.h" |
50 | ||
51151a16 ED |
51 | static int mlx4_alloc_pages(struct mlx4_en_priv *priv, |
52 | struct mlx4_en_rx_alloc *page_alloc, | |
53 | const struct mlx4_en_frag_info *frag_info, | |
54 | gfp_t _gfp) | |
55 | { | |
56 | int order; | |
57 | struct page *page; | |
58 | dma_addr_t dma; | |
59 | ||
60 | for (order = MLX4_EN_ALLOC_PREFER_ORDER; ;) { | |
61 | gfp_t gfp = _gfp; | |
62 | ||
63 | if (order) | |
64 | gfp |= __GFP_COMP | __GFP_NOWARN; | |
65 | page = alloc_pages(gfp, order); | |
66 | if (likely(page)) | |
67 | break; | |
68 | if (--order < 0 || | |
69 | ((PAGE_SIZE << order) < frag_info->frag_size)) | |
70 | return -ENOMEM; | |
71 | } | |
72 | dma = dma_map_page(priv->ddev, page, 0, PAGE_SIZE << order, | |
73 | PCI_DMA_FROMDEVICE); | |
74 | if (dma_mapping_error(priv->ddev, dma)) { | |
75 | put_page(page); | |
76 | return -ENOMEM; | |
77 | } | |
70fbe079 | 78 | page_alloc->page_size = PAGE_SIZE << order; |
51151a16 ED |
79 | page_alloc->page = page; |
80 | page_alloc->dma = dma; | |
5f6e9800 | 81 | page_alloc->page_offset = 0; |
51151a16 | 82 | /* Not doing get_page() for each frag is a big win |
98226208 | 83 | * on asymetric workloads. Note we can not use atomic_set(). |
51151a16 | 84 | */ |
fe896d18 | 85 | page_ref_add(page, page_alloc->page_size / frag_info->frag_stride - 1); |
51151a16 ED |
86 | return 0; |
87 | } | |
88 | ||
4cce66cd TLSC |
89 | static int mlx4_en_alloc_frags(struct mlx4_en_priv *priv, |
90 | struct mlx4_en_rx_desc *rx_desc, | |
91 | struct mlx4_en_rx_alloc *frags, | |
51151a16 ED |
92 | struct mlx4_en_rx_alloc *ring_alloc, |
93 | gfp_t gfp) | |
c27a02cd | 94 | { |
4cce66cd | 95 | struct mlx4_en_rx_alloc page_alloc[MLX4_EN_MAX_RX_FRAGS]; |
51151a16 | 96 | const struct mlx4_en_frag_info *frag_info; |
c27a02cd YP |
97 | struct page *page; |
98 | dma_addr_t dma; | |
4cce66cd | 99 | int i; |
c27a02cd | 100 | |
4cce66cd TLSC |
101 | for (i = 0; i < priv->num_frags; i++) { |
102 | frag_info = &priv->frag_info[i]; | |
51151a16 | 103 | page_alloc[i] = ring_alloc[i]; |
70fbe079 AV |
104 | page_alloc[i].page_offset += frag_info->frag_stride; |
105 | ||
106 | if (page_alloc[i].page_offset + frag_info->frag_stride <= | |
107 | ring_alloc[i].page_size) | |
51151a16 | 108 | continue; |
70fbe079 | 109 | |
51151a16 ED |
110 | if (mlx4_alloc_pages(priv, &page_alloc[i], frag_info, gfp)) |
111 | goto out; | |
4cce66cd | 112 | } |
c27a02cd | 113 | |
4cce66cd TLSC |
114 | for (i = 0; i < priv->num_frags; i++) { |
115 | frags[i] = ring_alloc[i]; | |
70fbe079 | 116 | dma = ring_alloc[i].dma + ring_alloc[i].page_offset; |
4cce66cd TLSC |
117 | ring_alloc[i] = page_alloc[i]; |
118 | rx_desc->data[i].addr = cpu_to_be64(dma); | |
c27a02cd | 119 | } |
4cce66cd | 120 | |
c27a02cd | 121 | return 0; |
4cce66cd | 122 | |
4cce66cd TLSC |
123 | out: |
124 | while (i--) { | |
51151a16 | 125 | if (page_alloc[i].page != ring_alloc[i].page) { |
4cce66cd | 126 | dma_unmap_page(priv->ddev, page_alloc[i].dma, |
70fbe079 | 127 | page_alloc[i].page_size, PCI_DMA_FROMDEVICE); |
51151a16 | 128 | page = page_alloc[i].page; |
fe896d18 | 129 | set_page_count(page, 1); |
51151a16 ED |
130 | put_page(page); |
131 | } | |
4cce66cd TLSC |
132 | } |
133 | return -ENOMEM; | |
134 | } | |
135 | ||
136 | static void mlx4_en_free_frag(struct mlx4_en_priv *priv, | |
137 | struct mlx4_en_rx_alloc *frags, | |
138 | int i) | |
139 | { | |
51151a16 | 140 | const struct mlx4_en_frag_info *frag_info = &priv->frag_info[i]; |
021f1107 | 141 | u32 next_frag_end = frags[i].page_offset + 2 * frag_info->frag_stride; |
4cce66cd | 142 | |
021f1107 AV |
143 | |
144 | if (next_frag_end > frags[i].page_size) | |
70fbe079 AV |
145 | dma_unmap_page(priv->ddev, frags[i].dma, frags[i].page_size, |
146 | PCI_DMA_FROMDEVICE); | |
51151a16 | 147 | |
4cce66cd TLSC |
148 | if (frags[i].page) |
149 | put_page(frags[i].page); | |
c27a02cd YP |
150 | } |
151 | ||
152 | static int mlx4_en_init_allocator(struct mlx4_en_priv *priv, | |
153 | struct mlx4_en_rx_ring *ring) | |
154 | { | |
c27a02cd | 155 | int i; |
51151a16 | 156 | struct mlx4_en_rx_alloc *page_alloc; |
c27a02cd YP |
157 | |
158 | for (i = 0; i < priv->num_frags; i++) { | |
51151a16 | 159 | const struct mlx4_en_frag_info *frag_info = &priv->frag_info[i]; |
c27a02cd | 160 | |
51151a16 | 161 | if (mlx4_alloc_pages(priv, &ring->page_alloc[i], |
1ab25f86 | 162 | frag_info, GFP_KERNEL | __GFP_COLD)) |
4cce66cd | 163 | goto out; |
b110d2ce IS |
164 | |
165 | en_dbg(DRV, priv, " frag %d allocator: - size:%d frags:%d\n", | |
166 | i, ring->page_alloc[i].page_size, | |
fe896d18 | 167 | page_ref_count(ring->page_alloc[i].page)); |
c27a02cd YP |
168 | } |
169 | return 0; | |
170 | ||
171 | out: | |
172 | while (i--) { | |
51151a16 ED |
173 | struct page *page; |
174 | ||
c27a02cd | 175 | page_alloc = &ring->page_alloc[i]; |
4cce66cd | 176 | dma_unmap_page(priv->ddev, page_alloc->dma, |
70fbe079 | 177 | page_alloc->page_size, PCI_DMA_FROMDEVICE); |
51151a16 | 178 | page = page_alloc->page; |
fe896d18 | 179 | set_page_count(page, 1); |
51151a16 | 180 | put_page(page); |
c27a02cd YP |
181 | page_alloc->page = NULL; |
182 | } | |
183 | return -ENOMEM; | |
184 | } | |
185 | ||
186 | static void mlx4_en_destroy_allocator(struct mlx4_en_priv *priv, | |
187 | struct mlx4_en_rx_ring *ring) | |
188 | { | |
189 | struct mlx4_en_rx_alloc *page_alloc; | |
190 | int i; | |
191 | ||
192 | for (i = 0; i < priv->num_frags; i++) { | |
51151a16 ED |
193 | const struct mlx4_en_frag_info *frag_info = &priv->frag_info[i]; |
194 | ||
c27a02cd | 195 | page_alloc = &ring->page_alloc[i]; |
453a6082 YP |
196 | en_dbg(DRV, priv, "Freeing allocator:%d count:%d\n", |
197 | i, page_count(page_alloc->page)); | |
c27a02cd | 198 | |
4cce66cd | 199 | dma_unmap_page(priv->ddev, page_alloc->dma, |
70fbe079 AV |
200 | page_alloc->page_size, PCI_DMA_FROMDEVICE); |
201 | while (page_alloc->page_offset + frag_info->frag_stride < | |
202 | page_alloc->page_size) { | |
51151a16 | 203 | put_page(page_alloc->page); |
70fbe079 | 204 | page_alloc->page_offset += frag_info->frag_stride; |
51151a16 | 205 | } |
c27a02cd YP |
206 | page_alloc->page = NULL; |
207 | } | |
208 | } | |
209 | ||
c27a02cd YP |
210 | static void mlx4_en_init_rx_desc(struct mlx4_en_priv *priv, |
211 | struct mlx4_en_rx_ring *ring, int index) | |
212 | { | |
213 | struct mlx4_en_rx_desc *rx_desc = ring->buf + ring->stride * index; | |
c27a02cd YP |
214 | int possible_frags; |
215 | int i; | |
216 | ||
c27a02cd YP |
217 | /* Set size and memtype fields */ |
218 | for (i = 0; i < priv->num_frags; i++) { | |
c27a02cd YP |
219 | rx_desc->data[i].byte_count = |
220 | cpu_to_be32(priv->frag_info[i].frag_size); | |
221 | rx_desc->data[i].lkey = cpu_to_be32(priv->mdev->mr.key); | |
222 | } | |
223 | ||
224 | /* If the number of used fragments does not fill up the ring stride, | |
225 | * remaining (unused) fragments must be padded with null address/size | |
226 | * and a special memory key */ | |
227 | possible_frags = (ring->stride - sizeof(struct mlx4_en_rx_desc)) / DS_SIZE; | |
228 | for (i = priv->num_frags; i < possible_frags; i++) { | |
229 | rx_desc->data[i].byte_count = 0; | |
230 | rx_desc->data[i].lkey = cpu_to_be32(MLX4_EN_MEMTYPE_PAD); | |
231 | rx_desc->data[i].addr = 0; | |
232 | } | |
233 | } | |
234 | ||
c27a02cd | 235 | static int mlx4_en_prepare_rx_desc(struct mlx4_en_priv *priv, |
51151a16 ED |
236 | struct mlx4_en_rx_ring *ring, int index, |
237 | gfp_t gfp) | |
c27a02cd YP |
238 | { |
239 | struct mlx4_en_rx_desc *rx_desc = ring->buf + (index * ring->stride); | |
4cce66cd TLSC |
240 | struct mlx4_en_rx_alloc *frags = ring->rx_info + |
241 | (index << priv->log_rx_info); | |
c27a02cd | 242 | |
51151a16 | 243 | return mlx4_en_alloc_frags(priv, rx_desc, frags, ring->page_alloc, gfp); |
c27a02cd YP |
244 | } |
245 | ||
07841f9d IS |
246 | static inline bool mlx4_en_is_ring_empty(struct mlx4_en_rx_ring *ring) |
247 | { | |
07841f9d IS |
248 | return ring->prod == ring->cons; |
249 | } | |
250 | ||
c27a02cd YP |
251 | static inline void mlx4_en_update_rx_prod_db(struct mlx4_en_rx_ring *ring) |
252 | { | |
253 | *ring->wqres.db.db = cpu_to_be32(ring->prod & 0xffff); | |
254 | } | |
255 | ||
38aab07c YP |
256 | static void mlx4_en_free_rx_desc(struct mlx4_en_priv *priv, |
257 | struct mlx4_en_rx_ring *ring, | |
258 | int index) | |
259 | { | |
4cce66cd | 260 | struct mlx4_en_rx_alloc *frags; |
38aab07c YP |
261 | int nr; |
262 | ||
4cce66cd | 263 | frags = ring->rx_info + (index << priv->log_rx_info); |
38aab07c | 264 | for (nr = 0; nr < priv->num_frags; nr++) { |
453a6082 | 265 | en_dbg(DRV, priv, "Freeing fragment:%d\n", nr); |
4cce66cd | 266 | mlx4_en_free_frag(priv, frags, nr); |
38aab07c YP |
267 | } |
268 | } | |
269 | ||
c27a02cd YP |
270 | static int mlx4_en_fill_rx_buffers(struct mlx4_en_priv *priv) |
271 | { | |
c27a02cd YP |
272 | struct mlx4_en_rx_ring *ring; |
273 | int ring_ind; | |
274 | int buf_ind; | |
38aab07c | 275 | int new_size; |
c27a02cd YP |
276 | |
277 | for (buf_ind = 0; buf_ind < priv->prof->rx_ring_size; buf_ind++) { | |
278 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) { | |
41d942d5 | 279 | ring = priv->rx_ring[ring_ind]; |
c27a02cd YP |
280 | |
281 | if (mlx4_en_prepare_rx_desc(priv, ring, | |
51151a16 | 282 | ring->actual_size, |
1ab25f86 | 283 | GFP_KERNEL | __GFP_COLD)) { |
c27a02cd | 284 | if (ring->actual_size < MLX4_EN_MIN_RX_SIZE) { |
1a91de28 | 285 | en_err(priv, "Failed to allocate enough rx buffers\n"); |
c27a02cd YP |
286 | return -ENOMEM; |
287 | } else { | |
38aab07c | 288 | new_size = rounddown_pow_of_two(ring->actual_size); |
1a91de28 | 289 | en_warn(priv, "Only %d buffers allocated reducing ring size to %d\n", |
453a6082 | 290 | ring->actual_size, new_size); |
38aab07c | 291 | goto reduce_rings; |
c27a02cd YP |
292 | } |
293 | } | |
294 | ring->actual_size++; | |
295 | ring->prod++; | |
296 | } | |
297 | } | |
38aab07c YP |
298 | return 0; |
299 | ||
300 | reduce_rings: | |
301 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) { | |
41d942d5 | 302 | ring = priv->rx_ring[ring_ind]; |
38aab07c YP |
303 | while (ring->actual_size > new_size) { |
304 | ring->actual_size--; | |
305 | ring->prod--; | |
306 | mlx4_en_free_rx_desc(priv, ring, ring->actual_size); | |
307 | } | |
38aab07c YP |
308 | } |
309 | ||
c27a02cd YP |
310 | return 0; |
311 | } | |
312 | ||
c27a02cd YP |
313 | static void mlx4_en_free_rx_buf(struct mlx4_en_priv *priv, |
314 | struct mlx4_en_rx_ring *ring) | |
315 | { | |
c27a02cd | 316 | int index; |
c27a02cd | 317 | |
453a6082 YP |
318 | en_dbg(DRV, priv, "Freeing Rx buf - cons:%d prod:%d\n", |
319 | ring->cons, ring->prod); | |
c27a02cd YP |
320 | |
321 | /* Unmap and free Rx buffers */ | |
07841f9d | 322 | while (!mlx4_en_is_ring_empty(ring)) { |
c27a02cd | 323 | index = ring->cons & ring->size_mask; |
453a6082 | 324 | en_dbg(DRV, priv, "Processing descriptor:%d\n", index); |
38aab07c | 325 | mlx4_en_free_rx_desc(priv, ring, index); |
c27a02cd YP |
326 | ++ring->cons; |
327 | } | |
328 | } | |
329 | ||
02512482 IS |
330 | void mlx4_en_set_num_rx_rings(struct mlx4_en_dev *mdev) |
331 | { | |
332 | int i; | |
333 | int num_of_eqs; | |
bb2146bc | 334 | int num_rx_rings; |
02512482 IS |
335 | struct mlx4_dev *dev = mdev->dev; |
336 | ||
337 | mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH) { | |
c66fa19c MB |
338 | num_of_eqs = max_t(int, MIN_RX_RINGS, |
339 | min_t(int, | |
340 | mlx4_get_eqs_per_port(mdev->dev, i), | |
341 | DEF_RX_RINGS)); | |
02512482 | 342 | |
ea1c1af1 AV |
343 | num_rx_rings = mlx4_low_memory_profile() ? MIN_RX_RINGS : |
344 | min_t(int, num_of_eqs, | |
345 | netif_get_num_default_rss_queues()); | |
02512482 | 346 | mdev->profile.prof[i].rx_ring_num = |
bb2146bc | 347 | rounddown_pow_of_two(num_rx_rings); |
02512482 IS |
348 | } |
349 | } | |
350 | ||
c27a02cd | 351 | int mlx4_en_create_rx_ring(struct mlx4_en_priv *priv, |
41d942d5 | 352 | struct mlx4_en_rx_ring **pring, |
163561a4 | 353 | u32 size, u16 stride, int node) |
c27a02cd YP |
354 | { |
355 | struct mlx4_en_dev *mdev = priv->mdev; | |
41d942d5 | 356 | struct mlx4_en_rx_ring *ring; |
4cce66cd | 357 | int err = -ENOMEM; |
c27a02cd YP |
358 | int tmp; |
359 | ||
163561a4 | 360 | ring = kzalloc_node(sizeof(*ring), GFP_KERNEL, node); |
41d942d5 | 361 | if (!ring) { |
163561a4 EE |
362 | ring = kzalloc(sizeof(*ring), GFP_KERNEL); |
363 | if (!ring) { | |
364 | en_err(priv, "Failed to allocate RX ring structure\n"); | |
365 | return -ENOMEM; | |
366 | } | |
41d942d5 EE |
367 | } |
368 | ||
c27a02cd YP |
369 | ring->prod = 0; |
370 | ring->cons = 0; | |
371 | ring->size = size; | |
372 | ring->size_mask = size - 1; | |
373 | ring->stride = stride; | |
374 | ring->log_stride = ffs(ring->stride) - 1; | |
9f519f68 | 375 | ring->buf_size = ring->size * ring->stride + TXBB_SIZE; |
c27a02cd YP |
376 | |
377 | tmp = size * roundup_pow_of_two(MLX4_EN_MAX_RX_FRAGS * | |
4cce66cd | 378 | sizeof(struct mlx4_en_rx_alloc)); |
163561a4 | 379 | ring->rx_info = vmalloc_node(tmp, node); |
41d942d5 | 380 | if (!ring->rx_info) { |
163561a4 EE |
381 | ring->rx_info = vmalloc(tmp); |
382 | if (!ring->rx_info) { | |
383 | err = -ENOMEM; | |
384 | goto err_ring; | |
385 | } | |
41d942d5 | 386 | } |
e404decb | 387 | |
453a6082 | 388 | en_dbg(DRV, priv, "Allocated rx_info ring at addr:%p size:%d\n", |
c27a02cd YP |
389 | ring->rx_info, tmp); |
390 | ||
163561a4 | 391 | /* Allocate HW buffers on provided NUMA node */ |
872bf2fb | 392 | set_dev_node(&mdev->dev->persist->pdev->dev, node); |
c27a02cd YP |
393 | err = mlx4_alloc_hwq_res(mdev->dev, &ring->wqres, |
394 | ring->buf_size, 2 * PAGE_SIZE); | |
872bf2fb | 395 | set_dev_node(&mdev->dev->persist->pdev->dev, mdev->dev->numa_node); |
c27a02cd | 396 | if (err) |
41d942d5 | 397 | goto err_info; |
c27a02cd YP |
398 | |
399 | err = mlx4_en_map_buffer(&ring->wqres.buf); | |
400 | if (err) { | |
453a6082 | 401 | en_err(priv, "Failed to map RX buffer\n"); |
c27a02cd YP |
402 | goto err_hwq; |
403 | } | |
404 | ring->buf = ring->wqres.buf.direct.buf; | |
405 | ||
ec693d47 AV |
406 | ring->hwtstamp_rx_filter = priv->hwtstamp_config.rx_filter; |
407 | ||
41d942d5 | 408 | *pring = ring; |
c27a02cd YP |
409 | return 0; |
410 | ||
c27a02cd YP |
411 | err_hwq: |
412 | mlx4_free_hwq_res(mdev->dev, &ring->wqres, ring->buf_size); | |
41d942d5 | 413 | err_info: |
c27a02cd YP |
414 | vfree(ring->rx_info); |
415 | ring->rx_info = NULL; | |
41d942d5 EE |
416 | err_ring: |
417 | kfree(ring); | |
418 | *pring = NULL; | |
419 | ||
c27a02cd YP |
420 | return err; |
421 | } | |
422 | ||
423 | int mlx4_en_activate_rx_rings(struct mlx4_en_priv *priv) | |
424 | { | |
c27a02cd YP |
425 | struct mlx4_en_rx_ring *ring; |
426 | int i; | |
427 | int ring_ind; | |
428 | int err; | |
429 | int stride = roundup_pow_of_two(sizeof(struct mlx4_en_rx_desc) + | |
430 | DS_SIZE * priv->num_frags); | |
c27a02cd YP |
431 | |
432 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) { | |
41d942d5 | 433 | ring = priv->rx_ring[ring_ind]; |
c27a02cd YP |
434 | |
435 | ring->prod = 0; | |
436 | ring->cons = 0; | |
437 | ring->actual_size = 0; | |
41d942d5 | 438 | ring->cqn = priv->rx_cq[ring_ind]->mcq.cqn; |
c27a02cd YP |
439 | |
440 | ring->stride = stride; | |
9f519f68 YP |
441 | if (ring->stride <= TXBB_SIZE) |
442 | ring->buf += TXBB_SIZE; | |
443 | ||
c27a02cd YP |
444 | ring->log_stride = ffs(ring->stride) - 1; |
445 | ring->buf_size = ring->size * ring->stride; | |
446 | ||
447 | memset(ring->buf, 0, ring->buf_size); | |
448 | mlx4_en_update_rx_prod_db(ring); | |
449 | ||
4cce66cd | 450 | /* Initialize all descriptors */ |
c27a02cd YP |
451 | for (i = 0; i < ring->size; i++) |
452 | mlx4_en_init_rx_desc(priv, ring, i); | |
453 | ||
454 | /* Initialize page allocators */ | |
455 | err = mlx4_en_init_allocator(priv, ring); | |
456 | if (err) { | |
453a6082 | 457 | en_err(priv, "Failed initializing ring allocator\n"); |
60b1809f YP |
458 | if (ring->stride <= TXBB_SIZE) |
459 | ring->buf -= TXBB_SIZE; | |
9a4f92a6 YP |
460 | ring_ind--; |
461 | goto err_allocator; | |
c27a02cd | 462 | } |
c27a02cd | 463 | } |
b58515be IM |
464 | err = mlx4_en_fill_rx_buffers(priv); |
465 | if (err) | |
c27a02cd YP |
466 | goto err_buffers; |
467 | ||
468 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) { | |
41d942d5 | 469 | ring = priv->rx_ring[ring_ind]; |
c27a02cd | 470 | |
00d7d7bc | 471 | ring->size_mask = ring->actual_size - 1; |
c27a02cd | 472 | mlx4_en_update_rx_prod_db(ring); |
c27a02cd YP |
473 | } |
474 | ||
475 | return 0; | |
476 | ||
c27a02cd YP |
477 | err_buffers: |
478 | for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) | |
41d942d5 | 479 | mlx4_en_free_rx_buf(priv, priv->rx_ring[ring_ind]); |
c27a02cd YP |
480 | |
481 | ring_ind = priv->rx_ring_num - 1; | |
482 | err_allocator: | |
483 | while (ring_ind >= 0) { | |
41d942d5 EE |
484 | if (priv->rx_ring[ring_ind]->stride <= TXBB_SIZE) |
485 | priv->rx_ring[ring_ind]->buf -= TXBB_SIZE; | |
486 | mlx4_en_destroy_allocator(priv, priv->rx_ring[ring_ind]); | |
c27a02cd YP |
487 | ring_ind--; |
488 | } | |
489 | return err; | |
490 | } | |
491 | ||
07841f9d IS |
492 | /* We recover from out of memory by scheduling our napi poll |
493 | * function (mlx4_en_process_cq), which tries to allocate | |
494 | * all missing RX buffers (call to mlx4_en_refill_rx_buffers). | |
495 | */ | |
496 | void mlx4_en_recover_from_oom(struct mlx4_en_priv *priv) | |
497 | { | |
498 | int ring; | |
499 | ||
500 | if (!priv->port_up) | |
501 | return; | |
502 | ||
503 | for (ring = 0; ring < priv->rx_ring_num; ring++) { | |
504 | if (mlx4_en_is_ring_empty(priv->rx_ring[ring])) | |
505 | napi_reschedule(&priv->rx_cq[ring]->napi); | |
506 | } | |
507 | } | |
508 | ||
c27a02cd | 509 | void mlx4_en_destroy_rx_ring(struct mlx4_en_priv *priv, |
41d942d5 EE |
510 | struct mlx4_en_rx_ring **pring, |
511 | u32 size, u16 stride) | |
c27a02cd YP |
512 | { |
513 | struct mlx4_en_dev *mdev = priv->mdev; | |
41d942d5 | 514 | struct mlx4_en_rx_ring *ring = *pring; |
c27a02cd | 515 | |
c27a02cd | 516 | mlx4_en_unmap_buffer(&ring->wqres.buf); |
68355f71 | 517 | mlx4_free_hwq_res(mdev->dev, &ring->wqres, size * stride + TXBB_SIZE); |
c27a02cd YP |
518 | vfree(ring->rx_info); |
519 | ring->rx_info = NULL; | |
41d942d5 EE |
520 | kfree(ring); |
521 | *pring = NULL; | |
1eb8c695 | 522 | #ifdef CONFIG_RFS_ACCEL |
41d942d5 | 523 | mlx4_en_cleanup_filters(priv); |
1eb8c695 | 524 | #endif |
c27a02cd YP |
525 | } |
526 | ||
527 | void mlx4_en_deactivate_rx_ring(struct mlx4_en_priv *priv, | |
528 | struct mlx4_en_rx_ring *ring) | |
529 | { | |
c27a02cd | 530 | mlx4_en_free_rx_buf(priv, ring); |
9f519f68 YP |
531 | if (ring->stride <= TXBB_SIZE) |
532 | ring->buf -= TXBB_SIZE; | |
c27a02cd YP |
533 | mlx4_en_destroy_allocator(priv, ring); |
534 | } | |
535 | ||
536 | ||
c27a02cd YP |
537 | static int mlx4_en_complete_rx_desc(struct mlx4_en_priv *priv, |
538 | struct mlx4_en_rx_desc *rx_desc, | |
4cce66cd | 539 | struct mlx4_en_rx_alloc *frags, |
90278c9f | 540 | struct sk_buff *skb, |
c27a02cd YP |
541 | int length) |
542 | { | |
90278c9f | 543 | struct skb_frag_struct *skb_frags_rx = skb_shinfo(skb)->frags; |
c27a02cd YP |
544 | struct mlx4_en_frag_info *frag_info; |
545 | int nr; | |
546 | dma_addr_t dma; | |
547 | ||
4cce66cd | 548 | /* Collect used fragments while replacing them in the HW descriptors */ |
c27a02cd YP |
549 | for (nr = 0; nr < priv->num_frags; nr++) { |
550 | frag_info = &priv->frag_info[nr]; | |
551 | if (length <= frag_info->frag_prefix_size) | |
552 | break; | |
4cce66cd TLSC |
553 | if (!frags[nr].page) |
554 | goto fail; | |
c27a02cd | 555 | |
c27a02cd | 556 | dma = be64_to_cpu(rx_desc->data[nr].addr); |
4cce66cd TLSC |
557 | dma_sync_single_for_cpu(priv->ddev, dma, frag_info->frag_size, |
558 | DMA_FROM_DEVICE); | |
c27a02cd | 559 | |
4cce66cd | 560 | /* Save page reference in skb */ |
4cce66cd TLSC |
561 | __skb_frag_set_page(&skb_frags_rx[nr], frags[nr].page); |
562 | skb_frag_size_set(&skb_frags_rx[nr], frag_info->frag_size); | |
70fbe079 | 563 | skb_frags_rx[nr].page_offset = frags[nr].page_offset; |
4cce66cd | 564 | skb->truesize += frag_info->frag_stride; |
51151a16 | 565 | frags[nr].page = NULL; |
c27a02cd YP |
566 | } |
567 | /* Adjust size of last fragment to match actual length */ | |
973507cb | 568 | if (nr > 0) |
9e903e08 ED |
569 | skb_frag_size_set(&skb_frags_rx[nr - 1], |
570 | length - priv->frag_info[nr - 1].frag_prefix_size); | |
c27a02cd YP |
571 | return nr; |
572 | ||
573 | fail: | |
c27a02cd YP |
574 | while (nr > 0) { |
575 | nr--; | |
311761c8 | 576 | __skb_frag_unref(&skb_frags_rx[nr]); |
c27a02cd YP |
577 | } |
578 | return 0; | |
579 | } | |
580 | ||
581 | ||
582 | static struct sk_buff *mlx4_en_rx_skb(struct mlx4_en_priv *priv, | |
583 | struct mlx4_en_rx_desc *rx_desc, | |
4cce66cd | 584 | struct mlx4_en_rx_alloc *frags, |
c27a02cd YP |
585 | unsigned int length) |
586 | { | |
c27a02cd YP |
587 | struct sk_buff *skb; |
588 | void *va; | |
589 | int used_frags; | |
590 | dma_addr_t dma; | |
591 | ||
c056b734 | 592 | skb = netdev_alloc_skb(priv->dev, SMALL_PACKET_SIZE + NET_IP_ALIGN); |
c27a02cd | 593 | if (!skb) { |
453a6082 | 594 | en_dbg(RX_ERR, priv, "Failed allocating skb\n"); |
c27a02cd YP |
595 | return NULL; |
596 | } | |
c27a02cd YP |
597 | skb_reserve(skb, NET_IP_ALIGN); |
598 | skb->len = length; | |
c27a02cd YP |
599 | |
600 | /* Get pointer to first fragment so we could copy the headers into the | |
601 | * (linear part of the) skb */ | |
70fbe079 | 602 | va = page_address(frags[0].page) + frags[0].page_offset; |
c27a02cd YP |
603 | |
604 | if (length <= SMALL_PACKET_SIZE) { | |
605 | /* We are copying all relevant data to the skb - temporarily | |
4cce66cd | 606 | * sync buffers for the copy */ |
c27a02cd | 607 | dma = be64_to_cpu(rx_desc->data[0].addr); |
ebf8c9aa | 608 | dma_sync_single_for_cpu(priv->ddev, dma, length, |
e4fc8560 | 609 | DMA_FROM_DEVICE); |
c27a02cd | 610 | skb_copy_to_linear_data(skb, va, length); |
c27a02cd YP |
611 | skb->tail += length; |
612 | } else { | |
cfecec56 ED |
613 | unsigned int pull_len; |
614 | ||
c27a02cd | 615 | /* Move relevant fragments to skb */ |
4cce66cd TLSC |
616 | used_frags = mlx4_en_complete_rx_desc(priv, rx_desc, frags, |
617 | skb, length); | |
785a0982 YP |
618 | if (unlikely(!used_frags)) { |
619 | kfree_skb(skb); | |
620 | return NULL; | |
621 | } | |
c27a02cd YP |
622 | skb_shinfo(skb)->nr_frags = used_frags; |
623 | ||
cfecec56 | 624 | pull_len = eth_get_headlen(va, SMALL_PACKET_SIZE); |
c27a02cd | 625 | /* Copy headers into the skb linear buffer */ |
cfecec56 ED |
626 | memcpy(skb->data, va, pull_len); |
627 | skb->tail += pull_len; | |
c27a02cd YP |
628 | |
629 | /* Skip headers in first fragment */ | |
cfecec56 | 630 | skb_shinfo(skb)->frags[0].page_offset += pull_len; |
c27a02cd YP |
631 | |
632 | /* Adjust size of first fragment */ | |
cfecec56 ED |
633 | skb_frag_size_sub(&skb_shinfo(skb)->frags[0], pull_len); |
634 | skb->data_len = length - pull_len; | |
c27a02cd YP |
635 | } |
636 | return skb; | |
637 | } | |
638 | ||
e7c1c2c4 YP |
639 | static void validate_loopback(struct mlx4_en_priv *priv, struct sk_buff *skb) |
640 | { | |
641 | int i; | |
642 | int offset = ETH_HLEN; | |
643 | ||
644 | for (i = 0; i < MLX4_LOOPBACK_TEST_PAYLOAD; i++, offset++) { | |
645 | if (*(skb->data + offset) != (unsigned char) (i & 0xff)) | |
646 | goto out_loopback; | |
647 | } | |
648 | /* Loopback found */ | |
649 | priv->loopback_ok = 1; | |
650 | ||
651 | out_loopback: | |
652 | dev_kfree_skb_any(skb); | |
653 | } | |
c27a02cd | 654 | |
4cce66cd TLSC |
655 | static void mlx4_en_refill_rx_buffers(struct mlx4_en_priv *priv, |
656 | struct mlx4_en_rx_ring *ring) | |
657 | { | |
658 | int index = ring->prod & ring->size_mask; | |
659 | ||
660 | while ((u32) (ring->prod - ring->cons) < ring->actual_size) { | |
1ab25f86 IS |
661 | if (mlx4_en_prepare_rx_desc(priv, ring, index, |
662 | GFP_ATOMIC | __GFP_COLD)) | |
4cce66cd TLSC |
663 | break; |
664 | ring->prod++; | |
665 | index = ring->prod & ring->size_mask; | |
666 | } | |
667 | } | |
668 | ||
f8c6455b SM |
669 | /* When hardware doesn't strip the vlan, we need to calculate the checksum |
670 | * over it and add it to the hardware's checksum calculation | |
671 | */ | |
672 | static inline __wsum get_fixed_vlan_csum(__wsum hw_checksum, | |
673 | struct vlan_hdr *vlanh) | |
674 | { | |
675 | return csum_add(hw_checksum, *(__wsum *)vlanh); | |
676 | } | |
677 | ||
678 | /* Although the stack expects checksum which doesn't include the pseudo | |
679 | * header, the HW adds it. To address that, we are subtracting the pseudo | |
680 | * header checksum from the checksum value provided by the HW. | |
681 | */ | |
682 | static void get_fixed_ipv4_csum(__wsum hw_checksum, struct sk_buff *skb, | |
683 | struct iphdr *iph) | |
684 | { | |
685 | __u16 length_for_csum = 0; | |
686 | __wsum csum_pseudo_header = 0; | |
687 | ||
688 | length_for_csum = (be16_to_cpu(iph->tot_len) - (iph->ihl << 2)); | |
689 | csum_pseudo_header = csum_tcpudp_nofold(iph->saddr, iph->daddr, | |
690 | length_for_csum, iph->protocol, 0); | |
691 | skb->csum = csum_sub(hw_checksum, csum_pseudo_header); | |
692 | } | |
693 | ||
694 | #if IS_ENABLED(CONFIG_IPV6) | |
695 | /* In IPv6 packets, besides subtracting the pseudo header checksum, | |
696 | * we also compute/add the IP header checksum which | |
697 | * is not added by the HW. | |
698 | */ | |
699 | static int get_fixed_ipv6_csum(__wsum hw_checksum, struct sk_buff *skb, | |
700 | struct ipv6hdr *ipv6h) | |
701 | { | |
702 | __wsum csum_pseudo_hdr = 0; | |
703 | ||
704 | if (ipv6h->nexthdr == IPPROTO_FRAGMENT || ipv6h->nexthdr == IPPROTO_HOPOPTS) | |
705 | return -1; | |
706 | hw_checksum = csum_add(hw_checksum, (__force __wsum)(ipv6h->nexthdr << 8)); | |
707 | ||
708 | csum_pseudo_hdr = csum_partial(&ipv6h->saddr, | |
709 | sizeof(ipv6h->saddr) + sizeof(ipv6h->daddr), 0); | |
710 | csum_pseudo_hdr = csum_add(csum_pseudo_hdr, (__force __wsum)ipv6h->payload_len); | |
711 | csum_pseudo_hdr = csum_add(csum_pseudo_hdr, (__force __wsum)ntohs(ipv6h->nexthdr)); | |
712 | ||
713 | skb->csum = csum_sub(hw_checksum, csum_pseudo_hdr); | |
714 | skb->csum = csum_add(skb->csum, csum_partial(ipv6h, sizeof(struct ipv6hdr), 0)); | |
715 | return 0; | |
716 | } | |
717 | #endif | |
718 | static int check_csum(struct mlx4_cqe *cqe, struct sk_buff *skb, void *va, | |
79a25852 | 719 | netdev_features_t dev_features) |
f8c6455b SM |
720 | { |
721 | __wsum hw_checksum = 0; | |
722 | ||
723 | void *hdr = (u8 *)va + sizeof(struct ethhdr); | |
724 | ||
725 | hw_checksum = csum_unfold((__force __sum16)cqe->checksum); | |
726 | ||
e802f8e4 | 727 | if (cqe->vlan_my_qpn & cpu_to_be32(MLX4_CQE_CVLAN_PRESENT_MASK) && |
79a25852 | 728 | !(dev_features & NETIF_F_HW_VLAN_CTAG_RX)) { |
f8c6455b SM |
729 | hw_checksum = get_fixed_vlan_csum(hw_checksum, hdr); |
730 | hdr += sizeof(struct vlan_hdr); | |
731 | } | |
732 | ||
733 | if (cqe->status & cpu_to_be16(MLX4_CQE_STATUS_IPV4)) | |
734 | get_fixed_ipv4_csum(hw_checksum, skb, hdr); | |
735 | #if IS_ENABLED(CONFIG_IPV6) | |
736 | else if (cqe->status & cpu_to_be16(MLX4_CQE_STATUS_IPV6)) | |
737 | if (get_fixed_ipv6_csum(hw_checksum, skb, hdr)) | |
738 | return -1; | |
739 | #endif | |
740 | return 0; | |
741 | } | |
742 | ||
c27a02cd YP |
743 | int mlx4_en_process_rx_cq(struct net_device *dev, struct mlx4_en_cq *cq, int budget) |
744 | { | |
745 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
ec693d47 | 746 | struct mlx4_en_dev *mdev = priv->mdev; |
c27a02cd | 747 | struct mlx4_cqe *cqe; |
41d942d5 | 748 | struct mlx4_en_rx_ring *ring = priv->rx_ring[cq->ring]; |
4cce66cd | 749 | struct mlx4_en_rx_alloc *frags; |
c27a02cd YP |
750 | struct mlx4_en_rx_desc *rx_desc; |
751 | struct sk_buff *skb; | |
752 | int index; | |
753 | int nr; | |
754 | unsigned int length; | |
755 | int polled = 0; | |
756 | int ip_summed; | |
08ff3235 | 757 | int factor = priv->cqe_factor; |
ec693d47 | 758 | u64 timestamp; |
837052d0 | 759 | bool l2_tunnel; |
c27a02cd YP |
760 | |
761 | if (!priv->port_up) | |
762 | return 0; | |
763 | ||
38be0a34 EB |
764 | if (budget <= 0) |
765 | return polled; | |
766 | ||
c27a02cd YP |
767 | /* We assume a 1:1 mapping between CQEs and Rx descriptors, so Rx |
768 | * descriptor offset can be deduced from the CQE index instead of | |
769 | * reading 'cqe->index' */ | |
770 | index = cq->mcq.cons_index & ring->size_mask; | |
b1b6b4da | 771 | cqe = mlx4_en_get_cqe(cq->buf, index, priv->cqe_size) + factor; |
c27a02cd YP |
772 | |
773 | /* Process all completed CQEs */ | |
774 | while (XNOR(cqe->owner_sr_opcode & MLX4_CQE_OWNER_MASK, | |
775 | cq->mcq.cons_index & cq->size)) { | |
776 | ||
4cce66cd | 777 | frags = ring->rx_info + (index << priv->log_rx_info); |
c27a02cd YP |
778 | rx_desc = ring->buf + (index << ring->log_stride); |
779 | ||
780 | /* | |
781 | * make sure we read the CQE after we read the ownership bit | |
782 | */ | |
12b3375f | 783 | dma_rmb(); |
c27a02cd YP |
784 | |
785 | /* Drop packet on bad receive or bad checksum */ | |
786 | if (unlikely((cqe->owner_sr_opcode & MLX4_CQE_OPCODE_MASK) == | |
787 | MLX4_CQE_OPCODE_ERROR)) { | |
1a91de28 JP |
788 | en_err(priv, "CQE completed in error - vendor syndrom:%d syndrom:%d\n", |
789 | ((struct mlx4_err_cqe *)cqe)->vendor_err_syndrome, | |
790 | ((struct mlx4_err_cqe *)cqe)->syndrome); | |
c27a02cd YP |
791 | goto next; |
792 | } | |
793 | if (unlikely(cqe->badfcs_enc & MLX4_CQE_BAD_FCS)) { | |
453a6082 | 794 | en_dbg(RX_ERR, priv, "Accepted frame with bad FCS\n"); |
c27a02cd YP |
795 | goto next; |
796 | } | |
797 | ||
79aeaccd YB |
798 | /* Check if we need to drop the packet if SRIOV is not enabled |
799 | * and not performing the selftest or flb disabled | |
800 | */ | |
801 | if (priv->flags & MLX4_EN_FLAG_RX_FILTER_NEEDED) { | |
802 | struct ethhdr *ethh; | |
803 | dma_addr_t dma; | |
79aeaccd YB |
804 | /* Get pointer to first fragment since we haven't |
805 | * skb yet and cast it to ethhdr struct | |
806 | */ | |
807 | dma = be64_to_cpu(rx_desc->data[0].addr); | |
808 | dma_sync_single_for_cpu(priv->ddev, dma, sizeof(*ethh), | |
809 | DMA_FROM_DEVICE); | |
810 | ethh = (struct ethhdr *)(page_address(frags[0].page) + | |
70fbe079 | 811 | frags[0].page_offset); |
79aeaccd | 812 | |
c07cb4b0 YB |
813 | if (is_multicast_ether_addr(ethh->h_dest)) { |
814 | struct mlx4_mac_entry *entry; | |
c07cb4b0 YB |
815 | struct hlist_head *bucket; |
816 | unsigned int mac_hash; | |
817 | ||
818 | /* Drop the packet, since HW loopback-ed it */ | |
819 | mac_hash = ethh->h_source[MLX4_EN_MAC_HASH_IDX]; | |
820 | bucket = &priv->mac_hash[mac_hash]; | |
821 | rcu_read_lock(); | |
b67bfe0d | 822 | hlist_for_each_entry_rcu(entry, bucket, hlist) { |
c07cb4b0 YB |
823 | if (ether_addr_equal_64bits(entry->mac, |
824 | ethh->h_source)) { | |
825 | rcu_read_unlock(); | |
826 | goto next; | |
827 | } | |
828 | } | |
829 | rcu_read_unlock(); | |
830 | } | |
79aeaccd | 831 | } |
5b4c4d36 | 832 | |
c27a02cd YP |
833 | /* |
834 | * Packet is OK - process it. | |
835 | */ | |
836 | length = be32_to_cpu(cqe->byte_cnt); | |
4a5f4dd8 | 837 | length -= ring->fcs_del; |
c27a02cd YP |
838 | ring->bytes += length; |
839 | ring->packets++; | |
837052d0 OG |
840 | l2_tunnel = (dev->hw_enc_features & NETIF_F_RXCSUM) && |
841 | (cqe->vlan_my_qpn & cpu_to_be32(MLX4_CQE_L2_TUNNEL)); | |
c27a02cd | 842 | |
c8c64cff | 843 | if (likely(dev->features & NETIF_F_RXCSUM)) { |
f8c6455b SM |
844 | if (cqe->status & cpu_to_be16(MLX4_CQE_STATUS_TCP | |
845 | MLX4_CQE_STATUS_UDP)) { | |
846 | if ((cqe->status & cpu_to_be16(MLX4_CQE_STATUS_IPOK)) && | |
847 | cqe->checksum == cpu_to_be16(0xffff)) { | |
848 | ip_summed = CHECKSUM_UNNECESSARY; | |
849 | ring->csum_ok++; | |
850 | } else { | |
851 | ip_summed = CHECKSUM_NONE; | |
852 | ring->csum_none++; | |
853 | } | |
c27a02cd | 854 | } else { |
f8c6455b SM |
855 | if (priv->flags & MLX4_EN_FLAG_RX_CSUM_NON_TCP_UDP && |
856 | (cqe->status & cpu_to_be16(MLX4_CQE_STATUS_IPV4 | | |
857 | MLX4_CQE_STATUS_IPV6))) { | |
858 | ip_summed = CHECKSUM_COMPLETE; | |
859 | ring->csum_complete++; | |
860 | } else { | |
861 | ip_summed = CHECKSUM_NONE; | |
862 | ring->csum_none++; | |
863 | } | |
c27a02cd YP |
864 | } |
865 | } else { | |
866 | ip_summed = CHECKSUM_NONE; | |
ad04378c | 867 | ring->csum_none++; |
c27a02cd YP |
868 | } |
869 | ||
dd65beac SM |
870 | /* This packet is eligible for GRO if it is: |
871 | * - DIX Ethernet (type interpretation) | |
872 | * - TCP/IP (v4) | |
873 | * - without IP options | |
874 | * - not an IP fragment | |
dd65beac | 875 | */ |
868fdb06 | 876 | if (dev->features & NETIF_F_GRO) { |
dd65beac SM |
877 | struct sk_buff *gro_skb = napi_get_frags(&cq->napi); |
878 | if (!gro_skb) | |
879 | goto next; | |
880 | ||
881 | nr = mlx4_en_complete_rx_desc(priv, | |
882 | rx_desc, frags, gro_skb, | |
883 | length); | |
884 | if (!nr) | |
885 | goto next; | |
886 | ||
f8c6455b SM |
887 | if (ip_summed == CHECKSUM_COMPLETE) { |
888 | void *va = skb_frag_address(skb_shinfo(gro_skb)->frags); | |
79a25852 IS |
889 | if (check_csum(cqe, gro_skb, va, |
890 | dev->features)) { | |
f8c6455b SM |
891 | ip_summed = CHECKSUM_NONE; |
892 | ring->csum_none++; | |
893 | ring->csum_complete--; | |
894 | } | |
895 | } | |
896 | ||
dd65beac SM |
897 | skb_shinfo(gro_skb)->nr_frags = nr; |
898 | gro_skb->len = length; | |
899 | gro_skb->data_len = length; | |
900 | gro_skb->ip_summed = ip_summed; | |
901 | ||
902 | if (l2_tunnel && ip_summed == CHECKSUM_UNNECESSARY) | |
c58942f2 OG |
903 | gro_skb->csum_level = 1; |
904 | ||
dd65beac | 905 | if ((cqe->vlan_my_qpn & |
e802f8e4 | 906 | cpu_to_be32(MLX4_CQE_CVLAN_PRESENT_MASK)) && |
dd65beac SM |
907 | (dev->features & NETIF_F_HW_VLAN_CTAG_RX)) { |
908 | u16 vid = be16_to_cpu(cqe->sl_vid); | |
909 | ||
910 | __vlan_hwaccel_put_tag(gro_skb, htons(ETH_P_8021Q), vid); | |
e38af4fa HHZ |
911 | } else if ((be32_to_cpu(cqe->vlan_my_qpn) & |
912 | MLX4_CQE_SVLAN_PRESENT_MASK) && | |
913 | (dev->features & NETIF_F_HW_VLAN_STAG_RX)) { | |
914 | __vlan_hwaccel_put_tag(gro_skb, | |
915 | htons(ETH_P_8021AD), | |
916 | be16_to_cpu(cqe->sl_vid)); | |
dd65beac SM |
917 | } |
918 | ||
919 | if (dev->features & NETIF_F_RXHASH) | |
920 | skb_set_hash(gro_skb, | |
921 | be32_to_cpu(cqe->immed_rss_invalid), | |
0a6d4245 ED |
922 | (ip_summed == CHECKSUM_UNNECESSARY) ? |
923 | PKT_HASH_TYPE_L4 : | |
924 | PKT_HASH_TYPE_L3); | |
dd65beac SM |
925 | |
926 | skb_record_rx_queue(gro_skb, cq->ring); | |
dd65beac SM |
927 | |
928 | if (ring->hwtstamp_rx_filter == HWTSTAMP_FILTER_ALL) { | |
929 | timestamp = mlx4_en_get_cqe_ts(cqe); | |
930 | mlx4_en_fill_hwtstamps(mdev, | |
931 | skb_hwtstamps(gro_skb), | |
932 | timestamp); | |
933 | } | |
934 | ||
935 | napi_gro_frags(&cq->napi); | |
936 | goto next; | |
937 | } | |
938 | ||
939 | /* GRO not possible, complete processing here */ | |
4cce66cd | 940 | skb = mlx4_en_rx_skb(priv, rx_desc, frags, length); |
c27a02cd YP |
941 | if (!skb) { |
942 | priv->stats.rx_dropped++; | |
943 | goto next; | |
944 | } | |
945 | ||
e7c1c2c4 YP |
946 | if (unlikely(priv->validate_loopback)) { |
947 | validate_loopback(priv, skb); | |
948 | goto next; | |
949 | } | |
950 | ||
f8c6455b | 951 | if (ip_summed == CHECKSUM_COMPLETE) { |
79a25852 | 952 | if (check_csum(cqe, skb, skb->data, dev->features)) { |
f8c6455b SM |
953 | ip_summed = CHECKSUM_NONE; |
954 | ring->csum_complete--; | |
955 | ring->csum_none++; | |
956 | } | |
957 | } | |
958 | ||
c27a02cd YP |
959 | skb->ip_summed = ip_summed; |
960 | skb->protocol = eth_type_trans(skb, dev); | |
0c8dfc83 | 961 | skb_record_rx_queue(skb, cq->ring); |
c27a02cd | 962 | |
9ca8600e TH |
963 | if (l2_tunnel && ip_summed == CHECKSUM_UNNECESSARY) |
964 | skb->csum_level = 1; | |
837052d0 | 965 | |
ad86107f | 966 | if (dev->features & NETIF_F_RXHASH) |
69174416 TH |
967 | skb_set_hash(skb, |
968 | be32_to_cpu(cqe->immed_rss_invalid), | |
0a6d4245 ED |
969 | (ip_summed == CHECKSUM_UNNECESSARY) ? |
970 | PKT_HASH_TYPE_L4 : | |
971 | PKT_HASH_TYPE_L3); | |
ad86107f | 972 | |
ec693d47 | 973 | if ((be32_to_cpu(cqe->vlan_my_qpn) & |
e802f8e4 | 974 | MLX4_CQE_CVLAN_PRESENT_MASK) && |
ec693d47 | 975 | (dev->features & NETIF_F_HW_VLAN_CTAG_RX)) |
86a9bad3 | 976 | __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), be16_to_cpu(cqe->sl_vid)); |
e38af4fa HHZ |
977 | else if ((be32_to_cpu(cqe->vlan_my_qpn) & |
978 | MLX4_CQE_SVLAN_PRESENT_MASK) && | |
979 | (dev->features & NETIF_F_HW_VLAN_STAG_RX)) | |
980 | __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021AD), | |
981 | be16_to_cpu(cqe->sl_vid)); | |
f1b553fb | 982 | |
ec693d47 AV |
983 | if (ring->hwtstamp_rx_filter == HWTSTAMP_FILTER_ALL) { |
984 | timestamp = mlx4_en_get_cqe_ts(cqe); | |
985 | mlx4_en_fill_hwtstamps(mdev, skb_hwtstamps(skb), | |
986 | timestamp); | |
987 | } | |
988 | ||
868fdb06 | 989 | napi_gro_receive(&cq->napi, skb); |
c27a02cd | 990 | next: |
4cce66cd TLSC |
991 | for (nr = 0; nr < priv->num_frags; nr++) |
992 | mlx4_en_free_frag(priv, frags, nr); | |
993 | ||
c27a02cd YP |
994 | ++cq->mcq.cons_index; |
995 | index = (cq->mcq.cons_index) & ring->size_mask; | |
b1b6b4da | 996 | cqe = mlx4_en_get_cqe(cq->buf, index, priv->cqe_size) + factor; |
f1d29a3f | 997 | if (++polled == budget) |
c27a02cd | 998 | goto out; |
c27a02cd YP |
999 | } |
1000 | ||
c27a02cd YP |
1001 | out: |
1002 | AVG_PERF_COUNTER(priv->pstats.rx_coal_avg, polled); | |
1003 | mlx4_cq_set_ci(&cq->mcq); | |
1004 | wmb(); /* ensure HW sees CQ consumer before we post new buffers */ | |
1005 | ring->cons = cq->mcq.cons_index; | |
4cce66cd | 1006 | mlx4_en_refill_rx_buffers(priv, ring); |
c27a02cd YP |
1007 | mlx4_en_update_rx_prod_db(ring); |
1008 | return polled; | |
1009 | } | |
1010 | ||
1011 | ||
1012 | void mlx4_en_rx_irq(struct mlx4_cq *mcq) | |
1013 | { | |
1014 | struct mlx4_en_cq *cq = container_of(mcq, struct mlx4_en_cq, mcq); | |
1015 | struct mlx4_en_priv *priv = netdev_priv(cq->dev); | |
1016 | ||
477b35b4 ED |
1017 | if (likely(priv->port_up)) |
1018 | napi_schedule_irqoff(&cq->napi); | |
c27a02cd YP |
1019 | else |
1020 | mlx4_en_arm_cq(priv, cq); | |
1021 | } | |
1022 | ||
1023 | /* Rx CQ polling - called by NAPI */ | |
1024 | int mlx4_en_poll_rx_cq(struct napi_struct *napi, int budget) | |
1025 | { | |
1026 | struct mlx4_en_cq *cq = container_of(napi, struct mlx4_en_cq, napi); | |
1027 | struct net_device *dev = cq->dev; | |
1028 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
1029 | int done; | |
1030 | ||
1031 | done = mlx4_en_process_rx_cq(dev, cq, budget); | |
1032 | ||
1033 | /* If we used up all the quota - we're probably not done yet... */ | |
2eacc23c | 1034 | if (done == budget) { |
35f6f453 | 1035 | const struct cpumask *aff; |
dc2ec62f TG |
1036 | struct irq_data *idata; |
1037 | int cpu_curr; | |
35f6f453 | 1038 | |
c27a02cd | 1039 | INC_PERF_COUNTER(priv->pstats.napi_quota); |
35f6f453 AV |
1040 | |
1041 | cpu_curr = smp_processor_id(); | |
dc2ec62f TG |
1042 | idata = irq_desc_get_irq_data(cq->irq_desc); |
1043 | aff = irq_data_get_affinity_mask(idata); | |
35f6f453 | 1044 | |
2e1af7d7 ED |
1045 | if (likely(cpumask_test_cpu(cpu_curr, aff))) |
1046 | return budget; | |
1047 | ||
1048 | /* Current cpu is not according to smp_irq_affinity - | |
1049 | * probably affinity changed. need to stop this NAPI | |
1050 | * poll, and restart it on the right CPU | |
1051 | */ | |
1052 | done = 0; | |
c27a02cd | 1053 | } |
1a288172 ED |
1054 | /* Done for now */ |
1055 | napi_complete_done(napi, done); | |
1056 | mlx4_en_arm_cq(priv, cq); | |
c27a02cd YP |
1057 | return done; |
1058 | } | |
1059 | ||
51151a16 | 1060 | static const int frag_sizes[] = { |
c27a02cd YP |
1061 | FRAG_SZ0, |
1062 | FRAG_SZ1, | |
1063 | FRAG_SZ2, | |
1064 | FRAG_SZ3 | |
1065 | }; | |
1066 | ||
1067 | void mlx4_en_calc_rx_buf(struct net_device *dev) | |
1068 | { | |
1069 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
e38af4fa HHZ |
1070 | /* VLAN_HLEN is added twice,to support skb vlan tagged with multiple |
1071 | * headers. (For example: ETH_P_8021Q and ETH_P_8021AD). | |
1072 | */ | |
1073 | int eff_mtu = dev->mtu + ETH_HLEN + (2 * VLAN_HLEN); | |
c27a02cd YP |
1074 | int buf_size = 0; |
1075 | int i = 0; | |
1076 | ||
1077 | while (buf_size < eff_mtu) { | |
1078 | priv->frag_info[i].frag_size = | |
1079 | (eff_mtu > buf_size + frag_sizes[i]) ? | |
1080 | frag_sizes[i] : eff_mtu - buf_size; | |
1081 | priv->frag_info[i].frag_prefix_size = buf_size; | |
e8e7f018 IS |
1082 | priv->frag_info[i].frag_stride = |
1083 | ALIGN(priv->frag_info[i].frag_size, | |
1084 | SMP_CACHE_BYTES); | |
c27a02cd YP |
1085 | buf_size += priv->frag_info[i].frag_size; |
1086 | i++; | |
1087 | } | |
1088 | ||
1089 | priv->num_frags = i; | |
1090 | priv->rx_skb_size = eff_mtu; | |
4cce66cd | 1091 | priv->log_rx_info = ROUNDUP_LOG2(i * sizeof(struct mlx4_en_rx_alloc)); |
c27a02cd | 1092 | |
1a91de28 JP |
1093 | en_dbg(DRV, priv, "Rx buffer scatter-list (effective-mtu:%d num_frags:%d):\n", |
1094 | eff_mtu, priv->num_frags); | |
c27a02cd | 1095 | for (i = 0; i < priv->num_frags; i++) { |
51151a16 | 1096 | en_err(priv, |
5f6e9800 | 1097 | " frag:%d - size:%d prefix:%d stride:%d\n", |
51151a16 ED |
1098 | i, |
1099 | priv->frag_info[i].frag_size, | |
1100 | priv->frag_info[i].frag_prefix_size, | |
51151a16 | 1101 | priv->frag_info[i].frag_stride); |
c27a02cd YP |
1102 | } |
1103 | } | |
1104 | ||
1105 | /* RSS related functions */ | |
1106 | ||
9f519f68 YP |
1107 | static int mlx4_en_config_rss_qp(struct mlx4_en_priv *priv, int qpn, |
1108 | struct mlx4_en_rx_ring *ring, | |
c27a02cd YP |
1109 | enum mlx4_qp_state *state, |
1110 | struct mlx4_qp *qp) | |
1111 | { | |
1112 | struct mlx4_en_dev *mdev = priv->mdev; | |
1113 | struct mlx4_qp_context *context; | |
1114 | int err = 0; | |
1115 | ||
14f8dc49 JP |
1116 | context = kmalloc(sizeof(*context), GFP_KERNEL); |
1117 | if (!context) | |
c27a02cd | 1118 | return -ENOMEM; |
c27a02cd | 1119 | |
40f2287b | 1120 | err = mlx4_qp_alloc(mdev->dev, qpn, qp, GFP_KERNEL); |
c27a02cd | 1121 | if (err) { |
453a6082 | 1122 | en_err(priv, "Failed to allocate qp #%x\n", qpn); |
c27a02cd | 1123 | goto out; |
c27a02cd YP |
1124 | } |
1125 | qp->event = mlx4_en_sqp_event; | |
1126 | ||
1127 | memset(context, 0, sizeof *context); | |
00d7d7bc | 1128 | mlx4_en_fill_qp_context(priv, ring->actual_size, ring->stride, 0, 0, |
0e98b523 | 1129 | qpn, ring->cqn, -1, context); |
9f519f68 | 1130 | context->db_rec_addr = cpu_to_be64(ring->wqres.db.dma); |
c27a02cd | 1131 | |
f3a9d1f2 | 1132 | /* Cancel FCS removal if FW allows */ |
4a5f4dd8 | 1133 | if (mdev->dev->caps.flags & MLX4_DEV_CAP_FLAG_FCS_KEEP) { |
f3a9d1f2 | 1134 | context->param3 |= cpu_to_be32(1 << 29); |
f0df3503 MM |
1135 | if (priv->dev->features & NETIF_F_RXFCS) |
1136 | ring->fcs_del = 0; | |
1137 | else | |
1138 | ring->fcs_del = ETH_FCS_LEN; | |
4a5f4dd8 YP |
1139 | } else |
1140 | ring->fcs_del = 0; | |
f3a9d1f2 | 1141 | |
9f519f68 | 1142 | err = mlx4_qp_to_ready(mdev->dev, &ring->wqres.mtt, context, qp, state); |
c27a02cd YP |
1143 | if (err) { |
1144 | mlx4_qp_remove(mdev->dev, qp); | |
1145 | mlx4_qp_free(mdev->dev, qp); | |
1146 | } | |
9f519f68 | 1147 | mlx4_en_update_rx_prod_db(ring); |
c27a02cd YP |
1148 | out: |
1149 | kfree(context); | |
1150 | return err; | |
1151 | } | |
1152 | ||
cabdc8ee HHZ |
1153 | int mlx4_en_create_drop_qp(struct mlx4_en_priv *priv) |
1154 | { | |
1155 | int err; | |
1156 | u32 qpn; | |
1157 | ||
d57febe1 MB |
1158 | err = mlx4_qp_reserve_range(priv->mdev->dev, 1, 1, &qpn, |
1159 | MLX4_RESERVE_A0_QP); | |
cabdc8ee HHZ |
1160 | if (err) { |
1161 | en_err(priv, "Failed reserving drop qpn\n"); | |
1162 | return err; | |
1163 | } | |
40f2287b | 1164 | err = mlx4_qp_alloc(priv->mdev->dev, qpn, &priv->drop_qp, GFP_KERNEL); |
cabdc8ee HHZ |
1165 | if (err) { |
1166 | en_err(priv, "Failed allocating drop qp\n"); | |
1167 | mlx4_qp_release_range(priv->mdev->dev, qpn, 1); | |
1168 | return err; | |
1169 | } | |
1170 | ||
1171 | return 0; | |
1172 | } | |
1173 | ||
1174 | void mlx4_en_destroy_drop_qp(struct mlx4_en_priv *priv) | |
1175 | { | |
1176 | u32 qpn; | |
1177 | ||
1178 | qpn = priv->drop_qp.qpn; | |
1179 | mlx4_qp_remove(priv->mdev->dev, &priv->drop_qp); | |
1180 | mlx4_qp_free(priv->mdev->dev, &priv->drop_qp); | |
1181 | mlx4_qp_release_range(priv->mdev->dev, qpn, 1); | |
1182 | } | |
1183 | ||
c27a02cd YP |
1184 | /* Allocate rx qp's and configure them according to rss map */ |
1185 | int mlx4_en_config_rss_steer(struct mlx4_en_priv *priv) | |
1186 | { | |
1187 | struct mlx4_en_dev *mdev = priv->mdev; | |
1188 | struct mlx4_en_rss_map *rss_map = &priv->rss_map; | |
1189 | struct mlx4_qp_context context; | |
876f6e67 | 1190 | struct mlx4_rss_context *rss_context; |
93d3e367 | 1191 | int rss_rings; |
c27a02cd | 1192 | void *ptr; |
876f6e67 | 1193 | u8 rss_mask = (MLX4_RSS_IPV4 | MLX4_RSS_TCP_IPV4 | MLX4_RSS_IPV6 | |
1202d460 | 1194 | MLX4_RSS_TCP_IPV6); |
9f519f68 | 1195 | int i, qpn; |
c27a02cd YP |
1196 | int err = 0; |
1197 | int good_qps = 0; | |
1198 | ||
453a6082 | 1199 | en_dbg(DRV, priv, "Configuring rss steering\n"); |
b6b912e0 YP |
1200 | err = mlx4_qp_reserve_range(mdev->dev, priv->rx_ring_num, |
1201 | priv->rx_ring_num, | |
ddae0349 | 1202 | &rss_map->base_qpn, 0); |
c27a02cd | 1203 | if (err) { |
b6b912e0 | 1204 | en_err(priv, "Failed reserving %d qps\n", priv->rx_ring_num); |
c27a02cd YP |
1205 | return err; |
1206 | } | |
1207 | ||
b6b912e0 | 1208 | for (i = 0; i < priv->rx_ring_num; i++) { |
c27a02cd | 1209 | qpn = rss_map->base_qpn + i; |
41d942d5 | 1210 | err = mlx4_en_config_rss_qp(priv, qpn, priv->rx_ring[i], |
c27a02cd YP |
1211 | &rss_map->state[i], |
1212 | &rss_map->qps[i]); | |
1213 | if (err) | |
1214 | goto rss_err; | |
1215 | ||
1216 | ++good_qps; | |
1217 | } | |
1218 | ||
1219 | /* Configure RSS indirection qp */ | |
40f2287b | 1220 | err = mlx4_qp_alloc(mdev->dev, priv->base_qpn, &rss_map->indir_qp, GFP_KERNEL); |
c27a02cd | 1221 | if (err) { |
453a6082 | 1222 | en_err(priv, "Failed to allocate RSS indirection QP\n"); |
1679200f | 1223 | goto rss_err; |
c27a02cd YP |
1224 | } |
1225 | rss_map->indir_qp.event = mlx4_en_sqp_event; | |
1226 | mlx4_en_fill_qp_context(priv, 0, 0, 0, 1, priv->base_qpn, | |
41d942d5 | 1227 | priv->rx_ring[0]->cqn, -1, &context); |
c27a02cd | 1228 | |
93d3e367 YP |
1229 | if (!priv->prof->rss_rings || priv->prof->rss_rings > priv->rx_ring_num) |
1230 | rss_rings = priv->rx_ring_num; | |
1231 | else | |
1232 | rss_rings = priv->prof->rss_rings; | |
1233 | ||
876f6e67 OG |
1234 | ptr = ((void *) &context) + offsetof(struct mlx4_qp_context, pri_path) |
1235 | + MLX4_RSS_OFFSET_IN_QPC_PRI_PATH; | |
43d620c8 | 1236 | rss_context = ptr; |
93d3e367 | 1237 | rss_context->base_qpn = cpu_to_be32(ilog2(rss_rings) << 24 | |
c27a02cd | 1238 | (rss_map->base_qpn)); |
89efea25 | 1239 | rss_context->default_qpn = cpu_to_be32(rss_map->base_qpn); |
1202d460 OG |
1240 | if (priv->mdev->profile.udp_rss) { |
1241 | rss_mask |= MLX4_RSS_UDP_IPV4 | MLX4_RSS_UDP_IPV6; | |
1242 | rss_context->base_qpn_udp = rss_context->default_qpn; | |
1243 | } | |
837052d0 OG |
1244 | |
1245 | if (mdev->dev->caps.tunnel_offload_mode == MLX4_TUNNEL_OFFLOAD_MODE_VXLAN) { | |
1246 | en_info(priv, "Setting RSS context tunnel type to RSS on inner headers\n"); | |
1247 | rss_mask |= MLX4_RSS_BY_INNER_HEADERS; | |
1248 | } | |
1249 | ||
0533943c | 1250 | rss_context->flags = rss_mask; |
876f6e67 | 1251 | rss_context->hash_fn = MLX4_RSS_HASH_TOP; |
947cbb0a EP |
1252 | if (priv->rss_hash_fn == ETH_RSS_HASH_XOR) { |
1253 | rss_context->hash_fn = MLX4_RSS_HASH_XOR; | |
1254 | } else if (priv->rss_hash_fn == ETH_RSS_HASH_TOP) { | |
1255 | rss_context->hash_fn = MLX4_RSS_HASH_TOP; | |
1256 | memcpy(rss_context->rss_key, priv->rss_key, | |
1257 | MLX4_EN_RSS_KEY_SIZE); | |
947cbb0a EP |
1258 | } else { |
1259 | en_err(priv, "Unknown RSS hash function requested\n"); | |
1260 | err = -EINVAL; | |
1261 | goto indir_err; | |
1262 | } | |
c27a02cd YP |
1263 | err = mlx4_qp_to_ready(mdev->dev, &priv->res.mtt, &context, |
1264 | &rss_map->indir_qp, &rss_map->indir_state); | |
1265 | if (err) | |
1266 | goto indir_err; | |
1267 | ||
1268 | return 0; | |
1269 | ||
1270 | indir_err: | |
1271 | mlx4_qp_modify(mdev->dev, NULL, rss_map->indir_state, | |
1272 | MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->indir_qp); | |
1273 | mlx4_qp_remove(mdev->dev, &rss_map->indir_qp); | |
1274 | mlx4_qp_free(mdev->dev, &rss_map->indir_qp); | |
c27a02cd YP |
1275 | rss_err: |
1276 | for (i = 0; i < good_qps; i++) { | |
1277 | mlx4_qp_modify(mdev->dev, NULL, rss_map->state[i], | |
1278 | MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->qps[i]); | |
1279 | mlx4_qp_remove(mdev->dev, &rss_map->qps[i]); | |
1280 | mlx4_qp_free(mdev->dev, &rss_map->qps[i]); | |
1281 | } | |
b6b912e0 | 1282 | mlx4_qp_release_range(mdev->dev, rss_map->base_qpn, priv->rx_ring_num); |
c27a02cd YP |
1283 | return err; |
1284 | } | |
1285 | ||
1286 | void mlx4_en_release_rss_steer(struct mlx4_en_priv *priv) | |
1287 | { | |
1288 | struct mlx4_en_dev *mdev = priv->mdev; | |
1289 | struct mlx4_en_rss_map *rss_map = &priv->rss_map; | |
1290 | int i; | |
1291 | ||
1292 | mlx4_qp_modify(mdev->dev, NULL, rss_map->indir_state, | |
1293 | MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->indir_qp); | |
1294 | mlx4_qp_remove(mdev->dev, &rss_map->indir_qp); | |
1295 | mlx4_qp_free(mdev->dev, &rss_map->indir_qp); | |
c27a02cd | 1296 | |
b6b912e0 | 1297 | for (i = 0; i < priv->rx_ring_num; i++) { |
c27a02cd YP |
1298 | mlx4_qp_modify(mdev->dev, NULL, rss_map->state[i], |
1299 | MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->qps[i]); | |
1300 | mlx4_qp_remove(mdev->dev, &rss_map->qps[i]); | |
1301 | mlx4_qp_free(mdev->dev, &rss_map->qps[i]); | |
1302 | } | |
b6b912e0 | 1303 | mlx4_qp_release_range(mdev->dev, rss_map->base_qpn, priv->rx_ring_num); |
c27a02cd | 1304 | } |