Commit | Line | Data |
---|---|---|
8ceee660 | 1 | /**************************************************************************** |
f7a6d2c4 | 2 | * Driver for Solarflare network controllers and boards |
8ceee660 | 3 | * Copyright 2005-2006 Fen Systems Ltd. |
f7a6d2c4 | 4 | * Copyright 2005-2013 Solarflare Communications Inc. |
8ceee660 BH |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License version 2 as published | |
8 | * by the Free Software Foundation, incorporated herein by reference. | |
9 | */ | |
10 | ||
11 | /* Common definitions for all Efx net driver code */ | |
12 | ||
13 | #ifndef EFX_NET_DRIVER_H | |
14 | #define EFX_NET_DRIVER_H | |
15 | ||
8ceee660 BH |
16 | #include <linux/netdevice.h> |
17 | #include <linux/etherdevice.h> | |
18 | #include <linux/ethtool.h> | |
19 | #include <linux/if_vlan.h> | |
90d683af | 20 | #include <linux/timer.h> |
68e7f45e | 21 | #include <linux/mdio.h> |
8ceee660 BH |
22 | #include <linux/list.h> |
23 | #include <linux/pci.h> | |
24 | #include <linux/device.h> | |
25 | #include <linux/highmem.h> | |
26 | #include <linux/workqueue.h> | |
cd2d5b52 | 27 | #include <linux/mutex.h> |
10ed61c4 | 28 | #include <linux/vmalloc.h> |
37b5a603 | 29 | #include <linux/i2c.h> |
45a3fd55 | 30 | #include <linux/mtd/mtd.h> |
36763266 | 31 | #include <net/busy_poll.h> |
8ceee660 BH |
32 | |
33 | #include "enum.h" | |
34 | #include "bitfield.h" | |
add72477 | 35 | #include "filter.h" |
8ceee660 | 36 | |
8ceee660 BH |
37 | /************************************************************************** |
38 | * | |
39 | * Build definitions | |
40 | * | |
41 | **************************************************************************/ | |
c5d5f5fd | 42 | |
8127d661 | 43 | #define EFX_DRIVER_VERSION "4.0" |
8ceee660 | 44 | |
5f3f9d6c | 45 | #ifdef DEBUG |
8ceee660 BH |
46 | #define EFX_BUG_ON_PARANOID(x) BUG_ON(x) |
47 | #define EFX_WARN_ON_PARANOID(x) WARN_ON(x) | |
48 | #else | |
49 | #define EFX_BUG_ON_PARANOID(x) do {} while (0) | |
50 | #define EFX_WARN_ON_PARANOID(x) do {} while (0) | |
51 | #endif | |
52 | ||
8ceee660 BH |
53 | /************************************************************************** |
54 | * | |
55 | * Efx data structures | |
56 | * | |
57 | **************************************************************************/ | |
58 | ||
a16e5b24 | 59 | #define EFX_MAX_CHANNELS 32U |
8ceee660 | 60 | #define EFX_MAX_RX_QUEUES EFX_MAX_CHANNELS |
cd2d5b52 | 61 | #define EFX_EXTRA_CHANNEL_IOV 0 |
7c236c43 SH |
62 | #define EFX_EXTRA_CHANNEL_PTP 1 |
63 | #define EFX_MAX_EXTRA_CHANNELS 2U | |
8ceee660 | 64 | |
a4900ac9 BH |
65 | /* Checksum generation is a per-queue option in hardware, so each |
66 | * queue visible to the networking core is backed by two hardware TX | |
67 | * queues. */ | |
94b274bf BH |
68 | #define EFX_MAX_TX_TC 2 |
69 | #define EFX_MAX_CORE_TX_QUEUES (EFX_MAX_TX_TC * EFX_MAX_CHANNELS) | |
70 | #define EFX_TXQ_TYPE_OFFLOAD 1 /* flag */ | |
71 | #define EFX_TXQ_TYPE_HIGHPRI 2 /* flag */ | |
72 | #define EFX_TXQ_TYPES 4 | |
73 | #define EFX_MAX_TX_QUEUES (EFX_TXQ_TYPES * EFX_MAX_CHANNELS) | |
60ac1065 | 74 | |
85740cdf BH |
75 | /* Maximum possible MTU the driver supports */ |
76 | #define EFX_MAX_MTU (9 * 1024) | |
77 | ||
950c54df BH |
78 | /* Size of an RX scatter buffer. Small enough to pack 2 into a 4K page, |
79 | * and should be a multiple of the cache line size. | |
80 | */ | |
81 | #define EFX_RX_USR_BUF_SIZE (2048 - 256) | |
82 | ||
83 | /* If possible, we should ensure cache line alignment at start and end | |
84 | * of every buffer. Otherwise, we just need to ensure 4-byte | |
85 | * alignment of the network header. | |
86 | */ | |
87 | #if NET_IP_ALIGN == 0 | |
88 | #define EFX_RX_BUF_ALIGNMENT L1_CACHE_BYTES | |
89 | #else | |
90 | #define EFX_RX_BUF_ALIGNMENT 4 | |
91 | #endif | |
85740cdf | 92 | |
7c236c43 SH |
93 | /* Forward declare Precision Time Protocol (PTP) support structure. */ |
94 | struct efx_ptp_data; | |
9ec06595 | 95 | struct hwtstamp_config; |
7c236c43 | 96 | |
d4f2cecc BH |
97 | struct efx_self_tests; |
98 | ||
8ceee660 | 99 | /** |
caa75586 BH |
100 | * struct efx_buffer - A general-purpose DMA buffer |
101 | * @addr: host base address of the buffer | |
8ceee660 BH |
102 | * @dma_addr: DMA base address of the buffer |
103 | * @len: Buffer length, in bytes | |
8ceee660 | 104 | * |
caa75586 BH |
105 | * The NIC uses these buffers for its interrupt status registers and |
106 | * MAC stats dumps. | |
8ceee660 | 107 | */ |
caa75586 | 108 | struct efx_buffer { |
8ceee660 BH |
109 | void *addr; |
110 | dma_addr_t dma_addr; | |
111 | unsigned int len; | |
caa75586 BH |
112 | }; |
113 | ||
114 | /** | |
115 | * struct efx_special_buffer - DMA buffer entered into buffer table | |
116 | * @buf: Standard &struct efx_buffer | |
117 | * @index: Buffer index within controller;s buffer table | |
118 | * @entries: Number of buffer table entries | |
119 | * | |
120 | * The NIC has a buffer table that maps buffers of size %EFX_BUF_SIZE. | |
121 | * Event and descriptor rings are addressed via one or more buffer | |
122 | * table entries (and so can be physically non-contiguous, although we | |
123 | * currently do not take advantage of that). On Falcon and Siena we | |
124 | * have to take care of allocating and initialising the entries | |
125 | * ourselves. On later hardware this is managed by the firmware and | |
126 | * @index and @entries are left as 0. | |
127 | */ | |
128 | struct efx_special_buffer { | |
129 | struct efx_buffer buf; | |
5bbe2f4f BH |
130 | unsigned int index; |
131 | unsigned int entries; | |
8ceee660 BH |
132 | }; |
133 | ||
134 | /** | |
7668ff9c BH |
135 | * struct efx_tx_buffer - buffer state for a TX descriptor |
136 | * @skb: When @flags & %EFX_TX_BUF_SKB, the associated socket buffer to be | |
137 | * freed when descriptor completes | |
f7251a9c BH |
138 | * @heap_buf: When @flags & %EFX_TX_BUF_HEAP, the associated heap buffer to be |
139 | * freed when descriptor completes. | |
ba8977bd | 140 | * @option: When @flags & %EFX_TX_BUF_OPTION, a NIC-specific option descriptor. |
8ceee660 | 141 | * @dma_addr: DMA address of the fragment. |
7668ff9c | 142 | * @flags: Flags for allocation and DMA mapping type |
8ceee660 BH |
143 | * @len: Length of this fragment. |
144 | * This field is zero when the queue slot is empty. | |
8ceee660 | 145 | * @unmap_len: Length of this fragment to unmap |
2acdb92e AR |
146 | * @dma_offset: Offset of @dma_addr from the address of the backing DMA mapping. |
147 | * Only valid if @unmap_len != 0. | |
8ceee660 BH |
148 | */ |
149 | struct efx_tx_buffer { | |
7668ff9c BH |
150 | union { |
151 | const struct sk_buff *skb; | |
f7251a9c | 152 | void *heap_buf; |
7668ff9c | 153 | }; |
ba8977bd BH |
154 | union { |
155 | efx_qword_t option; | |
156 | dma_addr_t dma_addr; | |
157 | }; | |
7668ff9c | 158 | unsigned short flags; |
8ceee660 | 159 | unsigned short len; |
8ceee660 | 160 | unsigned short unmap_len; |
2acdb92e | 161 | unsigned short dma_offset; |
8ceee660 | 162 | }; |
7668ff9c BH |
163 | #define EFX_TX_BUF_CONT 1 /* not last descriptor of packet */ |
164 | #define EFX_TX_BUF_SKB 2 /* buffer is last part of skb */ | |
f7251a9c | 165 | #define EFX_TX_BUF_HEAP 4 /* buffer was allocated with kmalloc() */ |
7668ff9c | 166 | #define EFX_TX_BUF_MAP_SINGLE 8 /* buffer was mapped with dma_map_single() */ |
ba8977bd | 167 | #define EFX_TX_BUF_OPTION 0x10 /* empty buffer for option descriptor */ |
8ceee660 BH |
168 | |
169 | /** | |
170 | * struct efx_tx_queue - An Efx TX queue | |
171 | * | |
172 | * This is a ring buffer of TX fragments. | |
173 | * Since the TX completion path always executes on the same | |
174 | * CPU and the xmit path can operate on different CPUs, | |
175 | * performance is increased by ensuring that the completion | |
176 | * path and the xmit path operate on different cache lines. | |
177 | * This is particularly important if the xmit path is always | |
178 | * executing on one CPU which is different from the completion | |
179 | * path. There is also a cache line for members which are | |
180 | * read but not written on the fast path. | |
181 | * | |
182 | * @efx: The associated Efx NIC | |
183 | * @queue: DMA queue number | |
8ceee660 | 184 | * @channel: The associated channel |
c04bfc6b | 185 | * @core_txq: The networking core TX queue structure |
8ceee660 | 186 | * @buffer: The software buffer ring |
f7251a9c | 187 | * @tsoh_page: Array of pages of TSO header buffers |
8ceee660 | 188 | * @txd: The hardware descriptor ring |
ecc910f5 | 189 | * @ptr_mask: The size of the ring minus 1. |
183233be BH |
190 | * @piobuf: PIO buffer region for this TX queue (shared with its partner). |
191 | * Size of the region is efx_piobuf_size. | |
192 | * @piobuf_offset: Buffer offset to be specified in PIO descriptors | |
94b274bf | 193 | * @initialised: Has hardware queue been initialised? |
8ceee660 BH |
194 | * @read_count: Current read pointer. |
195 | * This is the number of buffers that have been removed from both rings. | |
cd38557d BH |
196 | * @old_write_count: The value of @write_count when last checked. |
197 | * This is here for performance reasons. The xmit path will | |
198 | * only get the up-to-date value of @write_count if this | |
199 | * variable indicates that the queue is empty. This is to | |
200 | * avoid cache-line ping-pong between the xmit path and the | |
201 | * completion path. | |
02e12165 | 202 | * @merge_events: Number of TX merged completion events |
8ceee660 BH |
203 | * @insert_count: Current insert pointer |
204 | * This is the number of buffers that have been added to the | |
205 | * software ring. | |
206 | * @write_count: Current write pointer | |
207 | * This is the number of buffers that have been added to the | |
208 | * hardware ring. | |
209 | * @old_read_count: The value of read_count when last checked. | |
210 | * This is here for performance reasons. The xmit path will | |
211 | * only get the up-to-date value of read_count if this | |
212 | * variable indicates that the queue is full. This is to | |
213 | * avoid cache-line ping-pong between the xmit path and the | |
214 | * completion path. | |
b9b39b62 BH |
215 | * @tso_bursts: Number of times TSO xmit invoked by kernel |
216 | * @tso_long_headers: Number of packets with headers too long for standard | |
217 | * blocks | |
218 | * @tso_packets: Number of packets via the TSO xmit path | |
cd38557d | 219 | * @pushes: Number of times the TX push feature has been used |
ee45fd92 | 220 | * @pio_packets: Number of times the TX PIO feature has been used |
cd38557d BH |
221 | * @empty_read_count: If the completion path has seen the queue as empty |
222 | * and the transmission path has not yet checked this, the value of | |
223 | * @read_count bitwise-added to %EFX_EMPTY_COUNT_VALID; otherwise 0. | |
8ceee660 BH |
224 | */ |
225 | struct efx_tx_queue { | |
226 | /* Members which don't change on the fast path */ | |
227 | struct efx_nic *efx ____cacheline_aligned_in_smp; | |
a4900ac9 | 228 | unsigned queue; |
8ceee660 | 229 | struct efx_channel *channel; |
c04bfc6b | 230 | struct netdev_queue *core_txq; |
8ceee660 | 231 | struct efx_tx_buffer *buffer; |
f7251a9c | 232 | struct efx_buffer *tsoh_page; |
8ceee660 | 233 | struct efx_special_buffer txd; |
ecc910f5 | 234 | unsigned int ptr_mask; |
183233be BH |
235 | void __iomem *piobuf; |
236 | unsigned int piobuf_offset; | |
94b274bf | 237 | bool initialised; |
8ceee660 BH |
238 | |
239 | /* Members used mainly on the completion path */ | |
240 | unsigned int read_count ____cacheline_aligned_in_smp; | |
cd38557d | 241 | unsigned int old_write_count; |
02e12165 | 242 | unsigned int merge_events; |
8ceee660 BH |
243 | |
244 | /* Members used only on the xmit path */ | |
245 | unsigned int insert_count ____cacheline_aligned_in_smp; | |
246 | unsigned int write_count; | |
247 | unsigned int old_read_count; | |
b9b39b62 BH |
248 | unsigned int tso_bursts; |
249 | unsigned int tso_long_headers; | |
250 | unsigned int tso_packets; | |
cd38557d | 251 | unsigned int pushes; |
ee45fd92 | 252 | unsigned int pio_packets; |
8ccf3800 AR |
253 | /* Statistics to supplement MAC stats */ |
254 | unsigned long tx_packets; | |
cd38557d BH |
255 | |
256 | /* Members shared between paths and sometimes updated */ | |
257 | unsigned int empty_read_count ____cacheline_aligned_in_smp; | |
258 | #define EFX_EMPTY_COUNT_VALID 0x80000000 | |
525d9e82 | 259 | atomic_t flush_outstanding; |
8ceee660 BH |
260 | }; |
261 | ||
262 | /** | |
263 | * struct efx_rx_buffer - An Efx RX data buffer | |
264 | * @dma_addr: DMA base address of the buffer | |
97d48a10 | 265 | * @page: The associated page buffer. |
db339569 | 266 | * Will be %NULL if the buffer slot is currently free. |
b74e3e8c BH |
267 | * @page_offset: If pending: offset in @page of DMA base address. |
268 | * If completed: offset in @page of Ethernet header. | |
80c2e716 BH |
269 | * @len: If pending: length for DMA descriptor. |
270 | * If completed: received length, excluding hash prefix. | |
85740cdf BH |
271 | * @flags: Flags for buffer and packet state. These are only set on the |
272 | * first buffer of a scattered packet. | |
8ceee660 BH |
273 | */ |
274 | struct efx_rx_buffer { | |
275 | dma_addr_t dma_addr; | |
97d48a10 | 276 | struct page *page; |
b590ace0 BH |
277 | u16 page_offset; |
278 | u16 len; | |
db339569 | 279 | u16 flags; |
8ceee660 | 280 | }; |
179ea7f0 | 281 | #define EFX_RX_BUF_LAST_IN_PAGE 0x0001 |
db339569 BH |
282 | #define EFX_RX_PKT_CSUMMED 0x0002 |
283 | #define EFX_RX_PKT_DISCARD 0x0004 | |
d07df8ec | 284 | #define EFX_RX_PKT_TCP 0x0040 |
3dced740 | 285 | #define EFX_RX_PKT_PREFIX_LEN 0x0080 /* length is in prefix only */ |
8ceee660 | 286 | |
62b330ba SH |
287 | /** |
288 | * struct efx_rx_page_state - Page-based rx buffer state | |
289 | * | |
290 | * Inserted at the start of every page allocated for receive buffers. | |
291 | * Used to facilitate sharing dma mappings between recycled rx buffers | |
292 | * and those passed up to the kernel. | |
293 | * | |
62b330ba SH |
294 | * @dma_addr: The dma address of this page. |
295 | */ | |
296 | struct efx_rx_page_state { | |
62b330ba SH |
297 | dma_addr_t dma_addr; |
298 | ||
299 | unsigned int __pad[0] ____cacheline_aligned; | |
300 | }; | |
301 | ||
8ceee660 BH |
302 | /** |
303 | * struct efx_rx_queue - An Efx RX queue | |
304 | * @efx: The associated Efx NIC | |
79d68b37 SH |
305 | * @core_index: Index of network core RX queue. Will be >= 0 iff this |
306 | * is associated with a real RX queue. | |
8ceee660 BH |
307 | * @buffer: The software buffer ring |
308 | * @rxd: The hardware descriptor ring | |
ecc910f5 | 309 | * @ptr_mask: The size of the ring minus 1. |
d8aec745 | 310 | * @refill_enabled: Enable refill whenever fill level is low |
9f2cb71c BH |
311 | * @flush_pending: Set when a RX flush is pending. Has the same lifetime as |
312 | * @rxq_flush_pending. | |
8ceee660 BH |
313 | * @added_count: Number of buffers added to the receive queue. |
314 | * @notified_count: Number of buffers given to NIC (<= @added_count). | |
315 | * @removed_count: Number of buffers removed from the receive queue. | |
e8c68c0a JC |
316 | * @scatter_n: Used by NIC specific receive code. |
317 | * @scatter_len: Used by NIC specific receive code. | |
2768935a DP |
318 | * @page_ring: The ring to store DMA mapped pages for reuse. |
319 | * @page_add: Counter to calculate the write pointer for the recycle ring. | |
320 | * @page_remove: Counter to calculate the read pointer for the recycle ring. | |
321 | * @page_recycle_count: The number of pages that have been recycled. | |
322 | * @page_recycle_failed: The number of pages that couldn't be recycled because | |
323 | * the kernel still held a reference to them. | |
324 | * @page_recycle_full: The number of pages that were released because the | |
325 | * recycle ring was full. | |
326 | * @page_ptr_mask: The number of pages in the RX recycle ring minus 1. | |
8ceee660 BH |
327 | * @max_fill: RX descriptor maximum fill level (<= ring size) |
328 | * @fast_fill_trigger: RX descriptor fill level that will trigger a fast fill | |
329 | * (<= @max_fill) | |
8ceee660 BH |
330 | * @min_fill: RX descriptor minimum non-zero fill level. |
331 | * This records the minimum fill level observed when a ring | |
332 | * refill was triggered. | |
2768935a | 333 | * @recycle_count: RX buffer recycle counter. |
90d683af | 334 | * @slow_fill: Timer used to defer efx_nic_generate_fill_event(). |
8ceee660 BH |
335 | */ |
336 | struct efx_rx_queue { | |
337 | struct efx_nic *efx; | |
79d68b37 | 338 | int core_index; |
8ceee660 BH |
339 | struct efx_rx_buffer *buffer; |
340 | struct efx_special_buffer rxd; | |
ecc910f5 | 341 | unsigned int ptr_mask; |
d8aec745 | 342 | bool refill_enabled; |
9f2cb71c | 343 | bool flush_pending; |
8ceee660 | 344 | |
9bc2fc9b BH |
345 | unsigned int added_count; |
346 | unsigned int notified_count; | |
347 | unsigned int removed_count; | |
85740cdf | 348 | unsigned int scatter_n; |
e8c68c0a | 349 | unsigned int scatter_len; |
2768935a DP |
350 | struct page **page_ring; |
351 | unsigned int page_add; | |
352 | unsigned int page_remove; | |
353 | unsigned int page_recycle_count; | |
354 | unsigned int page_recycle_failed; | |
355 | unsigned int page_recycle_full; | |
356 | unsigned int page_ptr_mask; | |
8ceee660 BH |
357 | unsigned int max_fill; |
358 | unsigned int fast_fill_trigger; | |
8ceee660 BH |
359 | unsigned int min_fill; |
360 | unsigned int min_overfill; | |
2768935a | 361 | unsigned int recycle_count; |
90d683af | 362 | struct timer_list slow_fill; |
8ceee660 | 363 | unsigned int slow_fill_count; |
8ccf3800 AR |
364 | /* Statistics to supplement MAC stats */ |
365 | unsigned long rx_packets; | |
8ceee660 BH |
366 | }; |
367 | ||
bd9a265d JC |
368 | enum efx_sync_events_state { |
369 | SYNC_EVENTS_DISABLED = 0, | |
370 | SYNC_EVENTS_QUIESCENT, | |
371 | SYNC_EVENTS_REQUESTED, | |
372 | SYNC_EVENTS_VALID, | |
373 | }; | |
374 | ||
8ceee660 BH |
375 | /** |
376 | * struct efx_channel - An Efx channel | |
377 | * | |
378 | * A channel comprises an event queue, at least one TX queue, at least | |
379 | * one RX queue, and an associated tasklet for processing the event | |
380 | * queue. | |
381 | * | |
382 | * @efx: Associated Efx NIC | |
8ceee660 | 383 | * @channel: Channel instance number |
7f967c01 | 384 | * @type: Channel type definition |
be3fc09c | 385 | * @eventq_init: Event queue initialised flag |
8ceee660 BH |
386 | * @enabled: Channel enabled indicator |
387 | * @irq: IRQ number (MSI and MSI-X only) | |
0d86ebd8 | 388 | * @irq_moderation: IRQ moderation value (in hardware ticks) |
8ceee660 BH |
389 | * @napi_dev: Net device used with NAPI |
390 | * @napi_str: NAPI control structure | |
36763266 AR |
391 | * @state: state for NAPI vs busy polling |
392 | * @state_lock: lock protecting @state | |
8ceee660 | 393 | * @eventq: Event queue buffer |
ecc910f5 | 394 | * @eventq_mask: Event queue pointer mask |
8ceee660 | 395 | * @eventq_read_ptr: Event queue read pointer |
dd40781e | 396 | * @event_test_cpu: Last CPU to handle interrupt or test event for this channel |
6fb70fd1 BH |
397 | * @irq_count: Number of IRQs since last adaptive moderation decision |
398 | * @irq_mod_score: IRQ moderation score | |
8ceee660 | 399 | * @n_rx_tobe_disc: Count of RX_TOBE_DISC errors |
8ceee660 BH |
400 | * @n_rx_ip_hdr_chksum_err: Count of RX IP header checksum errors |
401 | * @n_rx_tcp_udp_chksum_err: Count of RX TCP and UDP checksum errors | |
c1ac403b | 402 | * @n_rx_mcast_mismatch: Count of unmatched multicast frames |
8ceee660 BH |
403 | * @n_rx_frm_trunc: Count of RX_FRM_TRUNC errors |
404 | * @n_rx_overlength: Count of RX_OVERLENGTH errors | |
405 | * @n_skbuff_leaks: Count of skbuffs leaked due to RX overrun | |
85740cdf BH |
406 | * @n_rx_nodesc_trunc: Number of RX packets truncated and then dropped due to |
407 | * lack of descriptors | |
8127d661 BH |
408 | * @n_rx_merge_events: Number of RX merged completion events |
409 | * @n_rx_merge_packets: Number of RX packets completed by merged events | |
85740cdf BH |
410 | * @rx_pkt_n_frags: Number of fragments in next packet to be delivered by |
411 | * __efx_rx_packet(), or zero if there is none | |
412 | * @rx_pkt_index: Ring index of first buffer for next packet to be delivered | |
413 | * by __efx_rx_packet(), if @rx_pkt_n_frags != 0 | |
8313aca3 | 414 | * @rx_queue: RX queue for this channel |
8313aca3 | 415 | * @tx_queue: TX queues for this channel |
bd9a265d JC |
416 | * @sync_events_state: Current state of sync events on this channel |
417 | * @sync_timestamp_major: Major part of the last ptp sync event | |
418 | * @sync_timestamp_minor: Minor part of the last ptp sync event | |
8ceee660 BH |
419 | */ |
420 | struct efx_channel { | |
421 | struct efx_nic *efx; | |
8ceee660 | 422 | int channel; |
7f967c01 | 423 | const struct efx_channel_type *type; |
be3fc09c | 424 | bool eventq_init; |
dc8cfa55 | 425 | bool enabled; |
8ceee660 | 426 | int irq; |
8ceee660 BH |
427 | unsigned int irq_moderation; |
428 | struct net_device *napi_dev; | |
429 | struct napi_struct napi_str; | |
36763266 AR |
430 | #ifdef CONFIG_NET_RX_BUSY_POLL |
431 | unsigned int state; | |
432 | spinlock_t state_lock; | |
433 | #define EFX_CHANNEL_STATE_IDLE 0 | |
434 | #define EFX_CHANNEL_STATE_NAPI (1 << 0) /* NAPI owns this channel */ | |
435 | #define EFX_CHANNEL_STATE_POLL (1 << 1) /* poll owns this channel */ | |
436 | #define EFX_CHANNEL_STATE_DISABLED (1 << 2) /* channel is disabled */ | |
437 | #define EFX_CHANNEL_STATE_NAPI_YIELD (1 << 3) /* NAPI yielded this channel */ | |
438 | #define EFX_CHANNEL_STATE_POLL_YIELD (1 << 4) /* poll yielded this channel */ | |
439 | #define EFX_CHANNEL_OWNED \ | |
440 | (EFX_CHANNEL_STATE_NAPI | EFX_CHANNEL_STATE_POLL) | |
441 | #define EFX_CHANNEL_LOCKED \ | |
442 | (EFX_CHANNEL_OWNED | EFX_CHANNEL_STATE_DISABLED) | |
443 | #define EFX_CHANNEL_USER_PEND \ | |
444 | (EFX_CHANNEL_STATE_POLL | EFX_CHANNEL_STATE_POLL_YIELD) | |
445 | #endif /* CONFIG_NET_RX_BUSY_POLL */ | |
8ceee660 | 446 | struct efx_special_buffer eventq; |
ecc910f5 | 447 | unsigned int eventq_mask; |
8ceee660 | 448 | unsigned int eventq_read_ptr; |
dd40781e | 449 | int event_test_cpu; |
8ceee660 | 450 | |
6fb70fd1 BH |
451 | unsigned int irq_count; |
452 | unsigned int irq_mod_score; | |
64d8ad6d BH |
453 | #ifdef CONFIG_RFS_ACCEL |
454 | unsigned int rfs_filters_added; | |
455 | #endif | |
6fb70fd1 | 456 | |
8ceee660 | 457 | unsigned n_rx_tobe_disc; |
8ceee660 BH |
458 | unsigned n_rx_ip_hdr_chksum_err; |
459 | unsigned n_rx_tcp_udp_chksum_err; | |
c1ac403b | 460 | unsigned n_rx_mcast_mismatch; |
8ceee660 BH |
461 | unsigned n_rx_frm_trunc; |
462 | unsigned n_rx_overlength; | |
463 | unsigned n_skbuff_leaks; | |
85740cdf | 464 | unsigned int n_rx_nodesc_trunc; |
8127d661 BH |
465 | unsigned int n_rx_merge_events; |
466 | unsigned int n_rx_merge_packets; | |
8ceee660 | 467 | |
85740cdf BH |
468 | unsigned int rx_pkt_n_frags; |
469 | unsigned int rx_pkt_index; | |
8ceee660 | 470 | |
8313aca3 | 471 | struct efx_rx_queue rx_queue; |
94b274bf | 472 | struct efx_tx_queue tx_queue[EFX_TXQ_TYPES]; |
bd9a265d JC |
473 | |
474 | enum efx_sync_events_state sync_events_state; | |
475 | u32 sync_timestamp_major; | |
476 | u32 sync_timestamp_minor; | |
8ceee660 BH |
477 | }; |
478 | ||
36763266 AR |
479 | #ifdef CONFIG_NET_RX_BUSY_POLL |
480 | static inline void efx_channel_init_lock(struct efx_channel *channel) | |
481 | { | |
482 | spin_lock_init(&channel->state_lock); | |
483 | } | |
484 | ||
485 | /* Called from the device poll routine to get ownership of a channel. */ | |
486 | static inline bool efx_channel_lock_napi(struct efx_channel *channel) | |
487 | { | |
488 | bool rc = true; | |
489 | ||
490 | spin_lock_bh(&channel->state_lock); | |
491 | if (channel->state & EFX_CHANNEL_LOCKED) { | |
492 | WARN_ON(channel->state & EFX_CHANNEL_STATE_NAPI); | |
493 | channel->state |= EFX_CHANNEL_STATE_NAPI_YIELD; | |
494 | rc = false; | |
495 | } else { | |
496 | /* we don't care if someone yielded */ | |
497 | channel->state = EFX_CHANNEL_STATE_NAPI; | |
498 | } | |
499 | spin_unlock_bh(&channel->state_lock); | |
500 | return rc; | |
501 | } | |
502 | ||
503 | static inline void efx_channel_unlock_napi(struct efx_channel *channel) | |
504 | { | |
505 | spin_lock_bh(&channel->state_lock); | |
506 | WARN_ON(channel->state & | |
507 | (EFX_CHANNEL_STATE_POLL | EFX_CHANNEL_STATE_NAPI_YIELD)); | |
508 | ||
509 | channel->state &= EFX_CHANNEL_STATE_DISABLED; | |
510 | spin_unlock_bh(&channel->state_lock); | |
511 | } | |
512 | ||
513 | /* Called from efx_busy_poll(). */ | |
514 | static inline bool efx_channel_lock_poll(struct efx_channel *channel) | |
515 | { | |
516 | bool rc = true; | |
517 | ||
518 | spin_lock_bh(&channel->state_lock); | |
519 | if ((channel->state & EFX_CHANNEL_LOCKED)) { | |
520 | channel->state |= EFX_CHANNEL_STATE_POLL_YIELD; | |
521 | rc = false; | |
522 | } else { | |
523 | /* preserve yield marks */ | |
524 | channel->state |= EFX_CHANNEL_STATE_POLL; | |
525 | } | |
526 | spin_unlock_bh(&channel->state_lock); | |
527 | return rc; | |
528 | } | |
529 | ||
530 | /* Returns true if NAPI tried to get the channel while it was locked. */ | |
531 | static inline void efx_channel_unlock_poll(struct efx_channel *channel) | |
532 | { | |
533 | spin_lock_bh(&channel->state_lock); | |
534 | WARN_ON(channel->state & EFX_CHANNEL_STATE_NAPI); | |
535 | ||
536 | /* will reset state to idle, unless channel is disabled */ | |
537 | channel->state &= EFX_CHANNEL_STATE_DISABLED; | |
538 | spin_unlock_bh(&channel->state_lock); | |
539 | } | |
540 | ||
541 | /* True if a socket is polling, even if it did not get the lock. */ | |
542 | static inline bool efx_channel_busy_polling(struct efx_channel *channel) | |
543 | { | |
544 | WARN_ON(!(channel->state & EFX_CHANNEL_OWNED)); | |
545 | return channel->state & EFX_CHANNEL_USER_PEND; | |
546 | } | |
547 | ||
548 | static inline void efx_channel_enable(struct efx_channel *channel) | |
549 | { | |
550 | spin_lock_bh(&channel->state_lock); | |
551 | channel->state = EFX_CHANNEL_STATE_IDLE; | |
552 | spin_unlock_bh(&channel->state_lock); | |
553 | } | |
554 | ||
555 | /* False if the channel is currently owned. */ | |
556 | static inline bool efx_channel_disable(struct efx_channel *channel) | |
557 | { | |
558 | bool rc = true; | |
559 | ||
560 | spin_lock_bh(&channel->state_lock); | |
561 | if (channel->state & EFX_CHANNEL_OWNED) | |
562 | rc = false; | |
563 | channel->state |= EFX_CHANNEL_STATE_DISABLED; | |
564 | spin_unlock_bh(&channel->state_lock); | |
565 | ||
566 | return rc; | |
567 | } | |
568 | ||
569 | #else /* CONFIG_NET_RX_BUSY_POLL */ | |
570 | ||
571 | static inline void efx_channel_init_lock(struct efx_channel *channel) | |
572 | { | |
573 | } | |
574 | ||
575 | static inline bool efx_channel_lock_napi(struct efx_channel *channel) | |
576 | { | |
577 | return true; | |
578 | } | |
579 | ||
580 | static inline void efx_channel_unlock_napi(struct efx_channel *channel) | |
581 | { | |
582 | } | |
583 | ||
584 | static inline bool efx_channel_lock_poll(struct efx_channel *channel) | |
585 | { | |
586 | return false; | |
587 | } | |
588 | ||
589 | static inline void efx_channel_unlock_poll(struct efx_channel *channel) | |
590 | { | |
591 | } | |
592 | ||
593 | static inline bool efx_channel_busy_polling(struct efx_channel *channel) | |
594 | { | |
595 | return false; | |
596 | } | |
597 | ||
598 | static inline void efx_channel_enable(struct efx_channel *channel) | |
599 | { | |
600 | } | |
601 | ||
602 | static inline bool efx_channel_disable(struct efx_channel *channel) | |
603 | { | |
604 | return true; | |
605 | } | |
606 | #endif /* CONFIG_NET_RX_BUSY_POLL */ | |
607 | ||
d8291187 BH |
608 | /** |
609 | * struct efx_msi_context - Context for each MSI | |
610 | * @efx: The associated NIC | |
611 | * @index: Index of the channel/IRQ | |
612 | * @name: Name of the channel/IRQ | |
613 | * | |
614 | * Unlike &struct efx_channel, this is never reallocated and is always | |
615 | * safe for the IRQ handler to access. | |
616 | */ | |
617 | struct efx_msi_context { | |
618 | struct efx_nic *efx; | |
619 | unsigned int index; | |
620 | char name[IFNAMSIZ + 6]; | |
621 | }; | |
622 | ||
7f967c01 BH |
623 | /** |
624 | * struct efx_channel_type - distinguishes traffic and extra channels | |
625 | * @handle_no_channel: Handle failure to allocate an extra channel | |
626 | * @pre_probe: Set up extra state prior to initialisation | |
627 | * @post_remove: Tear down extra state after finalisation, if allocated. | |
628 | * May be called on channels that have not been probed. | |
629 | * @get_name: Generate the channel's name (used for its IRQ handler) | |
630 | * @copy: Copy the channel state prior to reallocation. May be %NULL if | |
631 | * reallocation is not supported. | |
c31e5f9f | 632 | * @receive_skb: Handle an skb ready to be passed to netif_receive_skb() |
7f967c01 BH |
633 | * @keep_eventq: Flag for whether event queue should be kept initialised |
634 | * while the device is stopped | |
635 | */ | |
636 | struct efx_channel_type { | |
637 | void (*handle_no_channel)(struct efx_nic *); | |
638 | int (*pre_probe)(struct efx_channel *); | |
c31e5f9f | 639 | void (*post_remove)(struct efx_channel *); |
7f967c01 BH |
640 | void (*get_name)(struct efx_channel *, char *buf, size_t len); |
641 | struct efx_channel *(*copy)(const struct efx_channel *); | |
4a74dc65 | 642 | bool (*receive_skb)(struct efx_channel *, struct sk_buff *); |
7f967c01 BH |
643 | bool keep_eventq; |
644 | }; | |
645 | ||
398468ed BH |
646 | enum efx_led_mode { |
647 | EFX_LED_OFF = 0, | |
648 | EFX_LED_ON = 1, | |
649 | EFX_LED_DEFAULT = 2 | |
650 | }; | |
651 | ||
c459302d BH |
652 | #define STRING_TABLE_LOOKUP(val, member) \ |
653 | ((val) < member ## _max) ? member ## _names[val] : "(invalid)" | |
654 | ||
18e83e4c | 655 | extern const char *const efx_loopback_mode_names[]; |
c459302d BH |
656 | extern const unsigned int efx_loopback_mode_max; |
657 | #define LOOPBACK_MODE(efx) \ | |
658 | STRING_TABLE_LOOKUP((efx)->loopback_mode, efx_loopback_mode) | |
659 | ||
18e83e4c | 660 | extern const char *const efx_reset_type_names[]; |
c459302d BH |
661 | extern const unsigned int efx_reset_type_max; |
662 | #define RESET_TYPE(type) \ | |
663 | STRING_TABLE_LOOKUP(type, efx_reset_type) | |
3273c2e8 | 664 | |
8ceee660 BH |
665 | enum efx_int_mode { |
666 | /* Be careful if altering to correct macro below */ | |
667 | EFX_INT_MODE_MSIX = 0, | |
668 | EFX_INT_MODE_MSI = 1, | |
669 | EFX_INT_MODE_LEGACY = 2, | |
670 | EFX_INT_MODE_MAX /* Insert any new items before this */ | |
671 | }; | |
672 | #define EFX_INT_MODE_USE_MSI(x) (((x)->interrupt_mode) <= EFX_INT_MODE_MSI) | |
673 | ||
8ceee660 | 674 | enum nic_state { |
f16aeea0 BH |
675 | STATE_UNINIT = 0, /* device being probed/removed or is frozen */ |
676 | STATE_READY = 1, /* hardware ready and netdev registered */ | |
677 | STATE_DISABLED = 2, /* device disabled due to hardware errors */ | |
626950db | 678 | STATE_RECOVERY = 3, /* device recovering from PCI error */ |
8ceee660 BH |
679 | }; |
680 | ||
8ceee660 BH |
681 | /* Forward declaration */ |
682 | struct efx_nic; | |
683 | ||
684 | /* Pseudo bit-mask flow control field */ | |
b5626946 DM |
685 | #define EFX_FC_RX FLOW_CTRL_RX |
686 | #define EFX_FC_TX FLOW_CTRL_TX | |
687 | #define EFX_FC_AUTO 4 | |
8ceee660 | 688 | |
eb50c0d6 BH |
689 | /** |
690 | * struct efx_link_state - Current state of the link | |
691 | * @up: Link is up | |
692 | * @fd: Link is full-duplex | |
693 | * @fc: Actual flow control flags | |
694 | * @speed: Link speed (Mbps) | |
695 | */ | |
696 | struct efx_link_state { | |
697 | bool up; | |
698 | bool fd; | |
b5626946 | 699 | u8 fc; |
eb50c0d6 BH |
700 | unsigned int speed; |
701 | }; | |
702 | ||
fdaa9aed SH |
703 | static inline bool efx_link_state_equal(const struct efx_link_state *left, |
704 | const struct efx_link_state *right) | |
705 | { | |
706 | return left->up == right->up && left->fd == right->fd && | |
707 | left->fc == right->fc && left->speed == right->speed; | |
708 | } | |
709 | ||
8ceee660 BH |
710 | /** |
711 | * struct efx_phy_operations - Efx PHY operations table | |
c1c4f453 BH |
712 | * @probe: Probe PHY and initialise efx->mdio.mode_support, efx->mdio.mmds, |
713 | * efx->loopback_modes. | |
8ceee660 BH |
714 | * @init: Initialise PHY |
715 | * @fini: Shut down PHY | |
716 | * @reconfigure: Reconfigure PHY (e.g. for new link parameters) | |
fdaa9aed SH |
717 | * @poll: Update @link_state and report whether it changed. |
718 | * Serialised by the mac_lock. | |
177dfcd8 BH |
719 | * @get_settings: Get ethtool settings. Serialised by the mac_lock. |
720 | * @set_settings: Set ethtool settings. Serialised by the mac_lock. | |
af4ad9bc | 721 | * @set_npage_adv: Set abilities advertised in (Extended) Next Page |
04cc8cac | 722 | * (only needed where AN bit is set in mmds) |
4f16c073 | 723 | * @test_alive: Test that PHY is 'alive' (online) |
c1c4f453 | 724 | * @test_name: Get the name of a PHY-specific test/result |
4f16c073 | 725 | * @run_tests: Run tests and record results as appropriate (offline). |
1796721a | 726 | * Flags are the ethtool tests flags. |
8ceee660 BH |
727 | */ |
728 | struct efx_phy_operations { | |
c1c4f453 | 729 | int (*probe) (struct efx_nic *efx); |
8ceee660 BH |
730 | int (*init) (struct efx_nic *efx); |
731 | void (*fini) (struct efx_nic *efx); | |
ff3b00a0 | 732 | void (*remove) (struct efx_nic *efx); |
d3245b28 | 733 | int (*reconfigure) (struct efx_nic *efx); |
fdaa9aed | 734 | bool (*poll) (struct efx_nic *efx); |
177dfcd8 BH |
735 | void (*get_settings) (struct efx_nic *efx, |
736 | struct ethtool_cmd *ecmd); | |
737 | int (*set_settings) (struct efx_nic *efx, | |
738 | struct ethtool_cmd *ecmd); | |
af4ad9bc | 739 | void (*set_npage_adv) (struct efx_nic *efx, u32); |
4f16c073 | 740 | int (*test_alive) (struct efx_nic *efx); |
c1c4f453 | 741 | const char *(*test_name) (struct efx_nic *efx, unsigned int index); |
1796721a | 742 | int (*run_tests) (struct efx_nic *efx, int *results, unsigned flags); |
c087bd2c SH |
743 | int (*get_module_eeprom) (struct efx_nic *efx, |
744 | struct ethtool_eeprom *ee, | |
745 | u8 *data); | |
746 | int (*get_module_info) (struct efx_nic *efx, | |
747 | struct ethtool_modinfo *modinfo); | |
8ceee660 BH |
748 | }; |
749 | ||
f8b87c17 | 750 | /** |
49ce9c2c | 751 | * enum efx_phy_mode - PHY operating mode flags |
f8b87c17 BH |
752 | * @PHY_MODE_NORMAL: on and should pass traffic |
753 | * @PHY_MODE_TX_DISABLED: on with TX disabled | |
3e133c44 BH |
754 | * @PHY_MODE_LOW_POWER: set to low power through MDIO |
755 | * @PHY_MODE_OFF: switched off through external control | |
f8b87c17 BH |
756 | * @PHY_MODE_SPECIAL: on but will not pass traffic |
757 | */ | |
758 | enum efx_phy_mode { | |
759 | PHY_MODE_NORMAL = 0, | |
760 | PHY_MODE_TX_DISABLED = 1, | |
3e133c44 BH |
761 | PHY_MODE_LOW_POWER = 2, |
762 | PHY_MODE_OFF = 4, | |
f8b87c17 BH |
763 | PHY_MODE_SPECIAL = 8, |
764 | }; | |
765 | ||
766 | static inline bool efx_phy_mode_disabled(enum efx_phy_mode mode) | |
767 | { | |
8c8661e4 | 768 | return !!(mode & ~PHY_MODE_TX_DISABLED); |
f8b87c17 BH |
769 | } |
770 | ||
cd0ecc9a BH |
771 | /** |
772 | * struct efx_hw_stat_desc - Description of a hardware statistic | |
773 | * @name: Name of the statistic as visible through ethtool, or %NULL if | |
774 | * it should not be exposed | |
775 | * @dma_width: Width in bits (0 for non-DMA statistics) | |
776 | * @offset: Offset within stats (ignored for non-DMA statistics) | |
8ceee660 | 777 | */ |
cd0ecc9a BH |
778 | struct efx_hw_stat_desc { |
779 | const char *name; | |
780 | u16 dma_width; | |
781 | u16 offset; | |
8ceee660 BH |
782 | }; |
783 | ||
784 | /* Number of bits used in a multicast filter hash address */ | |
785 | #define EFX_MCAST_HASH_BITS 8 | |
786 | ||
787 | /* Number of (single-bit) entries in a multicast filter hash */ | |
788 | #define EFX_MCAST_HASH_ENTRIES (1 << EFX_MCAST_HASH_BITS) | |
789 | ||
790 | /* An Efx multicast filter hash */ | |
791 | union efx_multicast_hash { | |
792 | u8 byte[EFX_MCAST_HASH_ENTRIES / 8]; | |
793 | efx_oword_t oword[EFX_MCAST_HASH_ENTRIES / sizeof(efx_oword_t) / 8]; | |
794 | }; | |
795 | ||
cd2d5b52 | 796 | struct vfdi_status; |
64eebcfd | 797 | |
8ceee660 BH |
798 | /** |
799 | * struct efx_nic - an Efx NIC | |
800 | * @name: Device name (net device name or bus id before net device registered) | |
801 | * @pci_dev: The PCI device | |
0bcf4a64 BH |
802 | * @node: List node for maintaning primary/secondary function lists |
803 | * @primary: &struct efx_nic instance for the primary function of this | |
804 | * controller. May be the same structure, and may be %NULL if no | |
805 | * primary function is bound. Serialised by rtnl_lock. | |
806 | * @secondary_list: List of &struct efx_nic instances for the secondary PCI | |
807 | * functions of the controller, if this is for the primary function. | |
808 | * Serialised by rtnl_lock. | |
8ceee660 BH |
809 | * @type: Controller type attributes |
810 | * @legacy_irq: IRQ number | |
8d9853d9 BH |
811 | * @workqueue: Workqueue for port reconfigures and the HW monitor. |
812 | * Work items do not hold and must not acquire RTNL. | |
6977dc63 | 813 | * @workqueue_name: Name of workqueue |
8ceee660 | 814 | * @reset_work: Scheduled reset workitem |
8ceee660 BH |
815 | * @membase_phys: Memory BAR value as physical address |
816 | * @membase: Memory BAR value | |
8ceee660 | 817 | * @interrupt_mode: Interrupt mode |
cc180b69 | 818 | * @timer_quantum_ns: Interrupt timer quantum, in nanoseconds |
6fb70fd1 BH |
819 | * @irq_rx_adaptive: Adaptive IRQ moderation enabled for RX event queues |
820 | * @irq_rx_moderation: IRQ moderation time for RX event queues | |
62776d03 | 821 | * @msg_enable: Log message enable flags |
f16aeea0 | 822 | * @state: Device state number (%STATE_*). Serialised by the rtnl_lock. |
a7d529ae | 823 | * @reset_pending: Bitmask for pending resets |
8ceee660 BH |
824 | * @tx_queue: TX DMA queues |
825 | * @rx_queue: RX DMA queues | |
826 | * @channel: Channels | |
d8291187 | 827 | * @msi_context: Context for each MSI |
7f967c01 BH |
828 | * @extra_channel_types: Types of extra (non-traffic) channels that |
829 | * should be allocated for this NIC | |
ecc910f5 SH |
830 | * @rxq_entries: Size of receive queues requested by user. |
831 | * @txq_entries: Size of transmit queues requested by user. | |
14bf718f BH |
832 | * @txq_stop_thresh: TX queue fill level at or above which we stop it. |
833 | * @txq_wake_thresh: TX queue fill level at or below which we wake it. | |
28e47c49 BH |
834 | * @tx_dc_base: Base qword address in SRAM of TX queue descriptor caches |
835 | * @rx_dc_base: Base qword address in SRAM of RX queue descriptor caches | |
836 | * @sram_lim_qw: Qword address limit of SRAM | |
0484e0db | 837 | * @next_buffer_table: First available buffer table id |
28b581ab | 838 | * @n_channels: Number of channels in use |
a4900ac9 BH |
839 | * @n_rx_channels: Number of channels used for RX (= number of RX queues) |
840 | * @n_tx_channels: Number of channels used for TX | |
2ec03014 AR |
841 | * @rx_ip_align: RX DMA address offset to have IP header aligned in |
842 | * in accordance with NET_IP_ALIGN | |
272baeeb | 843 | * @rx_dma_len: Current maximum RX DMA length |
8ceee660 | 844 | * @rx_buffer_order: Order (log2) of number of pages for each RX buffer |
85740cdf BH |
845 | * @rx_buffer_truesize: Amortised allocation size of an RX buffer, |
846 | * for use in sk_buff::truesize | |
43a3739d JC |
847 | * @rx_prefix_size: Size of RX prefix before packet data |
848 | * @rx_packet_hash_offset: Offset of RX flow hash from start of packet data | |
849 | * (valid only if @rx_prefix_size != 0; always negative) | |
3dced740 BH |
850 | * @rx_packet_len_offset: Offset of RX packet length from start of packet data |
851 | * (valid only for NICs that set %EFX_RX_PKT_PREFIX_LEN; always negative) | |
bd9a265d JC |
852 | * @rx_packet_ts_offset: Offset of timestamp from start of packet data |
853 | * (valid only if channel->sync_timestamps_enabled; always negative) | |
78d4189d | 854 | * @rx_hash_key: Toeplitz hash key for RSS |
765c9f46 | 855 | * @rx_indir_table: Indirection table for RSS |
85740cdf | 856 | * @rx_scatter: Scatter mode enabled for receives |
0484e0db BH |
857 | * @int_error_count: Number of internal errors seen recently |
858 | * @int_error_expire: Time at which error count will be expired | |
d8291187 BH |
859 | * @irq_soft_enabled: Are IRQs soft-enabled? If not, IRQ handler will |
860 | * acknowledge but do nothing else. | |
8ceee660 | 861 | * @irq_status: Interrupt status buffer |
c28884c5 | 862 | * @irq_zero_count: Number of legacy IRQs seen with queue flags == 0 |
1646a6f3 | 863 | * @irq_level: IRQ level/index for IRQs not triggered by an event queue |
dd40781e | 864 | * @selftest_work: Work item for asynchronous self-test |
76884835 | 865 | * @mtd_list: List of MTDs attached to the NIC |
25985edc | 866 | * @nic_data: Hardware dependent state |
f3ad5003 | 867 | * @mcdi: Management-Controller-to-Driver Interface state |
8c8661e4 | 868 | * @mac_lock: MAC access lock. Protects @port_enabled, @phy_mode, |
e4abce85 | 869 | * efx_monitor() and efx_reconfigure_port() |
8ceee660 | 870 | * @port_enabled: Port enabled indicator. |
fdaa9aed SH |
871 | * Serialises efx_stop_all(), efx_start_all(), efx_monitor() and |
872 | * efx_mac_work() with kernel interfaces. Safe to read under any | |
873 | * one of the rtnl_lock, mac_lock, or netif_tx_lock, but all three must | |
874 | * be held to modify it. | |
8ceee660 BH |
875 | * @port_initialized: Port initialized? |
876 | * @net_dev: Operating system network device. Consider holding the rtnl lock | |
8ceee660 | 877 | * @stats_buffer: DMA buffer for statistics |
8ceee660 | 878 | * @phy_type: PHY type |
8ceee660 BH |
879 | * @phy_op: PHY interface |
880 | * @phy_data: PHY private data (including PHY-specific stats) | |
68e7f45e | 881 | * @mdio: PHY MDIO interface |
8880f4ec | 882 | * @mdio_bus: PHY MDIO bus ID (only used by Siena) |
8c8661e4 | 883 | * @phy_mode: PHY operating mode. Serialised by @mac_lock. |
d3245b28 | 884 | * @link_advertising: Autonegotiation advertising flags |
eb50c0d6 | 885 | * @link_state: Current state of the link |
8ceee660 | 886 | * @n_link_state_changes: Number of times the link has changed state |
964e6135 BH |
887 | * @unicast_filter: Flag for Falcon-arch simple unicast filter. |
888 | * Protected by @mac_lock. | |
889 | * @multicast_hash: Multicast hash table for Falcon-arch. | |
890 | * Protected by @mac_lock. | |
04cc8cac | 891 | * @wanted_fc: Wanted flow control flags |
a606f432 SH |
892 | * @fc_disable: When non-zero flow control is disabled. Typically used to |
893 | * ensure that network back pressure doesn't delay dma queue flushes. | |
894 | * Serialised by the rtnl lock. | |
8be4f3e6 | 895 | * @mac_work: Work item for changing MAC promiscuity and multicast hash |
3273c2e8 BH |
896 | * @loopback_mode: Loopback status |
897 | * @loopback_modes: Supported loopback mode bitmask | |
898 | * @loopback_selftest: Offline self-test private state | |
6d661cec BH |
899 | * @filter_lock: Filter table lock |
900 | * @filter_state: Architecture-dependent filter table state | |
901 | * @rps_flow_id: Flow IDs of filters allocated for accelerated RFS, | |
902 | * indexed by filter ID | |
903 | * @rps_expire_index: Next index to check for expiry in @rps_flow_id | |
3881d8ab | 904 | * @active_queues: Count of RX and TX queues that haven't been flushed and drained. |
9f2cb71c BH |
905 | * @rxq_flush_pending: Count of number of receive queues that need to be flushed. |
906 | * Decremented when the efx_flush_rx_queue() is called. | |
907 | * @rxq_flush_outstanding: Count of number of RX flushes started but not yet | |
908 | * completed (either success or failure). Not used when MCDI is used to | |
909 | * flush receive queues. | |
910 | * @flush_wq: wait queue used by efx_nic_flush_queues() to wait for flush completions. | |
cd2d5b52 BH |
911 | * @vf_count: Number of VFs intended to be enabled. |
912 | * @vf_init_count: Number of VFs that have been fully initialised. | |
913 | * @vi_scale: log2 number of vnics per VF. | |
7c236c43 | 914 | * @ptp_data: PTP state data |
ef215e64 | 915 | * @vpd_sn: Serial number read from VPD |
ab28c12a BH |
916 | * @monitor_work: Hardware monitor workitem |
917 | * @biu_lock: BIU (bus interface unit) lock | |
1646a6f3 BH |
918 | * @last_irq_cpu: Last CPU to handle a possible test interrupt. This |
919 | * field is used by efx_test_interrupts() to verify that an | |
920 | * interrupt has occurred. | |
cd0ecc9a BH |
921 | * @stats_lock: Statistics update lock. Must be held when calling |
922 | * efx_nic_type::{update,start,stop}_stats. | |
e4d112e4 | 923 | * @n_rx_noskb_drops: Count of RX packets dropped due to failure to allocate an skb |
8ceee660 | 924 | * |
754c653a | 925 | * This is stored in the private area of the &struct net_device. |
8ceee660 BH |
926 | */ |
927 | struct efx_nic { | |
ab28c12a BH |
928 | /* The following fields should be written very rarely */ |
929 | ||
8ceee660 | 930 | char name[IFNAMSIZ]; |
0bcf4a64 BH |
931 | struct list_head node; |
932 | struct efx_nic *primary; | |
933 | struct list_head secondary_list; | |
8ceee660 | 934 | struct pci_dev *pci_dev; |
6602041b | 935 | unsigned int port_num; |
8ceee660 BH |
936 | const struct efx_nic_type *type; |
937 | int legacy_irq; | |
b28405b0 | 938 | bool eeh_disabled_legacy_irq; |
8ceee660 | 939 | struct workqueue_struct *workqueue; |
6977dc63 | 940 | char workqueue_name[16]; |
8ceee660 | 941 | struct work_struct reset_work; |
086ea356 | 942 | resource_size_t membase_phys; |
8ceee660 | 943 | void __iomem *membase; |
ab28c12a | 944 | |
8ceee660 | 945 | enum efx_int_mode interrupt_mode; |
cc180b69 | 946 | unsigned int timer_quantum_ns; |
6fb70fd1 BH |
947 | bool irq_rx_adaptive; |
948 | unsigned int irq_rx_moderation; | |
62776d03 | 949 | u32 msg_enable; |
8ceee660 | 950 | |
8ceee660 | 951 | enum nic_state state; |
a7d529ae | 952 | unsigned long reset_pending; |
8ceee660 | 953 | |
8313aca3 | 954 | struct efx_channel *channel[EFX_MAX_CHANNELS]; |
d8291187 | 955 | struct efx_msi_context msi_context[EFX_MAX_CHANNELS]; |
7f967c01 BH |
956 | const struct efx_channel_type * |
957 | extra_channel_type[EFX_MAX_EXTRA_CHANNELS]; | |
8ceee660 | 958 | |
ecc910f5 SH |
959 | unsigned rxq_entries; |
960 | unsigned txq_entries; | |
14bf718f BH |
961 | unsigned int txq_stop_thresh; |
962 | unsigned int txq_wake_thresh; | |
963 | ||
28e47c49 BH |
964 | unsigned tx_dc_base; |
965 | unsigned rx_dc_base; | |
966 | unsigned sram_lim_qw; | |
0484e0db | 967 | unsigned next_buffer_table; |
b105798f BH |
968 | |
969 | unsigned int max_channels; | |
a4900ac9 BH |
970 | unsigned n_channels; |
971 | unsigned n_rx_channels; | |
cd2d5b52 | 972 | unsigned rss_spread; |
97653431 | 973 | unsigned tx_channel_offset; |
a4900ac9 | 974 | unsigned n_tx_channels; |
2ec03014 | 975 | unsigned int rx_ip_align; |
272baeeb | 976 | unsigned int rx_dma_len; |
8ceee660 | 977 | unsigned int rx_buffer_order; |
85740cdf | 978 | unsigned int rx_buffer_truesize; |
1648a23f | 979 | unsigned int rx_page_buf_step; |
2768935a | 980 | unsigned int rx_bufs_per_page; |
1648a23f | 981 | unsigned int rx_pages_per_batch; |
43a3739d JC |
982 | unsigned int rx_prefix_size; |
983 | int rx_packet_hash_offset; | |
3dced740 | 984 | int rx_packet_len_offset; |
bd9a265d | 985 | int rx_packet_ts_offset; |
5d3a6fca | 986 | u8 rx_hash_key[40]; |
765c9f46 | 987 | u32 rx_indir_table[128]; |
85740cdf | 988 | bool rx_scatter; |
8ceee660 | 989 | |
0484e0db BH |
990 | unsigned int_error_count; |
991 | unsigned long int_error_expire; | |
992 | ||
d8291187 | 993 | bool irq_soft_enabled; |
8ceee660 | 994 | struct efx_buffer irq_status; |
c28884c5 | 995 | unsigned irq_zero_count; |
1646a6f3 | 996 | unsigned irq_level; |
dd40781e | 997 | struct delayed_work selftest_work; |
8ceee660 | 998 | |
76884835 BH |
999 | #ifdef CONFIG_SFC_MTD |
1000 | struct list_head mtd_list; | |
1001 | #endif | |
4a5b504d | 1002 | |
8880f4ec | 1003 | void *nic_data; |
f3ad5003 | 1004 | struct efx_mcdi_data *mcdi; |
8ceee660 BH |
1005 | |
1006 | struct mutex mac_lock; | |
766ca0fa | 1007 | struct work_struct mac_work; |
dc8cfa55 | 1008 | bool port_enabled; |
8ceee660 | 1009 | |
74cd60a4 | 1010 | bool mc_bist_for_other_fn; |
dc8cfa55 | 1011 | bool port_initialized; |
8ceee660 | 1012 | struct net_device *net_dev; |
8ceee660 | 1013 | |
8ceee660 | 1014 | struct efx_buffer stats_buffer; |
f8f3b5ae JC |
1015 | u64 rx_nodesc_drops_total; |
1016 | u64 rx_nodesc_drops_while_down; | |
1017 | bool rx_nodesc_drops_prev_state; | |
8ceee660 | 1018 | |
c1c4f453 | 1019 | unsigned int phy_type; |
6c8c2513 | 1020 | const struct efx_phy_operations *phy_op; |
8ceee660 | 1021 | void *phy_data; |
68e7f45e | 1022 | struct mdio_if_info mdio; |
8880f4ec | 1023 | unsigned int mdio_bus; |
f8b87c17 | 1024 | enum efx_phy_mode phy_mode; |
8ceee660 | 1025 | |
d3245b28 | 1026 | u32 link_advertising; |
eb50c0d6 | 1027 | struct efx_link_state link_state; |
8ceee660 BH |
1028 | unsigned int n_link_state_changes; |
1029 | ||
964e6135 | 1030 | bool unicast_filter; |
8ceee660 | 1031 | union efx_multicast_hash multicast_hash; |
b5626946 | 1032 | u8 wanted_fc; |
a606f432 | 1033 | unsigned fc_disable; |
8ceee660 BH |
1034 | |
1035 | atomic_t rx_reset; | |
3273c2e8 | 1036 | enum efx_loopback_mode loopback_mode; |
e58f69f4 | 1037 | u64 loopback_modes; |
3273c2e8 BH |
1038 | |
1039 | void *loopback_selftest; | |
64eebcfd | 1040 | |
6d661cec BH |
1041 | spinlock_t filter_lock; |
1042 | void *filter_state; | |
1043 | #ifdef CONFIG_RFS_ACCEL | |
1044 | u32 *rps_flow_id; | |
1045 | unsigned int rps_expire_index; | |
1046 | #endif | |
ab28c12a | 1047 | |
3881d8ab | 1048 | atomic_t active_queues; |
9f2cb71c BH |
1049 | atomic_t rxq_flush_pending; |
1050 | atomic_t rxq_flush_outstanding; | |
1051 | wait_queue_head_t flush_wq; | |
1052 | ||
cd2d5b52 | 1053 | #ifdef CONFIG_SFC_SRIOV |
cd2d5b52 BH |
1054 | unsigned vf_count; |
1055 | unsigned vf_init_count; | |
1056 | unsigned vi_scale; | |
cd2d5b52 BH |
1057 | #endif |
1058 | ||
7c236c43 | 1059 | struct efx_ptp_data *ptp_data; |
7c236c43 | 1060 | |
ef215e64 BH |
1061 | char *vpd_sn; |
1062 | ||
ab28c12a BH |
1063 | /* The following fields may be written more often */ |
1064 | ||
1065 | struct delayed_work monitor_work ____cacheline_aligned_in_smp; | |
1066 | spinlock_t biu_lock; | |
1646a6f3 | 1067 | int last_irq_cpu; |
ab28c12a | 1068 | spinlock_t stats_lock; |
e4d112e4 | 1069 | atomic_t n_rx_noskb_drops; |
8ceee660 BH |
1070 | }; |
1071 | ||
55668611 BH |
1072 | static inline int efx_dev_registered(struct efx_nic *efx) |
1073 | { | |
1074 | return efx->net_dev->reg_state == NETREG_REGISTERED; | |
1075 | } | |
1076 | ||
8880f4ec BH |
1077 | static inline unsigned int efx_port_num(struct efx_nic *efx) |
1078 | { | |
6602041b | 1079 | return efx->port_num; |
8880f4ec BH |
1080 | } |
1081 | ||
45a3fd55 BH |
1082 | struct efx_mtd_partition { |
1083 | struct list_head node; | |
1084 | struct mtd_info mtd; | |
1085 | const char *dev_type_name; | |
1086 | const char *type_name; | |
1087 | char name[IFNAMSIZ + 20]; | |
1088 | }; | |
1089 | ||
8ceee660 BH |
1090 | /** |
1091 | * struct efx_nic_type - Efx device type definition | |
b105798f | 1092 | * @mem_map_size: Get memory BAR mapped size |
ef2b90ee BH |
1093 | * @probe: Probe the controller |
1094 | * @remove: Free resources allocated by probe() | |
1095 | * @init: Initialise the controller | |
28e47c49 BH |
1096 | * @dimension_resources: Dimension controller resources (buffer table, |
1097 | * and VIs once the available interrupt resources are clear) | |
ef2b90ee BH |
1098 | * @fini: Shut down the controller |
1099 | * @monitor: Periodic function for polling link state and hardware monitor | |
0e2a9c7c BH |
1100 | * @map_reset_reason: Map ethtool reset reason to a reset method |
1101 | * @map_reset_flags: Map ethtool reset flags to a reset method, if possible | |
ef2b90ee BH |
1102 | * @reset: Reset the controller hardware and possibly the PHY. This will |
1103 | * be called while the controller is uninitialised. | |
1104 | * @probe_port: Probe the MAC and PHY | |
1105 | * @remove_port: Free resources allocated by probe_port() | |
40641ed9 | 1106 | * @handle_global_event: Handle a "global" event (may be %NULL) |
e42c3d85 | 1107 | * @fini_dmaq: Flush and finalise DMA queues (RX and TX queues) |
ef2b90ee | 1108 | * @prepare_flush: Prepare the hardware for flushing the DMA queues |
e42c3d85 BH |
1109 | * (for Falcon architecture) |
1110 | * @finish_flush: Clean up after flushing the DMA queues (for Falcon | |
1111 | * architecture) | |
e283546c EC |
1112 | * @prepare_flr: Prepare for an FLR |
1113 | * @finish_flr: Clean up after an FLR | |
cd0ecc9a BH |
1114 | * @describe_stats: Describe statistics for ethtool |
1115 | * @update_stats: Update statistics not provided by event handling. | |
1116 | * Either argument may be %NULL. | |
ef2b90ee | 1117 | * @start_stats: Start the regular fetching of statistics |
f8f3b5ae | 1118 | * @pull_stats: Pull stats from the NIC and wait until they arrive. |
ef2b90ee | 1119 | * @stop_stats: Stop the regular fetching of statistics |
06629f07 | 1120 | * @set_id_led: Set state of identifying LED or revert to automatic function |
ef2b90ee | 1121 | * @push_irq_moderation: Apply interrupt moderation value |
d3245b28 | 1122 | * @reconfigure_port: Push loopback/power/txdis changes to the MAC and PHY |
9dd3a13b | 1123 | * @prepare_enable_fc_tx: Prepare MAC to enable pause frame TX (may be %NULL) |
30b81cda BH |
1124 | * @reconfigure_mac: Push MAC address, MTU, flow control and filter settings |
1125 | * to the hardware. Serialised by the mac_lock. | |
710b208d | 1126 | * @check_mac_fault: Check MAC fault state. True if fault present. |
89c758fa BH |
1127 | * @get_wol: Get WoL configuration from driver state |
1128 | * @set_wol: Push WoL configuration to the NIC | |
1129 | * @resume_wol: Synchronise WoL state between driver and MC (e.g. after resume) | |
86094f7f | 1130 | * @test_chip: Test registers. May use efx_farch_test_registers(), and is |
d4f2cecc | 1131 | * expected to reset the NIC. |
0aa3fbaa | 1132 | * @test_nvram: Test validity of NVRAM contents |
f3ad5003 BH |
1133 | * @mcdi_request: Send an MCDI request with the given header and SDU. |
1134 | * The SDU length may be any value from 0 up to the protocol- | |
1135 | * defined maximum, but its buffer will be padded to a multiple | |
1136 | * of 4 bytes. | |
1137 | * @mcdi_poll_response: Test whether an MCDI response is available. | |
1138 | * @mcdi_read_response: Read the MCDI response PDU. The offset will | |
1139 | * be a multiple of 4. The length may not be, but the buffer | |
1140 | * will be padded so it is safe to round up. | |
1141 | * @mcdi_poll_reboot: Test whether the MCDI has rebooted. If so, | |
1142 | * return an appropriate error code for aborting any current | |
1143 | * request; otherwise return 0. | |
86094f7f BH |
1144 | * @irq_enable_master: Enable IRQs on the NIC. Each event queue must |
1145 | * be separately enabled after this. | |
1146 | * @irq_test_generate: Generate a test IRQ | |
1147 | * @irq_disable_non_ev: Disable non-event IRQs on the NIC. Each event | |
1148 | * queue must be separately disabled before this. | |
1149 | * @irq_handle_msi: Handle MSI for a channel. The @dev_id argument is | |
1150 | * a pointer to the &struct efx_msi_context for the channel. | |
1151 | * @irq_handle_legacy: Handle legacy interrupt. The @dev_id argument | |
1152 | * is a pointer to the &struct efx_nic. | |
1153 | * @tx_probe: Allocate resources for TX queue | |
1154 | * @tx_init: Initialise TX queue on the NIC | |
1155 | * @tx_remove: Free resources for TX queue | |
1156 | * @tx_write: Write TX descriptors and doorbell | |
d43050c0 | 1157 | * @rx_push_rss_config: Write RSS hash key and indirection table to the NIC |
86094f7f BH |
1158 | * @rx_probe: Allocate resources for RX queue |
1159 | * @rx_init: Initialise RX queue on the NIC | |
1160 | * @rx_remove: Free resources for RX queue | |
1161 | * @rx_write: Write RX descriptors and doorbell | |
1162 | * @rx_defer_refill: Generate a refill reminder event | |
1163 | * @ev_probe: Allocate resources for event queue | |
1164 | * @ev_init: Initialise event queue on the NIC | |
1165 | * @ev_fini: Deinitialise event queue on the NIC | |
1166 | * @ev_remove: Free resources for event queue | |
1167 | * @ev_process: Process events for a queue, up to the given NAPI quota | |
1168 | * @ev_read_ack: Acknowledge read events on a queue, rearming its IRQ | |
1169 | * @ev_test_generate: Generate a test event | |
add72477 BH |
1170 | * @filter_table_probe: Probe filter capabilities and set up filter software state |
1171 | * @filter_table_restore: Restore filters removed from hardware | |
1172 | * @filter_table_remove: Remove filters from hardware and tear down software state | |
1173 | * @filter_update_rx_scatter: Update filters after change to rx scatter setting | |
1174 | * @filter_insert: add or replace a filter | |
1175 | * @filter_remove_safe: remove a filter by ID, carefully | |
1176 | * @filter_get_safe: retrieve a filter by ID, carefully | |
fbd79120 BH |
1177 | * @filter_clear_rx: Remove all RX filters whose priority is less than or |
1178 | * equal to the given priority and is not %EFX_FILTER_PRI_AUTO | |
add72477 BH |
1179 | * @filter_count_rx_used: Get the number of filters in use at a given priority |
1180 | * @filter_get_rx_id_limit: Get maximum value of a filter id, plus 1 | |
1181 | * @filter_get_rx_ids: Get list of RX filters at a given priority | |
1182 | * @filter_rfs_insert: Add or replace a filter for RFS. This must be | |
1183 | * atomic. The hardware change may be asynchronous but should | |
1184 | * not be delayed for long. It may fail if this can't be done | |
1185 | * atomically. | |
1186 | * @filter_rfs_expire_one: Consider expiring a filter inserted for RFS. | |
1187 | * This must check whether the specified table entry is used by RFS | |
1188 | * and that rps_may_expire_flow() returns true for it. | |
45a3fd55 BH |
1189 | * @mtd_probe: Probe and add MTD partitions associated with this net device, |
1190 | * using efx_mtd_add() | |
1191 | * @mtd_rename: Set an MTD partition name using the net device name | |
1192 | * @mtd_read: Read from an MTD partition | |
1193 | * @mtd_erase: Erase part of an MTD partition | |
1194 | * @mtd_write: Write to an MTD partition | |
1195 | * @mtd_sync: Wait for write-back to complete on MTD partition. This | |
1196 | * also notifies the driver that a writer has finished using this | |
1197 | * partition. | |
9ec06595 | 1198 | * @ptp_write_host_time: Send host time to MC as part of sync protocol |
bd9a265d JC |
1199 | * @ptp_set_ts_sync_events: Enable or disable sync events for inline RX |
1200 | * timestamping, possibly only temporarily for the purposes of a reset. | |
9ec06595 DP |
1201 | * @ptp_set_ts_config: Set hardware timestamp configuration. The flags |
1202 | * and tx_type will already have been validated but this operation | |
1203 | * must validate and update rx_filter. | |
daeda630 | 1204 | * @revision: Hardware architecture revision |
8ceee660 BH |
1205 | * @txd_ptr_tbl_base: TX descriptor ring base address |
1206 | * @rxd_ptr_tbl_base: RX descriptor ring base address | |
1207 | * @buf_tbl_base: Buffer table base address | |
1208 | * @evq_ptr_tbl_base: Event queue pointer table base address | |
1209 | * @evq_rptr_tbl_base: Event queue read-pointer table base address | |
8ceee660 | 1210 | * @max_dma_mask: Maximum possible DMA mask |
43a3739d JC |
1211 | * @rx_prefix_size: Size of RX prefix before packet data |
1212 | * @rx_hash_offset: Offset of RX flow hash within prefix | |
bd9a265d | 1213 | * @rx_ts_offset: Offset of timestamp within prefix |
85740cdf | 1214 | * @rx_buffer_padding: Size of padding at end of RX packet |
e8c68c0a JC |
1215 | * @can_rx_scatter: NIC is able to scatter packets to multiple buffers |
1216 | * @always_rx_scatter: NIC will always scatter packets to multiple buffers | |
8ceee660 BH |
1217 | * @max_interrupt_mode: Highest capability interrupt mode supported |
1218 | * from &enum efx_init_mode. | |
cc180b69 | 1219 | * @timer_period_max: Maximum period of interrupt timer (in ticks) |
c383b537 BH |
1220 | * @offload_features: net_device feature flags for protocol offload |
1221 | * features implemented in hardware | |
df2cd8af | 1222 | * @mcdi_max_ver: Maximum MCDI version supported |
9ec06595 | 1223 | * @hwtstamp_filters: Mask of hardware timestamp filter types supported |
8ceee660 BH |
1224 | */ |
1225 | struct efx_nic_type { | |
b105798f | 1226 | unsigned int (*mem_map_size)(struct efx_nic *efx); |
ef2b90ee BH |
1227 | int (*probe)(struct efx_nic *efx); |
1228 | void (*remove)(struct efx_nic *efx); | |
1229 | int (*init)(struct efx_nic *efx); | |
c15eed22 | 1230 | int (*dimension_resources)(struct efx_nic *efx); |
ef2b90ee BH |
1231 | void (*fini)(struct efx_nic *efx); |
1232 | void (*monitor)(struct efx_nic *efx); | |
0e2a9c7c BH |
1233 | enum reset_type (*map_reset_reason)(enum reset_type reason); |
1234 | int (*map_reset_flags)(u32 *flags); | |
ef2b90ee BH |
1235 | int (*reset)(struct efx_nic *efx, enum reset_type method); |
1236 | int (*probe_port)(struct efx_nic *efx); | |
1237 | void (*remove_port)(struct efx_nic *efx); | |
40641ed9 | 1238 | bool (*handle_global_event)(struct efx_channel *channel, efx_qword_t *); |
e42c3d85 | 1239 | int (*fini_dmaq)(struct efx_nic *efx); |
ef2b90ee | 1240 | void (*prepare_flush)(struct efx_nic *efx); |
d5e8cc6c | 1241 | void (*finish_flush)(struct efx_nic *efx); |
e283546c EC |
1242 | void (*prepare_flr)(struct efx_nic *efx); |
1243 | void (*finish_flr)(struct efx_nic *efx); | |
cd0ecc9a BH |
1244 | size_t (*describe_stats)(struct efx_nic *efx, u8 *names); |
1245 | size_t (*update_stats)(struct efx_nic *efx, u64 *full_stats, | |
1246 | struct rtnl_link_stats64 *core_stats); | |
ef2b90ee | 1247 | void (*start_stats)(struct efx_nic *efx); |
f8f3b5ae | 1248 | void (*pull_stats)(struct efx_nic *efx); |
ef2b90ee | 1249 | void (*stop_stats)(struct efx_nic *efx); |
06629f07 | 1250 | void (*set_id_led)(struct efx_nic *efx, enum efx_led_mode mode); |
ef2b90ee | 1251 | void (*push_irq_moderation)(struct efx_channel *channel); |
d3245b28 | 1252 | int (*reconfigure_port)(struct efx_nic *efx); |
9dd3a13b | 1253 | void (*prepare_enable_fc_tx)(struct efx_nic *efx); |
710b208d BH |
1254 | int (*reconfigure_mac)(struct efx_nic *efx); |
1255 | bool (*check_mac_fault)(struct efx_nic *efx); | |
89c758fa BH |
1256 | void (*get_wol)(struct efx_nic *efx, struct ethtool_wolinfo *wol); |
1257 | int (*set_wol)(struct efx_nic *efx, u32 type); | |
1258 | void (*resume_wol)(struct efx_nic *efx); | |
d4f2cecc | 1259 | int (*test_chip)(struct efx_nic *efx, struct efx_self_tests *tests); |
0aa3fbaa | 1260 | int (*test_nvram)(struct efx_nic *efx); |
f3ad5003 BH |
1261 | void (*mcdi_request)(struct efx_nic *efx, |
1262 | const efx_dword_t *hdr, size_t hdr_len, | |
1263 | const efx_dword_t *sdu, size_t sdu_len); | |
1264 | bool (*mcdi_poll_response)(struct efx_nic *efx); | |
1265 | void (*mcdi_read_response)(struct efx_nic *efx, efx_dword_t *pdu, | |
1266 | size_t pdu_offset, size_t pdu_len); | |
1267 | int (*mcdi_poll_reboot)(struct efx_nic *efx); | |
86094f7f BH |
1268 | void (*irq_enable_master)(struct efx_nic *efx); |
1269 | void (*irq_test_generate)(struct efx_nic *efx); | |
1270 | void (*irq_disable_non_ev)(struct efx_nic *efx); | |
1271 | irqreturn_t (*irq_handle_msi)(int irq, void *dev_id); | |
1272 | irqreturn_t (*irq_handle_legacy)(int irq, void *dev_id); | |
1273 | int (*tx_probe)(struct efx_tx_queue *tx_queue); | |
1274 | void (*tx_init)(struct efx_tx_queue *tx_queue); | |
1275 | void (*tx_remove)(struct efx_tx_queue *tx_queue); | |
1276 | void (*tx_write)(struct efx_tx_queue *tx_queue); | |
d43050c0 | 1277 | void (*rx_push_rss_config)(struct efx_nic *efx); |
86094f7f BH |
1278 | int (*rx_probe)(struct efx_rx_queue *rx_queue); |
1279 | void (*rx_init)(struct efx_rx_queue *rx_queue); | |
1280 | void (*rx_remove)(struct efx_rx_queue *rx_queue); | |
1281 | void (*rx_write)(struct efx_rx_queue *rx_queue); | |
1282 | void (*rx_defer_refill)(struct efx_rx_queue *rx_queue); | |
1283 | int (*ev_probe)(struct efx_channel *channel); | |
261e4d96 | 1284 | int (*ev_init)(struct efx_channel *channel); |
86094f7f BH |
1285 | void (*ev_fini)(struct efx_channel *channel); |
1286 | void (*ev_remove)(struct efx_channel *channel); | |
1287 | int (*ev_process)(struct efx_channel *channel, int quota); | |
1288 | void (*ev_read_ack)(struct efx_channel *channel); | |
1289 | void (*ev_test_generate)(struct efx_channel *channel); | |
add72477 BH |
1290 | int (*filter_table_probe)(struct efx_nic *efx); |
1291 | void (*filter_table_restore)(struct efx_nic *efx); | |
1292 | void (*filter_table_remove)(struct efx_nic *efx); | |
1293 | void (*filter_update_rx_scatter)(struct efx_nic *efx); | |
1294 | s32 (*filter_insert)(struct efx_nic *efx, | |
1295 | struct efx_filter_spec *spec, bool replace); | |
1296 | int (*filter_remove_safe)(struct efx_nic *efx, | |
1297 | enum efx_filter_priority priority, | |
1298 | u32 filter_id); | |
1299 | int (*filter_get_safe)(struct efx_nic *efx, | |
1300 | enum efx_filter_priority priority, | |
1301 | u32 filter_id, struct efx_filter_spec *); | |
fbd79120 BH |
1302 | int (*filter_clear_rx)(struct efx_nic *efx, |
1303 | enum efx_filter_priority priority); | |
add72477 BH |
1304 | u32 (*filter_count_rx_used)(struct efx_nic *efx, |
1305 | enum efx_filter_priority priority); | |
1306 | u32 (*filter_get_rx_id_limit)(struct efx_nic *efx); | |
1307 | s32 (*filter_get_rx_ids)(struct efx_nic *efx, | |
1308 | enum efx_filter_priority priority, | |
1309 | u32 *buf, u32 size); | |
1310 | #ifdef CONFIG_RFS_ACCEL | |
1311 | s32 (*filter_rfs_insert)(struct efx_nic *efx, | |
1312 | struct efx_filter_spec *spec); | |
1313 | bool (*filter_rfs_expire_one)(struct efx_nic *efx, u32 flow_id, | |
1314 | unsigned int index); | |
1315 | #endif | |
45a3fd55 BH |
1316 | #ifdef CONFIG_SFC_MTD |
1317 | int (*mtd_probe)(struct efx_nic *efx); | |
1318 | void (*mtd_rename)(struct efx_mtd_partition *part); | |
1319 | int (*mtd_read)(struct mtd_info *mtd, loff_t start, size_t len, | |
1320 | size_t *retlen, u8 *buffer); | |
1321 | int (*mtd_erase)(struct mtd_info *mtd, loff_t start, size_t len); | |
1322 | int (*mtd_write)(struct mtd_info *mtd, loff_t start, size_t len, | |
1323 | size_t *retlen, const u8 *buffer); | |
1324 | int (*mtd_sync)(struct mtd_info *mtd); | |
1325 | #endif | |
977a5d5d | 1326 | void (*ptp_write_host_time)(struct efx_nic *efx, u32 host_time); |
bd9a265d | 1327 | int (*ptp_set_ts_sync_events)(struct efx_nic *efx, bool en, bool temp); |
9ec06595 DP |
1328 | int (*ptp_set_ts_config)(struct efx_nic *efx, |
1329 | struct hwtstamp_config *init); | |
834e23dd | 1330 | int (*sriov_configure)(struct efx_nic *efx, int num_vfs); |
d98a4ffe SS |
1331 | int (*sriov_init)(struct efx_nic *efx); |
1332 | void (*sriov_fini)(struct efx_nic *efx); | |
1333 | void (*sriov_mac_address_changed)(struct efx_nic *efx); | |
1334 | bool (*sriov_wanted)(struct efx_nic *efx); | |
1335 | void (*sriov_reset)(struct efx_nic *efx); | |
7fa8d547 SS |
1336 | void (*sriov_flr)(struct efx_nic *efx, unsigned vf_i); |
1337 | int (*sriov_set_vf_mac)(struct efx_nic *efx, int vf_i, u8 *mac); | |
1338 | int (*sriov_set_vf_vlan)(struct efx_nic *efx, int vf_i, u16 vlan, | |
1339 | u8 qos); | |
1340 | int (*sriov_set_vf_spoofchk)(struct efx_nic *efx, int vf_i, | |
1341 | bool spoofchk); | |
1342 | int (*sriov_get_vf_config)(struct efx_nic *efx, int vf_i, | |
1343 | struct ifla_vf_info *ivi); | |
6d8aaaf6 DP |
1344 | int (*vswitching_probe)(struct efx_nic *efx); |
1345 | int (*vswitching_restore)(struct efx_nic *efx); | |
1346 | void (*vswitching_remove)(struct efx_nic *efx); | |
b895d73e | 1347 | |
daeda630 | 1348 | int revision; |
8ceee660 BH |
1349 | unsigned int txd_ptr_tbl_base; |
1350 | unsigned int rxd_ptr_tbl_base; | |
1351 | unsigned int buf_tbl_base; | |
1352 | unsigned int evq_ptr_tbl_base; | |
1353 | unsigned int evq_rptr_tbl_base; | |
9bbd7d9a | 1354 | u64 max_dma_mask; |
43a3739d JC |
1355 | unsigned int rx_prefix_size; |
1356 | unsigned int rx_hash_offset; | |
bd9a265d | 1357 | unsigned int rx_ts_offset; |
8ceee660 | 1358 | unsigned int rx_buffer_padding; |
85740cdf | 1359 | bool can_rx_scatter; |
e8c68c0a | 1360 | bool always_rx_scatter; |
8ceee660 | 1361 | unsigned int max_interrupt_mode; |
cc180b69 | 1362 | unsigned int timer_period_max; |
c8f44aff | 1363 | netdev_features_t offload_features; |
df2cd8af | 1364 | int mcdi_max_ver; |
add72477 | 1365 | unsigned int max_rx_ip_filters; |
9ec06595 | 1366 | u32 hwtstamp_filters; |
8ceee660 BH |
1367 | }; |
1368 | ||
1369 | /************************************************************************** | |
1370 | * | |
1371 | * Prototypes and inline functions | |
1372 | * | |
1373 | *************************************************************************/ | |
1374 | ||
f7d12cdc BH |
1375 | static inline struct efx_channel * |
1376 | efx_get_channel(struct efx_nic *efx, unsigned index) | |
1377 | { | |
1378 | EFX_BUG_ON_PARANOID(index >= efx->n_channels); | |
8313aca3 | 1379 | return efx->channel[index]; |
f7d12cdc BH |
1380 | } |
1381 | ||
8ceee660 BH |
1382 | /* Iterate over all used channels */ |
1383 | #define efx_for_each_channel(_channel, _efx) \ | |
8313aca3 BH |
1384 | for (_channel = (_efx)->channel[0]; \ |
1385 | _channel; \ | |
1386 | _channel = (_channel->channel + 1 < (_efx)->n_channels) ? \ | |
1387 | (_efx)->channel[_channel->channel + 1] : NULL) | |
8ceee660 | 1388 | |
7f967c01 BH |
1389 | /* Iterate over all used channels in reverse */ |
1390 | #define efx_for_each_channel_rev(_channel, _efx) \ | |
1391 | for (_channel = (_efx)->channel[(_efx)->n_channels - 1]; \ | |
1392 | _channel; \ | |
1393 | _channel = _channel->channel ? \ | |
1394 | (_efx)->channel[_channel->channel - 1] : NULL) | |
1395 | ||
97653431 BH |
1396 | static inline struct efx_tx_queue * |
1397 | efx_get_tx_queue(struct efx_nic *efx, unsigned index, unsigned type) | |
1398 | { | |
1399 | EFX_BUG_ON_PARANOID(index >= efx->n_tx_channels || | |
1400 | type >= EFX_TXQ_TYPES); | |
1401 | return &efx->channel[efx->tx_channel_offset + index]->tx_queue[type]; | |
1402 | } | |
f7d12cdc | 1403 | |
525da907 BH |
1404 | static inline bool efx_channel_has_tx_queues(struct efx_channel *channel) |
1405 | { | |
1406 | return channel->channel - channel->efx->tx_channel_offset < | |
1407 | channel->efx->n_tx_channels; | |
1408 | } | |
1409 | ||
f7d12cdc BH |
1410 | static inline struct efx_tx_queue * |
1411 | efx_channel_get_tx_queue(struct efx_channel *channel, unsigned type) | |
1412 | { | |
525da907 BH |
1413 | EFX_BUG_ON_PARANOID(!efx_channel_has_tx_queues(channel) || |
1414 | type >= EFX_TXQ_TYPES); | |
1415 | return &channel->tx_queue[type]; | |
f7d12cdc | 1416 | } |
8ceee660 | 1417 | |
94b274bf BH |
1418 | static inline bool efx_tx_queue_used(struct efx_tx_queue *tx_queue) |
1419 | { | |
1420 | return !(tx_queue->efx->net_dev->num_tc < 2 && | |
1421 | tx_queue->queue & EFX_TXQ_TYPE_HIGHPRI); | |
1422 | } | |
1423 | ||
8ceee660 BH |
1424 | /* Iterate over all TX queues belonging to a channel */ |
1425 | #define efx_for_each_channel_tx_queue(_tx_queue, _channel) \ | |
525da907 BH |
1426 | if (!efx_channel_has_tx_queues(_channel)) \ |
1427 | ; \ | |
1428 | else \ | |
1429 | for (_tx_queue = (_channel)->tx_queue; \ | |
94b274bf BH |
1430 | _tx_queue < (_channel)->tx_queue + EFX_TXQ_TYPES && \ |
1431 | efx_tx_queue_used(_tx_queue); \ | |
525da907 | 1432 | _tx_queue++) |
8ceee660 | 1433 | |
94b274bf BH |
1434 | /* Iterate over all possible TX queues belonging to a channel */ |
1435 | #define efx_for_each_possible_channel_tx_queue(_tx_queue, _channel) \ | |
73e0026f BH |
1436 | if (!efx_channel_has_tx_queues(_channel)) \ |
1437 | ; \ | |
1438 | else \ | |
1439 | for (_tx_queue = (_channel)->tx_queue; \ | |
1440 | _tx_queue < (_channel)->tx_queue + EFX_TXQ_TYPES; \ | |
1441 | _tx_queue++) | |
94b274bf | 1442 | |
525da907 BH |
1443 | static inline bool efx_channel_has_rx_queue(struct efx_channel *channel) |
1444 | { | |
79d68b37 | 1445 | return channel->rx_queue.core_index >= 0; |
525da907 BH |
1446 | } |
1447 | ||
f7d12cdc BH |
1448 | static inline struct efx_rx_queue * |
1449 | efx_channel_get_rx_queue(struct efx_channel *channel) | |
1450 | { | |
525da907 BH |
1451 | EFX_BUG_ON_PARANOID(!efx_channel_has_rx_queue(channel)); |
1452 | return &channel->rx_queue; | |
f7d12cdc BH |
1453 | } |
1454 | ||
8ceee660 BH |
1455 | /* Iterate over all RX queues belonging to a channel */ |
1456 | #define efx_for_each_channel_rx_queue(_rx_queue, _channel) \ | |
525da907 BH |
1457 | if (!efx_channel_has_rx_queue(_channel)) \ |
1458 | ; \ | |
1459 | else \ | |
1460 | for (_rx_queue = &(_channel)->rx_queue; \ | |
1461 | _rx_queue; \ | |
1462 | _rx_queue = NULL) | |
8ceee660 | 1463 | |
ba1e8a35 BH |
1464 | static inline struct efx_channel * |
1465 | efx_rx_queue_channel(struct efx_rx_queue *rx_queue) | |
1466 | { | |
8313aca3 | 1467 | return container_of(rx_queue, struct efx_channel, rx_queue); |
ba1e8a35 BH |
1468 | } |
1469 | ||
1470 | static inline int efx_rx_queue_index(struct efx_rx_queue *rx_queue) | |
1471 | { | |
8313aca3 | 1472 | return efx_rx_queue_channel(rx_queue)->channel; |
ba1e8a35 BH |
1473 | } |
1474 | ||
8ceee660 BH |
1475 | /* Returns a pointer to the specified receive buffer in the RX |
1476 | * descriptor queue. | |
1477 | */ | |
1478 | static inline struct efx_rx_buffer *efx_rx_buffer(struct efx_rx_queue *rx_queue, | |
1479 | unsigned int index) | |
1480 | { | |
807540ba | 1481 | return &rx_queue->buffer[index]; |
8ceee660 BH |
1482 | } |
1483 | ||
8ceee660 BH |
1484 | /** |
1485 | * EFX_MAX_FRAME_LEN - calculate maximum frame length | |
1486 | * | |
1487 | * This calculates the maximum frame length that will be used for a | |
1488 | * given MTU. The frame length will be equal to the MTU plus a | |
1489 | * constant amount of header space and padding. This is the quantity | |
1490 | * that the net driver will program into the MAC as the maximum frame | |
1491 | * length. | |
1492 | * | |
754c653a | 1493 | * The 10G MAC requires 8-byte alignment on the frame |
8ceee660 | 1494 | * length, so we round up to the nearest 8. |
cc11763b BH |
1495 | * |
1496 | * Re-clocking by the XGXS on RX can reduce an IPG to 32 bits (half an | |
1497 | * XGMII cycle). If the frame length reaches the maximum value in the | |
1498 | * same cycle, the XMAC can miss the IPG altogether. We work around | |
1499 | * this by adding a further 16 bytes. | |
8ceee660 BH |
1500 | */ |
1501 | #define EFX_MAX_FRAME_LEN(mtu) \ | |
cc11763b | 1502 | ((((mtu) + ETH_HLEN + VLAN_HLEN + 4/* FCS */ + 7) & ~7) + 16) |
8ceee660 | 1503 | |
7c236c43 SH |
1504 | static inline bool efx_xmit_with_hwtstamp(struct sk_buff *skb) |
1505 | { | |
1506 | return skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP; | |
1507 | } | |
1508 | static inline void efx_xmit_hwtstamp_pending(struct sk_buff *skb) | |
1509 | { | |
1510 | skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS; | |
1511 | } | |
8ceee660 BH |
1512 | |
1513 | #endif /* EFX_NET_DRIVER_H */ |