projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'wireless-2.6' of git://git.kernel.org/pub/scm/linux/kernel/git/iwlwifi...
[deliverable/linux.git] / drivers / net / gianfar.c
CommitLineData
0bbaf069 1/*
1da177e4
LT		 2 * drivers/net/gianfar.c
3 *
4 * Gianfar Ethernet Driver
7f7f5316
AF		 5 * This driver is designed for the non-CPM ethernet controllers
6 * on the 85xx and 83xx family of integrated processors
1da177e4
LT		 7 * Based on 8260_io/fcc_enet.c
8 *
9 * Author: Andy Fleming
4c8d3d99 10 * Maintainer: Kumar Gala
a12f801d 11 * Modifier: Sandeep Gopalpet <sandeep.kumar@freescale.com>
1da177e4 12 *
a12f801d
SG		 13 * Copyright 2002-2009 Freescale Semiconductor, Inc.
14 * Copyright 2007 MontaVista Software, Inc.
1da177e4
LT		 15 *
16 * This program is free software; you can redistribute it and/or modify it
17 * under the terms of the GNU General Public License as published by the
18 * Free Software Foundation; either version 2 of the License, or (at your
19 * option) any later version.
20 *
21 * Gianfar: AKA Lambda Draconis, "Dragon"
22 * RA 11 31 24.2
23 * Dec +69 19 52
24 * V 3.84
25 * B-V +1.62
26 *
27 * Theory of operation
0bbaf069 28 *
b31a1d8b
AF		 29 * The driver is initialized through of_device. Configuration information
30 * is therefore conveyed through an OF-style device tree.
1da177e4
LT		 31 *
32 * The Gianfar Ethernet Controller uses a ring of buffer
33 * descriptors. The beginning is indicated by a register
0bbaf069
KG		 34 * pointing to the physical address of the start of the ring.
35 * The end is determined by a "wrap" bit being set in the
1da177e4
LT		 36 * last descriptor of the ring.
37 *
38 * When a packet is received, the RXF bit in the
0bbaf069 39 * IEVENT register is set, triggering an interrupt when the
1da177e4
LT		 40 * corresponding bit in the IMASK register is also set (if
41 * interrupt coalescing is active, then the interrupt may not
42 * happen immediately, but will wait until either a set number
bb40dcbb 43 * of frames or amount of time have passed). In NAPI, the
1da177e4 44 * interrupt handler will signal there is work to be done, and
0aa1538f 45 * exit. This method will start at the last known empty
0bbaf069 46 * descriptor, and process every subsequent descriptor until there
1da177e4
LT		 47 * are none left with data (NAPI will stop after a set number of
48 * packets to give time to other tasks, but will eventually
49 * process all the packets). The data arrives inside a
50 * pre-allocated skb, and so after the skb is passed up to the
51 * stack, a new skb must be allocated, and the address field in
52 * the buffer descriptor must be updated to indicate this new
53 * skb.
54 *
55 * When the kernel requests that a packet be transmitted, the
56 * driver starts where it left off last time, and points the
57 * descriptor at the buffer which was passed in. The driver
58 * then informs the DMA engine that there are packets ready to
59 * be transmitted. Once the controller is finished transmitting
60 * the packet, an interrupt may be triggered (under the same
61 * conditions as for reception, but depending on the TXF bit).
62 * The driver then cleans up the buffer.
63 */
64
1da177e4 65#include <linux/kernel.h>
1da177e4
LT		 66#include <linux/string.h>
67#include <linux/errno.h>
bb40dcbb 68#include <linux/unistd.h>
1da177e4
LT		 69#include <linux/slab.h>
70#include <linux/interrupt.h>
71#include <linux/init.h>
72#include <linux/delay.h>
73#include <linux/netdevice.h>
74#include <linux/etherdevice.h>
75#include <linux/skbuff.h>
0bbaf069 76#include <linux/if_vlan.h>
1da177e4
LT		 77#include <linux/spinlock.h>
78#include <linux/mm.h>
fe192a49 79#include <linux/of_mdio.h>
b31a1d8b 80#include <linux/of_platform.h>
0bbaf069
KG		 81#include <linux/ip.h>
82#include <linux/tcp.h>
83#include <linux/udp.h>
9c07b884 84#include <linux/in.h>
cc772ab7 85#include <linux/net_tstamp.h>
1da177e4
LT		 86
87#include <asm/io.h>
7d350977 88#include <asm/reg.h>
1da177e4
LT		 89#include <asm/irq.h>
90#include <asm/uaccess.h>
91#include <linux/module.h>
1da177e4
LT		 92#include <linux/dma-mapping.h>
93#include <linux/crc32.h>
bb40dcbb
AF		 94#include <linux/mii.h>
95#include <linux/phy.h>
b31a1d8b
AF		 96#include <linux/phy_fixed.h>
97#include <linux/of.h>
1da177e4
LT		 98
99#include "gianfar.h"
1577ecef 100#include "fsl_pq_mdio.h"
1da177e4
LT		 101
102#define TX_TIMEOUT (1*HZ)
1da177e4
LT		 103#undef BRIEF_GFAR_ERRORS
104#undef VERBOSE_GFAR_ERRORS
105
1da177e4 106const char gfar_driver_name[] = "Gianfar Ethernet";
7f7f5316 107const char gfar_driver_version[] = "1.3";
1da177e4 108
1da177e4
LT		 109static int gfar_enet_open(struct net_device *dev);
110static int gfar_start_xmit(struct sk_buff *skb, struct net_device *dev);
ab939905 111static void gfar_reset_task(struct work_struct *work);
1da177e4
LT		 112static void gfar_timeout(struct net_device *dev);
113static int gfar_close(struct net_device *dev);
815b97c6 114struct sk_buff *gfar_new_skb(struct net_device *dev);
a12f801d 115static void gfar_new_rxbdp(struct gfar_priv_rx_q *rx_queue, struct rxbd8 *bdp,
815b97c6 116 struct sk_buff *skb);
1da177e4
LT		 117static int gfar_set_mac_address(struct net_device *dev);
118static int gfar_change_mtu(struct net_device *dev, int new_mtu);
7d12e780
DH		 119static irqreturn_t gfar_error(int irq, void *dev_id);
120static irqreturn_t gfar_transmit(int irq, void *dev_id);
121static irqreturn_t gfar_interrupt(int irq, void *dev_id);
1da177e4
LT		 122static void adjust_link(struct net_device *dev);
123static void init_registers(struct net_device *dev);
124static int init_phy(struct net_device *dev);
2dc11581 125static int gfar_probe(struct platform_device *ofdev,
b31a1d8b 126 const struct of_device_id *match);
2dc11581 127static int gfar_remove(struct platform_device *ofdev);
bb40dcbb 128static void free_skb_resources(struct gfar_private *priv);
1da177e4
LT		 129static void gfar_set_multi(struct net_device *dev);
130static void gfar_set_hash_for_addr(struct net_device *dev, u8 *addr);
d3c12873 131static void gfar_configure_serdes(struct net_device *dev);
bea3348e 132static int gfar_poll(struct napi_struct *napi, int budget);
f2d71c2d
VW		 133#ifdef CONFIG_NET_POLL_CONTROLLER
134static void gfar_netpoll(struct net_device *dev);
135#endif
a12f801d
SG		 136int gfar_clean_rx_ring(struct gfar_priv_rx_q *rx_queue, int rx_work_limit);
137static int gfar_clean_tx_ring(struct gfar_priv_tx_q *tx_queue);
2c2db48a
DH		 138static int gfar_process_frame(struct net_device *dev, struct sk_buff *skb,
139 int amount_pull);
0bbaf069
KG		 140static void gfar_vlan_rx_register(struct net_device *netdev,
141 struct vlan_group *grp);
7f7f5316 142void gfar_halt(struct net_device *dev);
d87eb127 143static void gfar_halt_nodisable(struct net_device *dev);
7f7f5316
AF		 144void gfar_start(struct net_device *dev);
145static void gfar_clear_exact_match(struct net_device *dev);
b6bc7650
JP		 146static void gfar_set_mac_for_addr(struct net_device *dev, int num,
147 const u8 *addr);
26ccfc37 148static int gfar_ioctl(struct net_device *dev, struct ifreq *rq, int cmd);
1da177e4 149
1da177e4
LT		 150MODULE_AUTHOR("Freescale Semiconductor, Inc");
151MODULE_DESCRIPTION("Gianfar Ethernet Driver");
152MODULE_LICENSE("GPL");
153
a12f801d 154static void gfar_init_rxbdp(struct gfar_priv_rx_q *rx_queue, struct rxbd8 *bdp,
8a102fe0
AV		 155 dma_addr_t buf)
156{
8a102fe0
AV		 157 u32 lstatus;
158
159 bdp->bufPtr = buf;
160
161 lstatus = BD_LFLAG(RXBD_EMPTY | RXBD_INTERRUPT);
a12f801d 162 if (bdp == rx_queue->rx_bd_base + rx_queue->rx_ring_size - 1)
8a102fe0
AV		 163 lstatus |= BD_LFLAG(RXBD_WRAP);
164
165 eieio();
166
167 bdp->lstatus = lstatus;
168}
169
8728327e 170static int gfar_init_bds(struct net_device *ndev)
826aa4a0 171{
8728327e 172 struct gfar_private *priv = netdev_priv(ndev);
a12f801d
SG		 173 struct gfar_priv_tx_q *tx_queue = NULL;
174 struct gfar_priv_rx_q *rx_queue = NULL;
826aa4a0
AV		 175 struct txbd8 *txbdp;
176 struct rxbd8 *rxbdp;
fba4ed03 177 int i, j;
a12f801d 178
fba4ed03
SG		 179 for (i = 0; i < priv->num_tx_queues; i++) {
180 tx_queue = priv->tx_queue[i];
181 /* Initialize some variables in our dev structure */
182 tx_queue->num_txbdfree = tx_queue->tx_ring_size;
183 tx_queue->dirty_tx = tx_queue->tx_bd_base;
184 tx_queue->cur_tx = tx_queue->tx_bd_base;
185 tx_queue->skb_curtx = 0;
186 tx_queue->skb_dirtytx = 0;
187
188 /* Initialize Transmit Descriptor Ring */
189 txbdp = tx_queue->tx_bd_base;
190 for (j = 0; j < tx_queue->tx_ring_size; j++) {
191 txbdp->lstatus = 0;
192 txbdp->bufPtr = 0;
193 txbdp++;
194 }
8728327e 195
fba4ed03
SG		 196 /* Set the last descriptor in the ring to indicate wrap */
197 txbdp--;
198 txbdp->status |= TXBD_WRAP;
8728327e
AV		 199 }
200
fba4ed03
SG		 201 for (i = 0; i < priv->num_rx_queues; i++) {
202 rx_queue = priv->rx_queue[i];
203 rx_queue->cur_rx = rx_queue->rx_bd_base;
204 rx_queue->skb_currx = 0;
205 rxbdp = rx_queue->rx_bd_base;
8728327e 206
fba4ed03
SG		 207 for (j = 0; j < rx_queue->rx_ring_size; j++) {
208 struct sk_buff *skb = rx_queue->rx_skbuff[j];
8728327e 209
fba4ed03
SG		 210 if (skb) {
211 gfar_init_rxbdp(rx_queue, rxbdp,
212 rxbdp->bufPtr);
213 } else {
214 skb = gfar_new_skb(ndev);
215 if (!skb) {
216 pr_err("%s: Can't allocate RX buffers\n",
217 ndev->name);
218 goto err_rxalloc_fail;
219 }
220 rx_queue->rx_skbuff[j] = skb;
221
222 gfar_new_rxbdp(rx_queue, rxbdp, skb);
8728327e 223 }
8728327e 224
fba4ed03 225 rxbdp++;
8728327e
AV		 226 }
227
8728327e
AV		 228 }
229
230 return 0;
fba4ed03
SG		 231
232err_rxalloc_fail:
233 free_skb_resources(priv);
234 return -ENOMEM;
8728327e
AV		 235}
236
237static int gfar_alloc_skb_resources(struct net_device *ndev)
238{
826aa4a0 239 void *vaddr;
fba4ed03
SG		 240 dma_addr_t addr;
241 int i, j, k;
826aa4a0
AV		 242 struct gfar_private *priv = netdev_priv(ndev);
243 struct device *dev = &priv->ofdev->dev;
a12f801d
SG		 244 struct gfar_priv_tx_q *tx_queue = NULL;
245 struct gfar_priv_rx_q *rx_queue = NULL;
246
fba4ed03
SG		 247 priv->total_tx_ring_size = 0;
248 for (i = 0; i < priv->num_tx_queues; i++)
249 priv->total_tx_ring_size += priv->tx_queue[i]->tx_ring_size;
250
251 priv->total_rx_ring_size = 0;
252 for (i = 0; i < priv->num_rx_queues; i++)
253 priv->total_rx_ring_size += priv->rx_queue[i]->rx_ring_size;
826aa4a0
AV		 254
255 /* Allocate memory for the buffer descriptors */
8728327e 256 vaddr = dma_alloc_coherent(dev,
fba4ed03
SG		 257 sizeof(struct txbd8) * priv->total_tx_ring_size +
258 sizeof(struct rxbd8) * priv->total_rx_ring_size,
259 &addr, GFP_KERNEL);
826aa4a0
AV		 260 if (!vaddr) {
261 if (netif_msg_ifup(priv))
262 pr_err("%s: Could not allocate buffer descriptors!\n",
263 ndev->name);
264 return -ENOMEM;
265 }
266
fba4ed03
SG		 267 for (i = 0; i < priv->num_tx_queues; i++) {
268 tx_queue = priv->tx_queue[i];
269 tx_queue->tx_bd_base = (struct txbd8 *) vaddr;
270 tx_queue->tx_bd_dma_base = addr;
271 tx_queue->dev = ndev;
272 /* enet DMA only understands physical addresses */
273 addr += sizeof(struct txbd8) *tx_queue->tx_ring_size;
274 vaddr += sizeof(struct txbd8) *tx_queue->tx_ring_size;
275 }
826aa4a0 276
826aa4a0 277 /* Start the rx descriptor ring where the tx ring leaves off */
fba4ed03
SG		 278 for (i = 0; i < priv->num_rx_queues; i++) {
279 rx_queue = priv->rx_queue[i];
280 rx_queue->rx_bd_base = (struct rxbd8 *) vaddr;
281 rx_queue->rx_bd_dma_base = addr;
282 rx_queue->dev = ndev;
283 addr += sizeof (struct rxbd8) * rx_queue->rx_ring_size;
284 vaddr += sizeof (struct rxbd8) * rx_queue->rx_ring_size;
285 }
826aa4a0
AV		 286
287 /* Setup the skbuff rings */
fba4ed03
SG		 288 for (i = 0; i < priv->num_tx_queues; i++) {
289 tx_queue = priv->tx_queue[i];
290 tx_queue->tx_skbuff = kmalloc(sizeof(*tx_queue->tx_skbuff) *
a12f801d 291 tx_queue->tx_ring_size, GFP_KERNEL);
fba4ed03
SG		 292 if (!tx_queue->tx_skbuff) {
293 if (netif_msg_ifup(priv))
294 pr_err("%s: Could not allocate tx_skbuff\n",
295 ndev->name);
296 goto cleanup;
297 }
826aa4a0 298
fba4ed03
SG		 299 for (k = 0; k < tx_queue->tx_ring_size; k++)
300 tx_queue->tx_skbuff[k] = NULL;
301 }
826aa4a0 302
fba4ed03
SG		 303 for (i = 0; i < priv->num_rx_queues; i++) {
304 rx_queue = priv->rx_queue[i];
305 rx_queue->rx_skbuff = kmalloc(sizeof(*rx_queue->rx_skbuff) *
a12f801d 306 rx_queue->rx_ring_size, GFP_KERNEL);
826aa4a0 307
fba4ed03
SG		 308 if (!rx_queue->rx_skbuff) {
309 if (netif_msg_ifup(priv))
310 pr_err("%s: Could not allocate rx_skbuff\n",
311 ndev->name);
312 goto cleanup;
313 }
314
315 for (j = 0; j < rx_queue->rx_ring_size; j++)
316 rx_queue->rx_skbuff[j] = NULL;
317 }
826aa4a0 318
8728327e
AV		 319 if (gfar_init_bds(ndev))
320 goto cleanup;
826aa4a0
AV		 321
322 return 0;
323
324cleanup:
325 free_skb_resources(priv);
326 return -ENOMEM;
327}
328
fba4ed03
SG		 329static void gfar_init_tx_rx_base(struct gfar_private *priv)
330{
46ceb60c 331 struct gfar __iomem *regs = priv->gfargrp[0].regs;
18294ad1 332 u32 __iomem *baddr;
fba4ed03
SG		 333 int i;
334
335 baddr = &regs->tbase0;
336 for(i = 0; i < priv->num_tx_queues; i++) {
337 gfar_write(baddr, priv->tx_queue[i]->tx_bd_dma_base);
338 baddr += 2;
339 }
340
341 baddr = &regs->rbase0;
342 for(i = 0; i < priv->num_rx_queues; i++) {
343 gfar_write(baddr, priv->rx_queue[i]->rx_bd_dma_base);
344 baddr += 2;
345 }
346}
347
826aa4a0
AV		 348static void gfar_init_mac(struct net_device *ndev)
349{
350 struct gfar_private *priv = netdev_priv(ndev);
46ceb60c 351 struct gfar __iomem *regs = priv->gfargrp[0].regs;
826aa4a0
AV		 352 u32 rctrl = 0;
353 u32 tctrl = 0;
354 u32 attrs = 0;
355
fba4ed03
SG		 356 /* write the tx/rx base registers */
357 gfar_init_tx_rx_base(priv);
32c513bc 358
826aa4a0 359 /* Configure the coalescing support */
46ceb60c 360 gfar_configure_coalescing(priv, 0xFF, 0xFF);
fba4ed03 361
1ccb8389 362 if (priv->rx_filer_enable) {
fba4ed03 363 rctrl |= RCTRL_FILREN;
1ccb8389
SG		 364 /* Program the RIR0 reg with the required distribution */
365 gfar_write(&regs->rir0, DEFAULT_RIR0);
366 }
826aa4a0
AV		 367
368 if (priv->rx_csum_enable)
369 rctrl |= RCTRL_CHECKSUMMING;
370
371 if (priv->extended_hash) {
372 rctrl |= RCTRL_EXTHASH;
373
374 gfar_clear_exact_match(ndev);
375 rctrl |= RCTRL_EMEN;
376 }
377
378 if (priv->padding) {
379 rctrl &= ~RCTRL_PAL_MASK;
380 rctrl |= RCTRL_PADDING(priv->padding);
381 }
382
cc772ab7
MR		 383 /* Insert receive time stamps into padding alignment bytes */
384 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_TIMER) {
385 rctrl &= ~RCTRL_PAL_MASK;
97553f7f 386 rctrl |= RCTRL_PADDING(8);
cc772ab7
MR		 387 priv->padding = 8;
388 }
389
97553f7f
MR		 390 /* Enable HW time stamping if requested from user space */
391 if (priv->hwts_rx_en)
392 rctrl |= RCTRL_PRSDEP_INIT | RCTRL_TS_ENABLE;
393
826aa4a0
AV		 394 /* keep vlan related bits if it's enabled */
395 if (priv->vlgrp) {
396 rctrl |= RCTRL_VLEX | RCTRL_PRSDEP_INIT;
397 tctrl |= TCTRL_VLINS;
398 }
399
400 /* Init rctrl based on our settings */
401 gfar_write(&regs->rctrl, rctrl);
402
403 if (ndev->features & NETIF_F_IP_CSUM)
404 tctrl |= TCTRL_INIT_CSUM;
405
fba4ed03
SG		 406 tctrl |= TCTRL_TXSCHED_PRIO;
407
826aa4a0
AV		 408 gfar_write(&regs->tctrl, tctrl);
409
410 /* Set the extraction length and index */
411 attrs = ATTRELI_EL(priv->rx_stash_size) |
412 ATTRELI_EI(priv->rx_stash_index);
413
414 gfar_write(&regs->attreli, attrs);
415
416 /* Start with defaults, and add stashing or locking
417 * depending on the approprate variables */
418 attrs = ATTR_INIT_SETTINGS;
419
420 if (priv->bd_stash_en)
421 attrs |= ATTR_BDSTASH;
422
423 if (priv->rx_stash_size != 0)
424 attrs |= ATTR_BUFSTASH;
425
426 gfar_write(&regs->attr, attrs);
427
428 gfar_write(&regs->fifo_tx_thr, priv->fifo_threshold);
429 gfar_write(&regs->fifo_tx_starve, priv->fifo_starve);
430 gfar_write(&regs->fifo_tx_starve_shutoff, priv->fifo_starve_off);
431}
432
a7f38041
SG		 433static struct net_device_stats *gfar_get_stats(struct net_device *dev)
434{
435 struct gfar_private *priv = netdev_priv(dev);
436 struct netdev_queue *txq;
437 unsigned long rx_packets = 0, rx_bytes = 0, rx_dropped = 0;
438 unsigned long tx_packets = 0, tx_bytes = 0;
439 int i = 0;
440
441 for (i = 0; i < priv->num_rx_queues; i++) {
442 rx_packets += priv->rx_queue[i]->stats.rx_packets;
443 rx_bytes += priv->rx_queue[i]->stats.rx_bytes;
444 rx_dropped += priv->rx_queue[i]->stats.rx_dropped;
445 }
446
447 dev->stats.rx_packets = rx_packets;
448 dev->stats.rx_bytes = rx_bytes;
449 dev->stats.rx_dropped = rx_dropped;
450
451 for (i = 0; i < priv->num_tx_queues; i++) {
452 txq = netdev_get_tx_queue(dev, i);
453 tx_bytes += txq->tx_bytes;
454 tx_packets += txq->tx_packets;
455 }
456
457 dev->stats.tx_bytes = tx_bytes;
458 dev->stats.tx_packets = tx_packets;
459
460 return &dev->stats;
461}
462
26ccfc37
AF		 463static const struct net_device_ops gfar_netdev_ops = {
464 .ndo_open = gfar_enet_open,
465 .ndo_start_xmit = gfar_start_xmit,
466 .ndo_stop = gfar_close,
467 .ndo_change_mtu = gfar_change_mtu,
468 .ndo_set_multicast_list = gfar_set_multi,
469 .ndo_tx_timeout = gfar_timeout,
470 .ndo_do_ioctl = gfar_ioctl,
a7f38041 471 .ndo_get_stats = gfar_get_stats,
26ccfc37 472 .ndo_vlan_rx_register = gfar_vlan_rx_register,
240c102d
BH		 473 .ndo_set_mac_address = eth_mac_addr,
474 .ndo_validate_addr = eth_validate_addr,
26ccfc37
AF		 475#ifdef CONFIG_NET_POLL_CONTROLLER
476 .ndo_poll_controller = gfar_netpoll,
477#endif
478};
479
7a8b3372
SG		 480unsigned int ftp_rqfpr[MAX_FILER_IDX + 1];
481unsigned int ftp_rqfcr[MAX_FILER_IDX + 1];
482
fba4ed03
SG		 483void lock_rx_qs(struct gfar_private *priv)
484{
485 int i = 0x0;
486
487 for (i = 0; i < priv->num_rx_queues; i++)
488 spin_lock(&priv->rx_queue[i]->rxlock);
489}
490
491void lock_tx_qs(struct gfar_private *priv)
492{
493 int i = 0x0;
494
495 for (i = 0; i < priv->num_tx_queues; i++)
496 spin_lock(&priv->tx_queue[i]->txlock);
497}
498
499void unlock_rx_qs(struct gfar_private *priv)
500{
501 int i = 0x0;
502
503 for (i = 0; i < priv->num_rx_queues; i++)
504 spin_unlock(&priv->rx_queue[i]->rxlock);
505}
506
507void unlock_tx_qs(struct gfar_private *priv)
508{
509 int i = 0x0;
510
511 for (i = 0; i < priv->num_tx_queues; i++)
512 spin_unlock(&priv->tx_queue[i]->txlock);
513}
514
7f7f5316
AF		 515/* Returns 1 if incoming frames use an FCB */
516static inline int gfar_uses_fcb(struct gfar_private *priv)
0bbaf069 517{
cc772ab7
MR		 518 return priv->vlgrp || priv->rx_csum_enable ||
519 (priv->device_flags & FSL_GIANFAR_DEV_HAS_TIMER);
0bbaf069 520}
bb40dcbb 521
fba4ed03
SG		 522static void free_tx_pointers(struct gfar_private *priv)
523{
524 int i = 0;
525
526 for (i = 0; i < priv->num_tx_queues; i++)
527 kfree(priv->tx_queue[i]);
528}
529
530static void free_rx_pointers(struct gfar_private *priv)
531{
532 int i = 0;
533
534 for (i = 0; i < priv->num_rx_queues; i++)
535 kfree(priv->rx_queue[i]);
536}
537
46ceb60c
SG		 538static void unmap_group_regs(struct gfar_private *priv)
539{
540 int i = 0;
541
542 for (i = 0; i < MAXGROUPS; i++)
543 if (priv->gfargrp[i].regs)
544 iounmap(priv->gfargrp[i].regs);
545}
546
547static void disable_napi(struct gfar_private *priv)
548{
549 int i = 0;
550
551 for (i = 0; i < priv->num_grps; i++)
552 napi_disable(&priv->gfargrp[i].napi);
553}
554
555static void enable_napi(struct gfar_private *priv)
556{
557 int i = 0;
558
559 for (i = 0; i < priv->num_grps; i++)
560 napi_enable(&priv->gfargrp[i].napi);
561}
562
563static int gfar_parse_group(struct device_node *np,
564 struct gfar_private *priv, const char *model)
565{
566 u32 *queue_mask;
46ceb60c 567
7ce97d4f 568 priv->gfargrp[priv->num_grps].regs = of_iomap(np, 0);
46ceb60c
SG		 569 if (!priv->gfargrp[priv->num_grps].regs)
570 return -ENOMEM;
571
572 priv->gfargrp[priv->num_grps].interruptTransmit =
573 irq_of_parse_and_map(np, 0);
574
575 /* If we aren't the FEC we have multiple interrupts */
576 if (model && strcasecmp(model, "FEC")) {
577 priv->gfargrp[priv->num_grps].interruptReceive =
578 irq_of_parse_and_map(np, 1);
579 priv->gfargrp[priv->num_grps].interruptError =
580 irq_of_parse_and_map(np,2);
28cb6ccd
NK		 581 if (priv->gfargrp[priv->num_grps].interruptTransmit == NO_IRQ ||
582 priv->gfargrp[priv->num_grps].interruptReceive == NO_IRQ ||
583 priv->gfargrp[priv->num_grps].interruptError == NO_IRQ)
46ceb60c 584 return -EINVAL;
46ceb60c
SG		 585 }
586
587 priv->gfargrp[priv->num_grps].grp_id = priv->num_grps;
588 priv->gfargrp[priv->num_grps].priv = priv;
589 spin_lock_init(&priv->gfargrp[priv->num_grps].grplock);
590 if(priv->mode == MQ_MG_MODE) {
591 queue_mask = (u32 *)of_get_property(np,
592 "fsl,rx-bit-map", NULL);
593 priv->gfargrp[priv->num_grps].rx_bit_map =
594 queue_mask ? *queue_mask :(DEFAULT_MAPPING >> priv->num_grps);
595 queue_mask = (u32 *)of_get_property(np,
596 "fsl,tx-bit-map", NULL);
597 priv->gfargrp[priv->num_grps].tx_bit_map =
598 queue_mask ? *queue_mask : (DEFAULT_MAPPING >> priv->num_grps);
599 } else {
600 priv->gfargrp[priv->num_grps].rx_bit_map = 0xFF;
601 priv->gfargrp[priv->num_grps].tx_bit_map = 0xFF;
602 }
603 priv->num_grps++;
604
605 return 0;
606}
607
2dc11581 608static int gfar_of_init(struct platform_device *ofdev, struct net_device **pdev)
b31a1d8b 609{
b31a1d8b
AF		 610 const char *model;
611 const char *ctype;
612 const void *mac_addr;
fba4ed03
SG		 613 int err = 0, i;
614 struct net_device *dev = NULL;
615 struct gfar_private *priv = NULL;
61c7a080 616 struct device_node *np = ofdev->dev.of_node;
46ceb60c 617 struct device_node *child = NULL;
4d7902f2
AF		 618 const u32 *stash;
619 const u32 *stash_len;
620 const u32 *stash_idx;
fba4ed03
SG		 621 unsigned int num_tx_qs, num_rx_qs;
622 u32 *tx_queues, *rx_queues;
b31a1d8b
AF		 623
624 if (!np || !of_device_is_available(np))
625 return -ENODEV;
626
fba4ed03
SG		 627 /* parse the num of tx and rx queues */
628 tx_queues = (u32 *)of_get_property(np, "fsl,num_tx_queues", NULL);
629 num_tx_qs = tx_queues ? *tx_queues : 1;
630
631 if (num_tx_qs > MAX_TX_QS) {
632 printk(KERN_ERR "num_tx_qs(=%d) greater than MAX_TX_QS(=%d)\n",
633 num_tx_qs, MAX_TX_QS);
634 printk(KERN_ERR "Cannot do alloc_etherdev, aborting\n");
635 return -EINVAL;
636 }
637
638 rx_queues = (u32 *)of_get_property(np, "fsl,num_rx_queues", NULL);
639 num_rx_qs = rx_queues ? *rx_queues : 1;
640
641 if (num_rx_qs > MAX_RX_QS) {
642 printk(KERN_ERR "num_rx_qs(=%d) greater than MAX_RX_QS(=%d)\n",
643 num_tx_qs, MAX_TX_QS);
644 printk(KERN_ERR "Cannot do alloc_etherdev, aborting\n");
645 return -EINVAL;
646 }
647
648 *pdev = alloc_etherdev_mq(sizeof(*priv), num_tx_qs);
649 dev = *pdev;
650 if (NULL == dev)
651 return -ENOMEM;
652
653 priv = netdev_priv(dev);
61c7a080 654 priv->node = ofdev->dev.of_node;
fba4ed03
SG		 655 priv->ndev = dev;
656
fba4ed03 657 priv->num_tx_queues = num_tx_qs;
fe069123 658 netif_set_real_num_rx_queues(dev, num_rx_qs);
fba4ed03 659 priv->num_rx_queues = num_rx_qs;
46ceb60c 660 priv->num_grps = 0x0;
b31a1d8b
AF		 661
662 model = of_get_property(np, "model", NULL);
663
46ceb60c
SG		 664 for (i = 0; i < MAXGROUPS; i++)
665 priv->gfargrp[i].regs = NULL;
b31a1d8b 666
46ceb60c
SG		 667 /* Parse and initialize group specific information */
668 if (of_device_is_compatible(np, "fsl,etsec2")) {
669 priv->mode = MQ_MG_MODE;
670 for_each_child_of_node(np, child) {
671 err = gfar_parse_group(child, priv, model);
672 if (err)
673 goto err_grp_init;
b31a1d8b 674 }
46ceb60c
SG		 675 } else {
676 priv->mode = SQ_SG_MODE;
677 err = gfar_parse_group(np, priv, model);
678 if(err)
679 goto err_grp_init;
b31a1d8b
AF		 680 }
681
fba4ed03
SG		 682 for (i = 0; i < priv->num_tx_queues; i++)
683 priv->tx_queue[i] = NULL;
684 for (i = 0; i < priv->num_rx_queues; i++)
685 priv->rx_queue[i] = NULL;
686
687 for (i = 0; i < priv->num_tx_queues; i++) {
de47f072
JP		 688 priv->tx_queue[i] = kzalloc(sizeof(struct gfar_priv_tx_q),
689 GFP_KERNEL);
fba4ed03
SG		 690 if (!priv->tx_queue[i]) {
691 err = -ENOMEM;
692 goto tx_alloc_failed;
693 }
694 priv->tx_queue[i]->tx_skbuff = NULL;
695 priv->tx_queue[i]->qindex = i;
696 priv->tx_queue[i]->dev = dev;
697 spin_lock_init(&(priv->tx_queue[i]->txlock));
698 }
699
700 for (i = 0; i < priv->num_rx_queues; i++) {
de47f072
JP		 701 priv->rx_queue[i] = kzalloc(sizeof(struct gfar_priv_rx_q),
702 GFP_KERNEL);
fba4ed03
SG		 703 if (!priv->rx_queue[i]) {
704 err = -ENOMEM;
705 goto rx_alloc_failed;
706 }
707 priv->rx_queue[i]->rx_skbuff = NULL;
708 priv->rx_queue[i]->qindex = i;
709 priv->rx_queue[i]->dev = dev;
710 spin_lock_init(&(priv->rx_queue[i]->rxlock));
711 }
712
713
4d7902f2
AF		 714 stash = of_get_property(np, "bd-stash", NULL);
715
a12f801d 716 if (stash) {
4d7902f2
AF		 717 priv->device_flags |= FSL_GIANFAR_DEV_HAS_BD_STASHING;
718 priv->bd_stash_en = 1;
719 }
720
721 stash_len = of_get_property(np, "rx-stash-len", NULL);
722
723 if (stash_len)
724 priv->rx_stash_size = *stash_len;
725
726 stash_idx = of_get_property(np, "rx-stash-idx", NULL);
727
728 if (stash_idx)
729 priv->rx_stash_index = *stash_idx;
730
731 if (stash_len || stash_idx)
732 priv->device_flags |= FSL_GIANFAR_DEV_HAS_BUF_STASHING;
733
b31a1d8b
AF		 734 mac_addr = of_get_mac_address(np);
735 if (mac_addr)
736 memcpy(dev->dev_addr, mac_addr, MAC_ADDR_LEN);
737
738 if (model && !strcasecmp(model, "TSEC"))
739 priv->device_flags =
740 FSL_GIANFAR_DEV_HAS_GIGABIT |
741 FSL_GIANFAR_DEV_HAS_COALESCE |
742 FSL_GIANFAR_DEV_HAS_RMON |
743 FSL_GIANFAR_DEV_HAS_MULTI_INTR;
744 if (model && !strcasecmp(model, "eTSEC"))
745 priv->device_flags =
746 FSL_GIANFAR_DEV_HAS_GIGABIT |
747 FSL_GIANFAR_DEV_HAS_COALESCE |
748 FSL_GIANFAR_DEV_HAS_RMON |
749 FSL_GIANFAR_DEV_HAS_MULTI_INTR |
2c2db48a 750 FSL_GIANFAR_DEV_HAS_PADDING |
b31a1d8b
AF		 751 FSL_GIANFAR_DEV_HAS_CSUM |
752 FSL_GIANFAR_DEV_HAS_VLAN |
753 FSL_GIANFAR_DEV_HAS_MAGIC_PACKET |
97553f7f
MR		 754 FSL_GIANFAR_DEV_HAS_EXTENDED_HASH |
755 FSL_GIANFAR_DEV_HAS_TIMER;
b31a1d8b
AF		 756
757 ctype = of_get_property(np, "phy-connection-type", NULL);
758
759 /* We only care about rgmii-id. The rest are autodetected */
760 if (ctype && !strcmp(ctype, "rgmii-id"))
761 priv->interface = PHY_INTERFACE_MODE_RGMII_ID;
762 else
763 priv->interface = PHY_INTERFACE_MODE_MII;
764
765 if (of_get_property(np, "fsl,magic-packet", NULL))
766 priv->device_flags |= FSL_GIANFAR_DEV_HAS_MAGIC_PACKET;
767
fe192a49 768 priv->phy_node = of_parse_phandle(np, "phy-handle", 0);
b31a1d8b
AF		 769
770 /* Find the TBI PHY. If it's not there, we don't support SGMII */
fe192a49 771 priv->tbi_node = of_parse_phandle(np, "tbi-handle", 0);
b31a1d8b
AF		 772
773 return 0;
774
fba4ed03
SG		 775rx_alloc_failed:
776 free_rx_pointers(priv);
777tx_alloc_failed:
778 free_tx_pointers(priv);
46ceb60c
SG		 779err_grp_init:
780 unmap_group_regs(priv);
fba4ed03 781 free_netdev(dev);
b31a1d8b
AF		 782 return err;
783}
784
cc772ab7
MR		 785static int gfar_hwtstamp_ioctl(struct net_device *netdev,
786 struct ifreq *ifr, int cmd)
787{
788 struct hwtstamp_config config;
789 struct gfar_private *priv = netdev_priv(netdev);
790
791 if (copy_from_user(&config, ifr->ifr_data, sizeof(config)))
792 return -EFAULT;
793
794 /* reserved for future extensions */
795 if (config.flags)
796 return -EINVAL;
797
f0ee7acf
MR		 798 switch (config.tx_type) {
799 case HWTSTAMP_TX_OFF:
800 priv->hwts_tx_en = 0;
801 break;
802 case HWTSTAMP_TX_ON:
803 if (!(priv->device_flags & FSL_GIANFAR_DEV_HAS_TIMER))
804 return -ERANGE;
805 priv->hwts_tx_en = 1;
806 break;
807 default:
cc772ab7 808 return -ERANGE;
f0ee7acf 809 }
cc772ab7
MR		 810
811 switch (config.rx_filter) {
812 case HWTSTAMP_FILTER_NONE:
97553f7f
MR		 813 if (priv->hwts_rx_en) {
814 stop_gfar(netdev);
815 priv->hwts_rx_en = 0;
816 startup_gfar(netdev);
817 }
cc772ab7
MR		 818 break;
819 default:
820 if (!(priv->device_flags & FSL_GIANFAR_DEV_HAS_TIMER))
821 return -ERANGE;
97553f7f
MR		 822 if (!priv->hwts_rx_en) {
823 stop_gfar(netdev);
824 priv->hwts_rx_en = 1;
825 startup_gfar(netdev);
826 }
cc772ab7
MR		 827 config.rx_filter = HWTSTAMP_FILTER_ALL;
828 break;
829 }
830
831 return copy_to_user(ifr->ifr_data, &config, sizeof(config)) ?
832 -EFAULT : 0;
833}
834
0faac9f7
CW		 835/* Ioctl MII Interface */
836static int gfar_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
837{
838 struct gfar_private *priv = netdev_priv(dev);
839
840 if (!netif_running(dev))
841 return -EINVAL;
842
cc772ab7
MR		 843 if (cmd == SIOCSHWTSTAMP)
844 return gfar_hwtstamp_ioctl(dev, rq, cmd);
845
0faac9f7
CW		 846 if (!priv->phydev)
847 return -ENODEV;
848
28b04113 849 return phy_mii_ioctl(priv->phydev, rq, cmd);
0faac9f7
CW		 850}
851
fba4ed03
SG		 852static unsigned int reverse_bitmap(unsigned int bit_map, unsigned int max_qs)
853{
854 unsigned int new_bit_map = 0x0;
855 int mask = 0x1 << (max_qs - 1), i;
856 for (i = 0; i < max_qs; i++) {
857 if (bit_map & mask)
858 new_bit_map = new_bit_map + (1 << i);
859 mask = mask >> 0x1;
860 }
861 return new_bit_map;
862}
7a8b3372 863
18294ad1
AV		 864static u32 cluster_entry_per_class(struct gfar_private *priv, u32 rqfar,
865 u32 class)
7a8b3372
SG		 866{
867 u32 rqfpr = FPR_FILER_MASK;
868 u32 rqfcr = 0x0;
869
870 rqfar--;
871 rqfcr = RQFCR_CLE | RQFCR_PID_MASK | RQFCR_CMP_EXACT;
872 ftp_rqfpr[rqfar] = rqfpr;
873 ftp_rqfcr[rqfar] = rqfcr;
874 gfar_write_filer(priv, rqfar, rqfcr, rqfpr);
875
876 rqfar--;
877 rqfcr = RQFCR_CMP_NOMATCH;
878 ftp_rqfpr[rqfar] = rqfpr;
879 ftp_rqfcr[rqfar] = rqfcr;
880 gfar_write_filer(priv, rqfar, rqfcr, rqfpr);
881
882 rqfar--;
883 rqfcr = RQFCR_CMP_EXACT | RQFCR_PID_PARSE | RQFCR_CLE | RQFCR_AND;
884 rqfpr = class;
885 ftp_rqfcr[rqfar] = rqfcr;
886 ftp_rqfpr[rqfar] = rqfpr;
887 gfar_write_filer(priv, rqfar, rqfcr, rqfpr);
888
889 rqfar--;
890 rqfcr = RQFCR_CMP_EXACT | RQFCR_PID_MASK | RQFCR_AND;
891 rqfpr = class;
892 ftp_rqfcr[rqfar] = rqfcr;
893 ftp_rqfpr[rqfar] = rqfpr;
894 gfar_write_filer(priv, rqfar, rqfcr, rqfpr);
895
896 return rqfar;
897}
898
899static void gfar_init_filer_table(struct gfar_private *priv)
900{
901 int i = 0x0;
902 u32 rqfar = MAX_FILER_IDX;
903 u32 rqfcr = 0x0;
904 u32 rqfpr = FPR_FILER_MASK;
905
906 /* Default rule */
907 rqfcr = RQFCR_CMP_MATCH;
908 ftp_rqfcr[rqfar] = rqfcr;
909 ftp_rqfpr[rqfar] = rqfpr;
910 gfar_write_filer(priv, rqfar, rqfcr, rqfpr);
911
912 rqfar = cluster_entry_per_class(priv, rqfar, RQFPR_IPV6);
913 rqfar = cluster_entry_per_class(priv, rqfar, RQFPR_IPV6 | RQFPR_UDP);
914 rqfar = cluster_entry_per_class(priv, rqfar, RQFPR_IPV6 | RQFPR_TCP);
915 rqfar = cluster_entry_per_class(priv, rqfar, RQFPR_IPV4);
916 rqfar = cluster_entry_per_class(priv, rqfar, RQFPR_IPV4 | RQFPR_UDP);
917 rqfar = cluster_entry_per_class(priv, rqfar, RQFPR_IPV4 | RQFPR_TCP);
918
85dd08eb 919 /* cur_filer_idx indicated the first non-masked rule */
7a8b3372
SG		 920 priv->cur_filer_idx = rqfar;
921
922 /* Rest are masked rules */
923 rqfcr = RQFCR_CMP_NOMATCH;
924 for (i = 0; i < rqfar; i++) {
925 ftp_rqfcr[i] = rqfcr;
926 ftp_rqfpr[i] = rqfpr;
927 gfar_write_filer(priv, i, rqfcr, rqfpr);
928 }
929}
930
7d350977
AV		 931static void gfar_detect_errata(struct gfar_private *priv)
932{
933 struct device *dev = &priv->ofdev->dev;
934 unsigned int pvr = mfspr(SPRN_PVR);
935 unsigned int svr = mfspr(SPRN_SVR);
936 unsigned int mod = (svr >> 16) & 0xfff6; /* w/o E suffix */
937 unsigned int rev = svr & 0xffff;
938
939 /* MPC8313 Rev 2.0 and higher; All MPC837x */
940 if ((pvr == 0x80850010 && mod == 0x80b0 && rev >= 0x0020) ||
941 (pvr == 0x80861010 && (mod & 0xfff9) == 0x80c0))
942 priv->errata |= GFAR_ERRATA_74;
943
deb90eac
AV		 944 /* MPC8313 and MPC837x all rev */
945 if ((pvr == 0x80850010 && mod == 0x80b0) ||
946 (pvr == 0x80861010 && (mod & 0xfff9) == 0x80c0))
947 priv->errata |= GFAR_ERRATA_76;
948
511d934f
AV		 949 /* MPC8313 and MPC837x all rev */
950 if ((pvr == 0x80850010 && mod == 0x80b0) ||
951 (pvr == 0x80861010 && (mod & 0xfff9) == 0x80c0))
952 priv->errata |= GFAR_ERRATA_A002;
953
7d350977
AV		 954 if (priv->errata)
955 dev_info(dev, "enabled errata workarounds, flags: 0x%x\n",
956 priv->errata);
957}
958
bb40dcbb
AF		 959/* Set up the ethernet device structure, private data,
960 * and anything else we need before we start */
2dc11581 961static int gfar_probe(struct platform_device *ofdev,
b31a1d8b 962 const struct of_device_id *match)
1da177e4
LT		 963{
964 u32 tempval;
965 struct net_device *dev = NULL;
966 struct gfar_private *priv = NULL;
f4983704 967 struct gfar __iomem *regs = NULL;
46ceb60c 968 int err = 0, i, grp_idx = 0;
c50a5d9a 969 int len_devname;
fba4ed03 970 u32 rstat = 0, tstat = 0, rqueue = 0, tqueue = 0;
46ceb60c 971 u32 isrg = 0;
18294ad1 972 u32 __iomem *baddr;
1da177e4 973
fba4ed03 974 err = gfar_of_init(ofdev, &dev);
1da177e4 975
fba4ed03
SG		 976 if (err)
977 return err;
1da177e4
LT		 978
979 priv = netdev_priv(dev);
4826857f
KG		 980 priv->ndev = dev;
981 priv->ofdev = ofdev;
61c7a080 982 priv->node = ofdev->dev.of_node;
4826857f 983 SET_NETDEV_DEV(dev, &ofdev->dev);
1da177e4 984
d87eb127 985 spin_lock_init(&priv->bflock);
ab939905 986 INIT_WORK(&priv->reset_task, gfar_reset_task);
1da177e4 987
b31a1d8b 988 dev_set_drvdata(&ofdev->dev, priv);
46ceb60c 989 regs = priv->gfargrp[0].regs;
1da177e4 990
7d350977
AV		 991 gfar_detect_errata(priv);
992
1da177e4
LT		 993 /* Stop the DMA engine now, in case it was running before */
994 /* (The firmware could have used it, and left it running). */
257d938a 995 gfar_halt(dev);
1da177e4
LT		 996
997 /* Reset MAC layer */
f4983704 998 gfar_write(&regs->maccfg1, MACCFG1_SOFT_RESET);
1da177e4 999
b98ac702
AF		 1000 /* We need to delay at least 3 TX clocks */
1001 udelay(2);
1002
1da177e4 1003 tempval = (MACCFG1_TX_FLOW | MACCFG1_RX_FLOW);
f4983704 1004 gfar_write(&regs->maccfg1, tempval);
1da177e4
LT		 1005
1006 /* Initialize MACCFG2. */
7d350977
AV		 1007 tempval = MACCFG2_INIT_SETTINGS;
1008 if (gfar_has_errata(priv, GFAR_ERRATA_74))
1009 tempval |= MACCFG2_HUGEFRAME | MACCFG2_LENGTHCHECK;
1010 gfar_write(&regs->maccfg2, tempval);
1da177e4
LT		 1011
1012 /* Initialize ECNTRL */
f4983704 1013 gfar_write(&regs->ecntrl, ECNTRL_INIT_SETTINGS);
1da177e4 1014
1da177e4 1015 /* Set the dev->base_addr to the gfar reg region */
f4983704 1016 dev->base_addr = (unsigned long) regs;
1da177e4 1017
b31a1d8b 1018 SET_NETDEV_DEV(dev, &ofdev->dev);
1da177e4
LT		 1019
1020 /* Fill in the dev structure */
1da177e4 1021 dev->watchdog_timeo = TX_TIMEOUT;
1da177e4 1022 dev->mtu = 1500;
26ccfc37 1023 dev->netdev_ops = &gfar_netdev_ops;
0bbaf069
KG		 1024 dev->ethtool_ops = &gfar_ethtool_ops;
1025
fba4ed03 1026 /* Register for napi ...We are registering NAPI for each grp */
46ceb60c
SG		 1027 for (i = 0; i < priv->num_grps; i++)
1028 netif_napi_add(dev, &priv->gfargrp[i].napi, gfar_poll, GFAR_DEV_WEIGHT);
a12f801d 1029
b31a1d8b 1030 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_CSUM) {
0bbaf069 1031 priv->rx_csum_enable = 1;
4669bc90 1032 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG | NETIF_F_HIGHDMA;
0bbaf069
KG		 1033 } else
1034 priv->rx_csum_enable = 0;
1035
1036 priv->vlgrp = NULL;
1da177e4 1037
26ccfc37 1038 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_VLAN)
0bbaf069 1039 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
0bbaf069 1040
b31a1d8b 1041 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_EXTENDED_HASH) {
0bbaf069
KG		 1042 priv->extended_hash = 1;
1043 priv->hash_width = 9;
1044
f4983704
SG		 1045 priv->hash_regs[0] = &regs->igaddr0;
1046 priv->hash_regs[1] = &regs->igaddr1;
1047 priv->hash_regs[2] = &regs->igaddr2;
1048 priv->hash_regs[3] = &regs->igaddr3;
1049 priv->hash_regs[4] = &regs->igaddr4;
1050 priv->hash_regs[5] = &regs->igaddr5;
1051 priv->hash_regs[6] = &regs->igaddr6;
1052 priv->hash_regs[7] = &regs->igaddr7;
1053 priv->hash_regs[8] = &regs->gaddr0;
1054 priv->hash_regs[9] = &regs->gaddr1;
1055 priv->hash_regs[10] = &regs->gaddr2;
1056 priv->hash_regs[11] = &regs->gaddr3;
1057 priv->hash_regs[12] = &regs->gaddr4;
1058 priv->hash_regs[13] = &regs->gaddr5;
1059 priv->hash_regs[14] = &regs->gaddr6;
1060 priv->hash_regs[15] = &regs->gaddr7;
0bbaf069
KG		 1061
1062 } else {
1063 priv->extended_hash = 0;
1064 priv->hash_width = 8;
1065
f4983704
SG		 1066 priv->hash_regs[0] = &regs->gaddr0;
1067 priv->hash_regs[1] = &regs->gaddr1;
1068 priv->hash_regs[2] = &regs->gaddr2;
1069 priv->hash_regs[3] = &regs->gaddr3;
1070 priv->hash_regs[4] = &regs->gaddr4;
1071 priv->hash_regs[5] = &regs->gaddr5;
1072 priv->hash_regs[6] = &regs->gaddr6;
1073 priv->hash_regs[7] = &regs->gaddr7;
0bbaf069
KG		 1074 }
1075
b31a1d8b 1076 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_PADDING)
0bbaf069
KG		 1077 priv->padding = DEFAULT_PADDING;
1078 else
1079 priv->padding = 0;
1080
cc772ab7
MR		 1081 if (dev->features & NETIF_F_IP_CSUM ||
1082 priv->device_flags & FSL_GIANFAR_DEV_HAS_TIMER)
0bbaf069 1083 dev->hard_header_len += GMAC_FCB_LEN;
1da177e4 1084
46ceb60c
SG		 1085 /* Program the isrg regs only if number of grps > 1 */
1086 if (priv->num_grps > 1) {
1087 baddr = &regs->isrg0;
1088 for (i = 0; i < priv->num_grps; i++) {
1089 isrg |= (priv->gfargrp[i].rx_bit_map << ISRG_SHIFT_RX);
1090 isrg |= (priv->gfargrp[i].tx_bit_map << ISRG_SHIFT_TX);
1091 gfar_write(baddr, isrg);
1092 baddr++;
1093 isrg = 0x0;
1094 }
1095 }
1096
fba4ed03 1097 /* Need to reverse the bit maps as bit_map's MSB is q0
984b3f57 1098 * but, for_each_set_bit parses from right to left, which
fba4ed03 1099 * basically reverses the queue numbers */
46ceb60c
SG		 1100 for (i = 0; i< priv->num_grps; i++) {
1101 priv->gfargrp[i].tx_bit_map = reverse_bitmap(
1102 priv->gfargrp[i].tx_bit_map, MAX_TX_QS);
1103 priv->gfargrp[i].rx_bit_map = reverse_bitmap(
1104 priv->gfargrp[i].rx_bit_map, MAX_RX_QS);
1105 }
1106
1107 /* Calculate RSTAT, TSTAT, RQUEUE and TQUEUE values,
1108 * also assign queues to groups */
1109 for (grp_idx = 0; grp_idx < priv->num_grps; grp_idx++) {
1110 priv->gfargrp[grp_idx].num_rx_queues = 0x0;
984b3f57 1111 for_each_set_bit(i, &priv->gfargrp[grp_idx].rx_bit_map,
46ceb60c
SG		 1112 priv->num_rx_queues) {
1113 priv->gfargrp[grp_idx].num_rx_queues++;
1114 priv->rx_queue[i]->grp = &priv->gfargrp[grp_idx];
1115 rstat = rstat | (RSTAT_CLEAR_RHALT >> i);
1116 rqueue = rqueue | ((RQUEUE_EN0 | RQUEUE_EX0) >> i);
1117 }
1118 priv->gfargrp[grp_idx].num_tx_queues = 0x0;
984b3f57 1119 for_each_set_bit(i, &priv->gfargrp[grp_idx].tx_bit_map,
46ceb60c
SG		 1120 priv->num_tx_queues) {
1121 priv->gfargrp[grp_idx].num_tx_queues++;
1122 priv->tx_queue[i]->grp = &priv->gfargrp[grp_idx];
1123 tstat = tstat | (TSTAT_CLEAR_THALT >> i);
1124 tqueue = tqueue | (TQUEUE_EN0 >> i);
1125 }
1126 priv->gfargrp[grp_idx].rstat = rstat;
1127 priv->gfargrp[grp_idx].tstat = tstat;
1128 rstat = tstat =0;
fba4ed03 1129 }
fba4ed03
SG		 1130
1131 gfar_write(&regs->rqueue, rqueue);
1132 gfar_write(&regs->tqueue, tqueue);
1133
1da177e4 1134 priv->rx_buffer_size = DEFAULT_RX_BUFFER_SIZE;
1da177e4 1135
a12f801d 1136 /* Initializing some of the rx/tx queue level parameters */
fba4ed03
SG		 1137 for (i = 0; i < priv->num_tx_queues; i++) {
1138 priv->tx_queue[i]->tx_ring_size = DEFAULT_TX_RING_SIZE;
1139 priv->tx_queue[i]->num_txbdfree = DEFAULT_TX_RING_SIZE;
1140 priv->tx_queue[i]->txcoalescing = DEFAULT_TX_COALESCE;
1141 priv->tx_queue[i]->txic = DEFAULT_TXIC;
1142 }
a12f801d 1143
fba4ed03
SG		 1144 for (i = 0; i < priv->num_rx_queues; i++) {
1145 priv->rx_queue[i]->rx_ring_size = DEFAULT_RX_RING_SIZE;
1146 priv->rx_queue[i]->rxcoalescing = DEFAULT_RX_COALESCE;
1147 priv->rx_queue[i]->rxic = DEFAULT_RXIC;
1148 }
1da177e4 1149
1ccb8389
SG		 1150 /* enable filer if using multiple RX queues*/
1151 if(priv->num_rx_queues > 1)
1152 priv->rx_filer_enable = 1;
0bbaf069
KG		 1153 /* Enable most messages by default */
1154 priv->msg_enable = (NETIF_MSG_IFUP << 1 ) - 1;
1155
d3eab82b
TP		 1156 /* Carrier starts down, phylib will bring it up */
1157 netif_carrier_off(dev);
1158
1da177e4
LT		 1159 err = register_netdev(dev);
1160
1161 if (err) {
1162 printk(KERN_ERR "%s: Cannot register net device, aborting.\n",
1163 dev->name);
1164 goto register_fail;
1165 }
1166
2884e5cc
AV		 1167 device_init_wakeup(&dev->dev,
1168 priv->device_flags & FSL_GIANFAR_DEV_HAS_MAGIC_PACKET);
1169
c50a5d9a
DH		 1170 /* fill out IRQ number and name fields */
1171 len_devname = strlen(dev->name);
46ceb60c
SG		 1172 for (i = 0; i < priv->num_grps; i++) {
1173 strncpy(&priv->gfargrp[i].int_name_tx[0], dev->name,
1174 len_devname);
1175 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_MULTI_INTR) {
1176 strncpy(&priv->gfargrp[i].int_name_tx[len_devname],
1177 "_g", sizeof("_g"));
1178 priv->gfargrp[i].int_name_tx[
1179 strlen(priv->gfargrp[i].int_name_tx)] = i+48;
1180 strncpy(&priv->gfargrp[i].int_name_tx[strlen(
1181 priv->gfargrp[i].int_name_tx)],
1182 "_tx", sizeof("_tx") + 1);
1183
1184 strncpy(&priv->gfargrp[i].int_name_rx[0], dev->name,
1185 len_devname);
1186 strncpy(&priv->gfargrp[i].int_name_rx[len_devname],
1187 "_g", sizeof("_g"));
1188 priv->gfargrp[i].int_name_rx[
1189 strlen(priv->gfargrp[i].int_name_rx)] = i+48;
1190 strncpy(&priv->gfargrp[i].int_name_rx[strlen(
1191 priv->gfargrp[i].int_name_rx)],
1192 "_rx", sizeof("_rx") + 1);
1193
1194 strncpy(&priv->gfargrp[i].int_name_er[0], dev->name,
1195 len_devname);
1196 strncpy(&priv->gfargrp[i].int_name_er[len_devname],
1197 "_g", sizeof("_g"));
1198 priv->gfargrp[i].int_name_er[strlen(
1199 priv->gfargrp[i].int_name_er)] = i+48;
1200 strncpy(&priv->gfargrp[i].int_name_er[strlen(\
1201 priv->gfargrp[i].int_name_er)],
1202 "_er", sizeof("_er") + 1);
1203 } else
1204 priv->gfargrp[i].int_name_tx[len_devname] = '\0';
1205 }
c50a5d9a 1206
7a8b3372
SG		 1207 /* Initialize the filer table */
1208 gfar_init_filer_table(priv);
1209
7f7f5316
AF		 1210 /* Create all the sysfs files */
1211 gfar_init_sysfs(dev);
1212
1da177e4 1213 /* Print out the device info */
e174961c 1214 printk(KERN_INFO DEVICE_NAME "%pM\n", dev->name, dev->dev_addr);
1da177e4
LT		 1215
1216 /* Even more device info helps when determining which kernel */
7f7f5316 1217 /* provided which set of benchmarks. */
1da177e4 1218 printk(KERN_INFO "%s: Running with NAPI enabled\n", dev->name);
fba4ed03 1219 for (i = 0; i < priv->num_rx_queues; i++)
ddc01b3b 1220 printk(KERN_INFO "%s: RX BD ring size for Q[%d]: %d\n",
fba4ed03
SG		 1221 dev->name, i, priv->rx_queue[i]->rx_ring_size);
1222 for(i = 0; i < priv->num_tx_queues; i++)
ddc01b3b 1223 printk(KERN_INFO "%s: TX BD ring size for Q[%d]: %d\n",
fba4ed03 1224 dev->name, i, priv->tx_queue[i]->tx_ring_size);
1da177e4
LT		 1225
1226 return 0;
1227
1228register_fail:
46ceb60c 1229 unmap_group_regs(priv);
fba4ed03
SG		 1230 free_tx_pointers(priv);
1231 free_rx_pointers(priv);
fe192a49
GL		 1232 if (priv->phy_node)
1233 of_node_put(priv->phy_node);
1234 if (priv->tbi_node)
1235 of_node_put(priv->tbi_node);
1da177e4 1236 free_netdev(dev);
bb40dcbb 1237 return err;
1da177e4
LT		 1238}
1239
2dc11581 1240static int gfar_remove(struct platform_device *ofdev)
1da177e4 1241{
b31a1d8b 1242 struct gfar_private *priv = dev_get_drvdata(&ofdev->dev);
1da177e4 1243
fe192a49
GL		 1244 if (priv->phy_node)
1245 of_node_put(priv->phy_node);
1246 if (priv->tbi_node)
1247 of_node_put(priv->tbi_node);
1248
b31a1d8b 1249 dev_set_drvdata(&ofdev->dev, NULL);
1da177e4 1250
d9d8e041 1251 unregister_netdev(priv->ndev);
46ceb60c 1252 unmap_group_regs(priv);
4826857f 1253 free_netdev(priv->ndev);
1da177e4
LT		 1254
1255 return 0;
1256}
1257
d87eb127 1258#ifdef CONFIG_PM
be926fc4
AV		 1259
1260static int gfar_suspend(struct device *dev)
d87eb127 1261{
be926fc4
AV		 1262 struct gfar_private *priv = dev_get_drvdata(dev);
1263 struct net_device *ndev = priv->ndev;
46ceb60c 1264 struct gfar __iomem *regs = priv->gfargrp[0].regs;
d87eb127
SW		 1265 unsigned long flags;
1266 u32 tempval;
1267
1268 int magic_packet = priv->wol_en &&
b31a1d8b 1269 (priv->device_flags & FSL_GIANFAR_DEV_HAS_MAGIC_PACKET);
d87eb127 1270
be926fc4 1271 netif_device_detach(ndev);
d87eb127 1272
be926fc4 1273 if (netif_running(ndev)) {
fba4ed03
SG		 1274
1275 local_irq_save(flags);
1276 lock_tx_qs(priv);
1277 lock_rx_qs(priv);
d87eb127 1278
be926fc4 1279 gfar_halt_nodisable(ndev);
d87eb127
SW		 1280
1281 /* Disable Tx, and Rx if wake-on-LAN is disabled. */
f4983704 1282 tempval = gfar_read(&regs->maccfg1);
d87eb127
SW		 1283
1284 tempval &= ~MACCFG1_TX_EN;
1285
1286 if (!magic_packet)
1287 tempval &= ~MACCFG1_RX_EN;
1288
f4983704 1289 gfar_write(&regs->maccfg1, tempval);
d87eb127 1290
fba4ed03
SG		 1291 unlock_rx_qs(priv);
1292 unlock_tx_qs(priv);
1293 local_irq_restore(flags);
d87eb127 1294
46ceb60c 1295 disable_napi(priv);
d87eb127
SW		 1296
1297 if (magic_packet) {
1298 /* Enable interrupt on Magic Packet */
f4983704 1299 gfar_write(&regs->imask, IMASK_MAG);
d87eb127
SW		 1300
1301 /* Enable Magic Packet mode */
f4983704 1302 tempval = gfar_read(&regs->maccfg2);
d87eb127 1303 tempval |= MACCFG2_MPEN;
f4983704 1304 gfar_write(&regs->maccfg2, tempval);
d87eb127
SW		 1305 } else {
1306 phy_stop(priv->phydev);
1307 }
1308 }
1309
1310 return 0;
1311}
1312
be926fc4 1313static int gfar_resume(struct device *dev)
d87eb127 1314{
be926fc4
AV		 1315 struct gfar_private *priv = dev_get_drvdata(dev);
1316 struct net_device *ndev = priv->ndev;
46ceb60c 1317 struct gfar __iomem *regs = priv->gfargrp[0].regs;
d87eb127
SW		 1318 unsigned long flags;
1319 u32 tempval;
1320 int magic_packet = priv->wol_en &&
b31a1d8b 1321 (priv->device_flags & FSL_GIANFAR_DEV_HAS_MAGIC_PACKET);
d87eb127 1322
be926fc4
AV		 1323 if (!netif_running(ndev)) {
1324 netif_device_attach(ndev);
d87eb127
SW		 1325 return 0;
1326 }
1327
1328 if (!magic_packet && priv->phydev)
1329 phy_start(priv->phydev);
1330
1331 /* Disable Magic Packet mode, in case something
1332 * else woke us up.
1333 */
fba4ed03
SG		 1334 local_irq_save(flags);
1335 lock_tx_qs(priv);
1336 lock_rx_qs(priv);
d87eb127 1337
f4983704 1338 tempval = gfar_read(&regs->maccfg2);
d87eb127 1339 tempval &= ~MACCFG2_MPEN;
f4983704 1340 gfar_write(&regs->maccfg2, tempval);
d87eb127 1341
be926fc4 1342 gfar_start(ndev);
d87eb127 1343
fba4ed03
SG		 1344 unlock_rx_qs(priv);
1345 unlock_tx_qs(priv);
1346 local_irq_restore(flags);
d87eb127 1347
be926fc4
AV		 1348 netif_device_attach(ndev);
1349
46ceb60c 1350 enable_napi(priv);
be926fc4
AV		 1351
1352 return 0;
1353}
1354
1355static int gfar_restore(struct device *dev)
1356{
1357 struct gfar_private *priv = dev_get_drvdata(dev);
1358 struct net_device *ndev = priv->ndev;
1359
1360 if (!netif_running(ndev))
1361 return 0;
1362
1363 gfar_init_bds(ndev);
1364 init_registers(ndev);
1365 gfar_set_mac_address(ndev);
1366 gfar_init_mac(ndev);
1367 gfar_start(ndev);
1368
1369 priv->oldlink = 0;
1370 priv->oldspeed = 0;
1371 priv->oldduplex = -1;
1372
1373 if (priv->phydev)
1374 phy_start(priv->phydev);
d87eb127 1375
be926fc4 1376 netif_device_attach(ndev);
5ea681d4 1377 enable_napi(priv);
d87eb127
SW		 1378
1379 return 0;
1380}
be926fc4
AV		 1381
1382static struct dev_pm_ops gfar_pm_ops = {
1383 .suspend = gfar_suspend,
1384 .resume = gfar_resume,
1385 .freeze = gfar_suspend,
1386 .thaw = gfar_resume,
1387 .restore = gfar_restore,
1388};
1389
1390#define GFAR_PM_OPS (&gfar_pm_ops)
1391
d87eb127 1392#else
be926fc4
AV		 1393
1394#define GFAR_PM_OPS NULL
be926fc4 1395
d87eb127 1396#endif
1da177e4 1397
e8a2b6a4
AF		 1398/* Reads the controller's registers to determine what interface
1399 * connects it to the PHY.
1400 */
1401static phy_interface_t gfar_get_interface(struct net_device *dev)
1402{
1403 struct gfar_private *priv = netdev_priv(dev);
46ceb60c 1404 struct gfar __iomem *regs = priv->gfargrp[0].regs;
f4983704
SG		 1405 u32 ecntrl;
1406
f4983704 1407 ecntrl = gfar_read(&regs->ecntrl);
e8a2b6a4
AF		 1408
1409 if (ecntrl & ECNTRL_SGMII_MODE)
1410 return PHY_INTERFACE_MODE_SGMII;
1411
1412 if (ecntrl & ECNTRL_TBI_MODE) {
1413 if (ecntrl & ECNTRL_REDUCED_MODE)
1414 return PHY_INTERFACE_MODE_RTBI;
1415 else
1416 return PHY_INTERFACE_MODE_TBI;
1417 }
1418
1419 if (ecntrl & ECNTRL_REDUCED_MODE) {
1420 if (ecntrl & ECNTRL_REDUCED_MII_MODE)
1421 return PHY_INTERFACE_MODE_RMII;
7132ab7f 1422 else {
b31a1d8b 1423 phy_interface_t interface = priv->interface;
7132ab7f
AF		 1424
1425 /*
1426 * This isn't autodetected right now, so it must
1427 * be set by the device tree or platform code.
1428 */
1429 if (interface == PHY_INTERFACE_MODE_RGMII_ID)
1430 return PHY_INTERFACE_MODE_RGMII_ID;
1431
e8a2b6a4 1432 return PHY_INTERFACE_MODE_RGMII;
7132ab7f 1433 }
e8a2b6a4
AF		 1434 }
1435
b31a1d8b 1436 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_GIGABIT)
e8a2b6a4
AF		 1437 return PHY_INTERFACE_MODE_GMII;
1438
1439 return PHY_INTERFACE_MODE_MII;
1440}
1441
1442
bb40dcbb
AF		 1443/* Initializes driver's PHY state, and attaches to the PHY.
1444 * Returns 0 on success.
1da177e4
LT		 1445 */
1446static int init_phy(struct net_device *dev)
1447{
1448 struct gfar_private *priv = netdev_priv(dev);
bb40dcbb 1449 uint gigabit_support =
b31a1d8b 1450 priv->device_flags & FSL_GIANFAR_DEV_HAS_GIGABIT ?
bb40dcbb 1451 SUPPORTED_1000baseT_Full : 0;
e8a2b6a4 1452 phy_interface_t interface;
1da177e4
LT		 1453
1454 priv->oldlink = 0;
1455 priv->oldspeed = 0;
1456 priv->oldduplex = -1;
1457
e8a2b6a4
AF		 1458 interface = gfar_get_interface(dev);
1459
1db780f8
AV		 1460 priv->phydev = of_phy_connect(dev, priv->phy_node, &adjust_link, 0,
1461 interface);
1462 if (!priv->phydev)
1463 priv->phydev = of_phy_connect_fixed_link(dev, &adjust_link,
1464 interface);
1465 if (!priv->phydev) {
1466 dev_err(&dev->dev, "could not attach to PHY\n");
1467 return -ENODEV;
fe192a49 1468 }
1da177e4 1469
d3c12873
KJ		 1470 if (interface == PHY_INTERFACE_MODE_SGMII)
1471 gfar_configure_serdes(dev);
1472
bb40dcbb 1473 /* Remove any features not supported by the controller */
fe192a49
GL		 1474 priv->phydev->supported &= (GFAR_SUPPORTED | gigabit_support);
1475 priv->phydev->advertising = priv->phydev->supported;
1da177e4
LT		 1476
1477 return 0;
1da177e4
LT		 1478}
1479
d0313587
PG		 1480/*
1481 * Initialize TBI PHY interface for communicating with the
1482 * SERDES lynx PHY on the chip. We communicate with this PHY
1483 * through the MDIO bus on each controller, treating it as a
1484 * "normal" PHY at the address found in the TBIPA register. We assume
1485 * that the TBIPA register is valid. Either the MDIO bus code will set
1486 * it to a value that doesn't conflict with other PHYs on the bus, or the
1487 * value doesn't matter, as there are no other PHYs on the bus.
1488 */
d3c12873
KJ		 1489static void gfar_configure_serdes(struct net_device *dev)
1490{
1491 struct gfar_private *priv = netdev_priv(dev);
fe192a49
GL		 1492 struct phy_device *tbiphy;
1493
1494 if (!priv->tbi_node) {
1495 dev_warn(&dev->dev, "error: SGMII mode requires that the "
1496 "device tree specify a tbi-handle\n");
1497 return;
1498 }
c132419e 1499
fe192a49
GL		 1500 tbiphy = of_phy_find_device(priv->tbi_node);
1501 if (!tbiphy) {
1502 dev_err(&dev->dev, "error: Could not get TBI device\n");
b31a1d8b
AF		 1503 return;
1504 }
d3c12873 1505
b31a1d8b
AF		 1506 /*
1507 * If the link is already up, we must already be ok, and don't need to
bdb59f94
TP		 1508 * configure and reset the TBI<->SerDes link. Maybe U-Boot configured
1509 * everything for us? Resetting it takes the link down and requires
1510 * several seconds for it to come back.
1511 */
fe192a49 1512 if (phy_read(tbiphy, MII_BMSR) & BMSR_LSTATUS)
b31a1d8b 1513 return;
d3c12873 1514
d0313587 1515 /* Single clk mode, mii mode off(for serdes communication) */
fe192a49 1516 phy_write(tbiphy, MII_TBICON, TBICON_CLK_SELECT);
d3c12873 1517
fe192a49 1518 phy_write(tbiphy, MII_ADVERTISE,
d3c12873
KJ		 1519 ADVERTISE_1000XFULL | ADVERTISE_1000XPAUSE |
1520 ADVERTISE_1000XPSE_ASYM);
1521
fe192a49 1522 phy_write(tbiphy, MII_BMCR, BMCR_ANENABLE |
d3c12873
KJ		 1523 BMCR_ANRESTART | BMCR_FULLDPLX | BMCR_SPEED1000);
1524}
1525
1da177e4
LT		 1526static void init_registers(struct net_device *dev)
1527{
1528 struct gfar_private *priv = netdev_priv(dev);
f4983704 1529 struct gfar __iomem *regs = NULL;
46ceb60c 1530 int i = 0;
1da177e4 1531
46ceb60c
SG		 1532 for (i = 0; i < priv->num_grps; i++) {
1533 regs = priv->gfargrp[i].regs;
1534 /* Clear IEVENT */
1535 gfar_write(&regs->ievent, IEVENT_INIT_CLEAR);
1da177e4 1536
46ceb60c
SG		 1537 /* Initialize IMASK */
1538 gfar_write(&regs->imask, IMASK_INIT_CLEAR);
1539 }
1da177e4 1540
46ceb60c 1541 regs = priv->gfargrp[0].regs;
1da177e4 1542 /* Init hash registers to zero */
f4983704
SG		 1543 gfar_write(&regs->igaddr0, 0);
1544 gfar_write(&regs->igaddr1, 0);
1545 gfar_write(&regs->igaddr2, 0);
1546 gfar_write(&regs->igaddr3, 0);
1547 gfar_write(&regs->igaddr4, 0);
1548 gfar_write(&regs->igaddr5, 0);
1549 gfar_write(&regs->igaddr6, 0);
1550 gfar_write(&regs->igaddr7, 0);
1551
1552 gfar_write(&regs->gaddr0, 0);
1553 gfar_write(&regs->gaddr1, 0);
1554 gfar_write(&regs->gaddr2, 0);
1555 gfar_write(&regs->gaddr3, 0);
1556 gfar_write(&regs->gaddr4, 0);
1557 gfar_write(&regs->gaddr5, 0);
1558 gfar_write(&regs->gaddr6, 0);
1559 gfar_write(&regs->gaddr7, 0);
1da177e4 1560
1da177e4 1561 /* Zero out the rmon mib registers if it has them */
b31a1d8b 1562 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_RMON) {
f4983704 1563 memset_io(&(regs->rmon), 0, sizeof (struct rmon_mib));
1da177e4
LT		 1564
1565 /* Mask off the CAM interrupts */
f4983704
SG		 1566 gfar_write(&regs->rmon.cam1, 0xffffffff);
1567 gfar_write(&regs->rmon.cam2, 0xffffffff);
1da177e4
LT		 1568 }
1569
1570 /* Initialize the max receive buffer length */
f4983704 1571 gfar_write(&regs->mrblr, priv->rx_buffer_size);
1da177e4 1572
1da177e4 1573 /* Initialize the Minimum Frame Length Register */
f4983704 1574 gfar_write(&regs->minflr, MINFLR_INIT_SETTINGS);
1da177e4
LT		 1575}
1576
511d934f
AV		 1577static int __gfar_is_rx_idle(struct gfar_private *priv)
1578{
1579 u32 res;
1580
1581 /*
1582 * Normaly TSEC should not hang on GRS commands, so we should
1583 * actually wait for IEVENT_GRSC flag.
1584 */
1585 if (likely(!gfar_has_errata(priv, GFAR_ERRATA_A002)))
1586 return 0;
1587
1588 /*
1589 * Read the eTSEC register at offset 0xD1C. If bits 7-14 are
1590 * the same as bits 23-30, the eTSEC Rx is assumed to be idle
1591 * and the Rx can be safely reset.
1592 */
1593 res = gfar_read((void __iomem *)priv->gfargrp[0].regs + 0xd1c);
1594 res &= 0x7f807f80;
1595 if ((res & 0xffff) == (res >> 16))
1596 return 1;
1597
1598 return 0;
1599}
0bbaf069
KG		 1600
1601/* Halt the receive and transmit queues */
d87eb127 1602static void gfar_halt_nodisable(struct net_device *dev)
1da177e4
LT		 1603{
1604 struct gfar_private *priv = netdev_priv(dev);
46ceb60c 1605 struct gfar __iomem *regs = NULL;
1da177e4 1606 u32 tempval;
46ceb60c 1607 int i = 0;
1da177e4 1608
46ceb60c
SG		 1609 for (i = 0; i < priv->num_grps; i++) {
1610 regs = priv->gfargrp[i].regs;
1611 /* Mask all interrupts */
1612 gfar_write(&regs->imask, IMASK_INIT_CLEAR);
1da177e4 1613
46ceb60c
SG		 1614 /* Clear all interrupts */
1615 gfar_write(&regs->ievent, IEVENT_INIT_CLEAR);
1616 }
1da177e4 1617
46ceb60c 1618 regs = priv->gfargrp[0].regs;
1da177e4 1619 /* Stop the DMA, and wait for it to stop */
f4983704 1620 tempval = gfar_read(&regs->dmactrl);
1da177e4
LT		 1621 if ((tempval & (DMACTRL_GRS | DMACTRL_GTS))
1622 != (DMACTRL_GRS | DMACTRL_GTS)) {
511d934f
AV		 1623 int ret;
1624
1da177e4 1625 tempval |= (DMACTRL_GRS | DMACTRL_GTS);
f4983704 1626 gfar_write(&regs->dmactrl, tempval);
1da177e4 1627
511d934f
AV		 1628 do {
1629 ret = spin_event_timeout(((gfar_read(&regs->ievent) &
1630 (IEVENT_GRSC | IEVENT_GTSC)) ==
1631 (IEVENT_GRSC | IEVENT_GTSC)), 1000000, 0);
1632 if (!ret && !(gfar_read(&regs->ievent) & IEVENT_GRSC))
1633 ret = __gfar_is_rx_idle(priv);
1634 } while (!ret);
1da177e4 1635 }
d87eb127 1636}
d87eb127
SW		 1637
1638/* Halt the receive and transmit queues */
1639void gfar_halt(struct net_device *dev)
1640{
1641 struct gfar_private *priv = netdev_priv(dev);
46ceb60c 1642 struct gfar __iomem *regs = priv->gfargrp[0].regs;
d87eb127 1643 u32 tempval;
1da177e4 1644
2a54adc3
SW		 1645 gfar_halt_nodisable(dev);
1646
1da177e4
LT		 1647 /* Disable Rx and Tx */
1648 tempval = gfar_read(&regs->maccfg1);
1649 tempval &= ~(MACCFG1_RX_EN | MACCFG1_TX_EN);
1650 gfar_write(&regs->maccfg1, tempval);
0bbaf069
KG		 1651}
1652
46ceb60c
SG		 1653static void free_grp_irqs(struct gfar_priv_grp *grp)
1654{
1655 free_irq(grp->interruptError, grp);
1656 free_irq(grp->interruptTransmit, grp);
1657 free_irq(grp->interruptReceive, grp);
1658}
1659
0bbaf069
KG		 1660void stop_gfar(struct net_device *dev)
1661{
1662 struct gfar_private *priv = netdev_priv(dev);
0bbaf069 1663 unsigned long flags;
46ceb60c 1664 int i;
0bbaf069 1665
bb40dcbb
AF		 1666 phy_stop(priv->phydev);
1667
a12f801d 1668
0bbaf069 1669 /* Lock it down */
fba4ed03
SG		 1670 local_irq_save(flags);
1671 lock_tx_qs(priv);
1672 lock_rx_qs(priv);
0bbaf069 1673
0bbaf069 1674 gfar_halt(dev);
1da177e4 1675
fba4ed03
SG		 1676 unlock_rx_qs(priv);
1677 unlock_tx_qs(priv);
1678 local_irq_restore(flags);
1da177e4
LT		 1679
1680 /* Free the IRQs */
b31a1d8b 1681 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_MULTI_INTR) {
46ceb60c
SG		 1682 for (i = 0; i < priv->num_grps; i++)
1683 free_grp_irqs(&priv->gfargrp[i]);
1da177e4 1684 } else {
46ceb60c
SG		 1685 for (i = 0; i < priv->num_grps; i++)
1686 free_irq(priv->gfargrp[i].interruptTransmit,
1687 &priv->gfargrp[i]);
1da177e4
LT		 1688 }
1689
1690 free_skb_resources(priv);
1da177e4
LT		 1691}
1692
fba4ed03 1693static void free_skb_tx_queue(struct gfar_priv_tx_q *tx_queue)
1da177e4 1694{
1da177e4 1695 struct txbd8 *txbdp;
fba4ed03 1696 struct gfar_private *priv = netdev_priv(tx_queue->dev);
4669bc90 1697 int i, j;
1da177e4 1698
a12f801d 1699 txbdp = tx_queue->tx_bd_base;
1da177e4 1700
a12f801d
SG		 1701 for (i = 0; i < tx_queue->tx_ring_size; i++) {
1702 if (!tx_queue->tx_skbuff[i])
4669bc90 1703 continue;
1da177e4 1704
4826857f 1705 dma_unmap_single(&priv->ofdev->dev, txbdp->bufPtr,
4669bc90
DH		 1706 txbdp->length, DMA_TO_DEVICE);
1707 txbdp->lstatus = 0;
fba4ed03
SG		 1708 for (j = 0; j < skb_shinfo(tx_queue->tx_skbuff[i])->nr_frags;
1709 j++) {
4669bc90 1710 txbdp++;
4826857f 1711 dma_unmap_page(&priv->ofdev->dev, txbdp->bufPtr,
4669bc90 1712 txbdp->length, DMA_TO_DEVICE);
1da177e4 1713 }
ad5da7ab 1714 txbdp++;
a12f801d
SG		 1715 dev_kfree_skb_any(tx_queue->tx_skbuff[i]);
1716 tx_queue->tx_skbuff[i] = NULL;
1da177e4 1717 }
a12f801d 1718 kfree(tx_queue->tx_skbuff);
fba4ed03 1719}
1da177e4 1720
fba4ed03
SG		 1721static void free_skb_rx_queue(struct gfar_priv_rx_q *rx_queue)
1722{
1723 struct rxbd8 *rxbdp;
1724 struct gfar_private *priv = netdev_priv(rx_queue->dev);
1725 int i;
1da177e4 1726
fba4ed03 1727 rxbdp = rx_queue->rx_bd_base;
1da177e4 1728
a12f801d
SG		 1729 for (i = 0; i < rx_queue->rx_ring_size; i++) {
1730 if (rx_queue->rx_skbuff[i]) {
fba4ed03
SG		 1731 dma_unmap_single(&priv->ofdev->dev,
1732 rxbdp->bufPtr, priv->rx_buffer_size,
e69edd21 1733 DMA_FROM_DEVICE);
a12f801d
SG		 1734 dev_kfree_skb_any(rx_queue->rx_skbuff[i]);
1735 rx_queue->rx_skbuff[i] = NULL;
1da177e4 1736 }
e69edd21
AV		 1737 rxbdp->lstatus = 0;
1738 rxbdp->bufPtr = 0;
1739 rxbdp++;
1da177e4 1740 }
a12f801d 1741 kfree(rx_queue->rx_skbuff);
fba4ed03 1742}
e69edd21 1743
fba4ed03
SG		 1744/* If there are any tx skbs or rx skbs still around, free them.
1745 * Then free tx_skbuff and rx_skbuff */
1746static void free_skb_resources(struct gfar_private *priv)
1747{
1748 struct gfar_priv_tx_q *tx_queue = NULL;
1749 struct gfar_priv_rx_q *rx_queue = NULL;
1750 int i;
1751
1752 /* Go through all the buffer descriptors and free their data buffers */
1753 for (i = 0; i < priv->num_tx_queues; i++) {
1754 tx_queue = priv->tx_queue[i];
7c0d10d3 1755 if(tx_queue->tx_skbuff)
fba4ed03
SG		 1756 free_skb_tx_queue(tx_queue);
1757 }
1758
1759 for (i = 0; i < priv->num_rx_queues; i++) {
1760 rx_queue = priv->rx_queue[i];
7c0d10d3 1761 if(rx_queue->rx_skbuff)
fba4ed03
SG		 1762 free_skb_rx_queue(rx_queue);
1763 }
1764
1765 dma_free_coherent(&priv->ofdev->dev,
1766 sizeof(struct txbd8) * priv->total_tx_ring_size +
1767 sizeof(struct rxbd8) * priv->total_rx_ring_size,
1768 priv->tx_queue[0]->tx_bd_base,
1769 priv->tx_queue[0]->tx_bd_dma_base);
7df9c43f 1770 skb_queue_purge(&priv->rx_recycle);
1da177e4
LT		 1771}
1772
0bbaf069
KG		 1773void gfar_start(struct net_device *dev)
1774{
1775 struct gfar_private *priv = netdev_priv(dev);
46ceb60c 1776 struct gfar __iomem *regs = priv->gfargrp[0].regs;
0bbaf069 1777 u32 tempval;
46ceb60c 1778 int i = 0;
0bbaf069
KG		 1779
1780 /* Enable Rx and Tx in MACCFG1 */
1781 tempval = gfar_read(&regs->maccfg1);
1782 tempval |= (MACCFG1_RX_EN | MACCFG1_TX_EN);
1783 gfar_write(&regs->maccfg1, tempval);
1784
1785 /* Initialize DMACTRL to have WWR and WOP */
f4983704 1786 tempval = gfar_read(&regs->dmactrl);
0bbaf069 1787 tempval |= DMACTRL_INIT_SETTINGS;
f4983704 1788 gfar_write(&regs->dmactrl, tempval);
0bbaf069 1789
0bbaf069 1790 /* Make sure we aren't stopped */
f4983704 1791 tempval = gfar_read(&regs->dmactrl);
0bbaf069 1792 tempval &= ~(DMACTRL_GRS | DMACTRL_GTS);
f4983704 1793 gfar_write(&regs->dmactrl, tempval);
0bbaf069 1794
46ceb60c
SG		 1795 for (i = 0; i < priv->num_grps; i++) {
1796 regs = priv->gfargrp[i].regs;
1797 /* Clear THLT/RHLT, so that the DMA starts polling now */
1798 gfar_write(&regs->tstat, priv->gfargrp[i].tstat);
1799 gfar_write(&regs->rstat, priv->gfargrp[i].rstat);
1800 /* Unmask the interrupts we look for */
1801 gfar_write(&regs->imask, IMASK_DEFAULT);
1802 }
12dea57b 1803
1ae5dc34 1804 dev->trans_start = jiffies; /* prevent tx timeout */
0bbaf069
KG		 1805}
1806
46ceb60c 1807void gfar_configure_coalescing(struct gfar_private *priv,
18294ad1 1808 unsigned long tx_mask, unsigned long rx_mask)
1da177e4 1809{
46ceb60c 1810 struct gfar __iomem *regs = priv->gfargrp[0].regs;
18294ad1 1811 u32 __iomem *baddr;
46ceb60c 1812 int i = 0;
1da177e4 1813
46ceb60c
SG		 1814 /* Backward compatible case ---- even if we enable
1815 * multiple queues, there's only single reg to program
1816 */
1817 gfar_write(&regs->txic, 0);
1818 if(likely(priv->tx_queue[0]->txcoalescing))
1819 gfar_write(&regs->txic, priv->tx_queue[0]->txic);
1da177e4 1820
46ceb60c
SG		 1821 gfar_write(&regs->rxic, 0);
1822 if(unlikely(priv->rx_queue[0]->rxcoalescing))
1823 gfar_write(&regs->rxic, priv->rx_queue[0]->rxic);
815b97c6 1824
46ceb60c
SG		 1825 if (priv->mode == MQ_MG_MODE) {
1826 baddr = &regs->txic0;
984b3f57 1827 for_each_set_bit(i, &tx_mask, priv->num_tx_queues) {
46ceb60c
SG		 1828 if (likely(priv->tx_queue[i]->txcoalescing)) {
1829 gfar_write(baddr + i, 0);
1830 gfar_write(baddr + i, priv->tx_queue[i]->txic);
1831 }
1832 }
1833
1834 baddr = &regs->rxic0;
984b3f57 1835 for_each_set_bit(i, &rx_mask, priv->num_rx_queues) {
46ceb60c
SG		 1836 if (likely(priv->rx_queue[i]->rxcoalescing)) {
1837 gfar_write(baddr + i, 0);
1838 gfar_write(baddr + i, priv->rx_queue[i]->rxic);
1839 }
1840 }
1841 }
1842}
1843
1844static int register_grp_irqs(struct gfar_priv_grp *grp)
1845{
1846 struct gfar_private *priv = grp->priv;
1847 struct net_device *dev = priv->ndev;
1848 int err;
1da177e4 1849
1da177e4
LT		 1850 /* If the device has multiple interrupts, register for
1851 * them. Otherwise, only register for the one */
b31a1d8b 1852 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_MULTI_INTR) {
0bbaf069 1853 /* Install our interrupt handlers for Error,
1da177e4 1854 * Transmit, and Receive */
46ceb60c
SG		 1855 if ((err = request_irq(grp->interruptError, gfar_error, 0,
1856 grp->int_name_er,grp)) < 0) {
0bbaf069 1857 if (netif_msg_intr(priv))
46ceb60c
SG		 1858 printk(KERN_ERR "%s: Can't get IRQ %d\n",
1859 dev->name, grp->interruptError);
1860
2145f1af 1861 goto err_irq_fail;
1da177e4
LT		 1862 }
1863
46ceb60c
SG		 1864 if ((err = request_irq(grp->interruptTransmit, gfar_transmit,
1865 0, grp->int_name_tx, grp)) < 0) {
0bbaf069 1866 if (netif_msg_intr(priv))
46ceb60c
SG		 1867 printk(KERN_ERR "%s: Can't get IRQ %d\n",
1868 dev->name, grp->interruptTransmit);
1da177e4
LT		 1869 goto tx_irq_fail;
1870 }
1871
46ceb60c
SG		 1872 if ((err = request_irq(grp->interruptReceive, gfar_receive, 0,
1873 grp->int_name_rx, grp)) < 0) {
0bbaf069 1874 if (netif_msg_intr(priv))
46ceb60c
SG		 1875 printk(KERN_ERR "%s: Can't get IRQ %d\n",
1876 dev->name, grp->interruptReceive);
1da177e4
LT		 1877 goto rx_irq_fail;
1878 }
1879 } else {
46ceb60c
SG		 1880 if ((err = request_irq(grp->interruptTransmit, gfar_interrupt, 0,
1881 grp->int_name_tx, grp)) < 0) {
0bbaf069 1882 if (netif_msg_intr(priv))
46ceb60c
SG		 1883 printk(KERN_ERR "%s: Can't get IRQ %d\n",
1884 dev->name, grp->interruptTransmit);
1da177e4
LT		 1885 goto err_irq_fail;
1886 }
1887 }
1888
46ceb60c
SG		 1889 return 0;
1890
1891rx_irq_fail:
1892 free_irq(grp->interruptTransmit, grp);
1893tx_irq_fail:
1894 free_irq(grp->interruptError, grp);
1895err_irq_fail:
1896 return err;
1897
1898}
1899
1900/* Bring the controller up and running */
1901int startup_gfar(struct net_device *ndev)
1902{
1903 struct gfar_private *priv = netdev_priv(ndev);
1904 struct gfar __iomem *regs = NULL;
1905 int err, i, j;
1906
1907 for (i = 0; i < priv->num_grps; i++) {
1908 regs= priv->gfargrp[i].regs;
1909 gfar_write(&regs->imask, IMASK_INIT_CLEAR);
1910 }
1911
1912 regs= priv->gfargrp[0].regs;
1913 err = gfar_alloc_skb_resources(ndev);
1914 if (err)
1915 return err;
1916
1917 gfar_init_mac(ndev);
1918
1919 for (i = 0; i < priv->num_grps; i++) {
1920 err = register_grp_irqs(&priv->gfargrp[i]);
1921 if (err) {
1922 for (j = 0; j < i; j++)
1923 free_grp_irqs(&priv->gfargrp[j]);
1924 goto irq_fail;
1925 }
1926 }
1927
7f7f5316 1928 /* Start the controller */
ccc05c6e 1929 gfar_start(ndev);
1da177e4 1930
826aa4a0
AV		 1931 phy_start(priv->phydev);
1932
46ceb60c
SG		 1933 gfar_configure_coalescing(priv, 0xFF, 0xFF);
1934
1da177e4
LT		 1935 return 0;
1936
46ceb60c 1937irq_fail:
e69edd21 1938 free_skb_resources(priv);
1da177e4
LT		 1939 return err;
1940}
1941
1942/* Called when something needs to use the ethernet device */
1943/* Returns 0 for success. */
1944static int gfar_enet_open(struct net_device *dev)
1945{
94e8cc35 1946 struct gfar_private *priv = netdev_priv(dev);
1da177e4
LT		 1947 int err;
1948
46ceb60c 1949 enable_napi(priv);
bea3348e 1950
0fd56bb5
AF		 1951 skb_queue_head_init(&priv->rx_recycle);
1952
1da177e4
LT		 1953 /* Initialize a bunch of registers */
1954 init_registers(dev);
1955
1956 gfar_set_mac_address(dev);
1957
1958 err = init_phy(dev);
1959
a12f801d 1960 if (err) {
46ceb60c 1961 disable_napi(priv);
1da177e4 1962 return err;
bea3348e 1963 }
1da177e4
LT		 1964
1965 err = startup_gfar(dev);
db0e8e3f 1966 if (err) {
46ceb60c 1967 disable_napi(priv);
db0e8e3f
AV		 1968 return err;
1969 }
1da177e4 1970
fba4ed03 1971 netif_tx_start_all_queues(dev);
1da177e4 1972
2884e5cc
AV		 1973 device_set_wakeup_enable(&dev->dev, priv->wol_en);
1974
1da177e4
LT		 1975 return err;
1976}
1977
54dc79fe 1978static inline struct txfcb *gfar_add_fcb(struct sk_buff *skb)
0bbaf069 1979{
54dc79fe 1980 struct txfcb *fcb = (struct txfcb *)skb_push(skb, GMAC_FCB_LEN);
6c31d55f
KG		 1981
1982 memset(fcb, 0, GMAC_FCB_LEN);
0bbaf069 1983
0bbaf069
KG		 1984 return fcb;
1985}
1986
1987static inline void gfar_tx_checksum(struct sk_buff *skb, struct txfcb *fcb)
1988{
7f7f5316 1989 u8 flags = 0;
0bbaf069
KG		 1990
1991 /* If we're here, it's a IP packet with a TCP or UDP
1992 * payload. We set it to checksum, using a pseudo-header
1993 * we provide
1994 */
7f7f5316 1995 flags = TXFCB_DEFAULT;
0bbaf069 1996
7f7f5316
AF		 1997 /* Tell the controller what the protocol is */
1998 /* And provide the already calculated phcs */
eddc9ec5 1999 if (ip_hdr(skb)->protocol == IPPROTO_UDP) {
7f7f5316 2000 flags |= TXFCB_UDP;
4bedb452 2001 fcb->phcs = udp_hdr(skb)->check;
7f7f5316 2002 } else
8da32de5 2003 fcb->phcs = tcp_hdr(skb)->check;
0bbaf069
KG		 2004
2005 /* l3os is the distance between the start of the
2006 * frame (skb->data) and the start of the IP hdr.
2007 * l4os is the distance between the start of the
2008 * l3 hdr and the l4 hdr */
bbe735e4 2009 fcb->l3os = (u16)(skb_network_offset(skb) - GMAC_FCB_LEN);
cfe1fc77 2010 fcb->l4os = skb_network_header_len(skb);
0bbaf069 2011
7f7f5316 2012 fcb->flags = flags;
0bbaf069
KG		 2013}
2014
7f7f5316 2015void inline gfar_tx_vlan(struct sk_buff *skb, struct txfcb *fcb)
0bbaf069 2016{
7f7f5316 2017 fcb->flags |= TXFCB_VLN;
0bbaf069
KG		 2018 fcb->vlctl = vlan_tx_tag_get(skb);
2019}
2020
4669bc90
DH		 2021static inline struct txbd8 *skip_txbd(struct txbd8 *bdp, int stride,
2022 struct txbd8 *base, int ring_size)
2023{
2024 struct txbd8 *new_bd = bdp + stride;
2025
2026 return (new_bd >= (base + ring_size)) ? (new_bd - ring_size) : new_bd;
2027}
2028
2029static inline struct txbd8 *next_txbd(struct txbd8 *bdp, struct txbd8 *base,
2030 int ring_size)
2031{
2032 return skip_txbd(bdp, 1, base, ring_size);
2033}
2034
1da177e4
LT		 2035/* This is called by the kernel when a frame is ready for transmission. */
2036/* It is pointed to by the dev->hard_start_xmit function pointer */
2037static int gfar_start_xmit(struct sk_buff *skb, struct net_device *dev)
2038{
2039 struct gfar_private *priv = netdev_priv(dev);
a12f801d 2040 struct gfar_priv_tx_q *tx_queue = NULL;
fba4ed03 2041 struct netdev_queue *txq;
f4983704 2042 struct gfar __iomem *regs = NULL;
0bbaf069 2043 struct txfcb *fcb = NULL;
f0ee7acf 2044 struct txbd8 *txbdp, *txbdp_start, *base, *txbdp_tstamp = NULL;
5a5efed4 2045 u32 lstatus;
f0ee7acf 2046 int i, rq = 0, do_tstamp = 0;
4669bc90 2047 u32 bufaddr;
fef6108d 2048 unsigned long flags;
f0ee7acf 2049 unsigned int nr_frags, nr_txbds, length;
fba4ed03 2050
deb90eac
AV		 2051 /*
2052 * TOE=1 frames larger than 2500 bytes may see excess delays
2053 * before start of transmission.
2054 */
2055 if (unlikely(gfar_has_errata(priv, GFAR_ERRATA_76) &&
2056 skb->ip_summed == CHECKSUM_PARTIAL &&
2057 skb->len > 2500)) {
2058 int ret;
2059
2060 ret = skb_checksum_help(skb);
2061 if (ret)
2062 return ret;
2063 }
2064
fba4ed03
SG		 2065 rq = skb->queue_mapping;
2066 tx_queue = priv->tx_queue[rq];
2067 txq = netdev_get_tx_queue(dev, rq);
a12f801d 2068 base = tx_queue->tx_bd_base;
46ceb60c 2069 regs = tx_queue->grp->regs;
f0ee7acf
MR		 2070
2071 /* check if time stamp should be generated */
2244d07b
OH		 2072 if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP &&
2073 priv->hwts_tx_en))
f0ee7acf 2074 do_tstamp = 1;
4669bc90 2075
5b28beaf
LY		 2076 /* make space for additional header when fcb is needed */
2077 if (((skb->ip_summed == CHECKSUM_PARTIAL) ||
eab6d18d 2078 vlan_tx_tag_present(skb) ||
f0ee7acf 2079 unlikely(do_tstamp)) &&
5b28beaf 2080 (skb_headroom(skb) < GMAC_FCB_LEN)) {
54dc79fe
SH		 2081 struct sk_buff *skb_new;
2082
2083 skb_new = skb_realloc_headroom(skb, GMAC_FCB_LEN);
2084 if (!skb_new) {
2085 dev->stats.tx_errors++;
bd14ba84 2086 kfree_skb(skb);
54dc79fe
SH		 2087 return NETDEV_TX_OK;
2088 }
2089 kfree_skb(skb);
2090 skb = skb_new;
2091 }
2092
4669bc90
DH		 2093 /* total number of fragments in the SKB */
2094 nr_frags = skb_shinfo(skb)->nr_frags;
2095
f0ee7acf
MR		 2096 /* calculate the required number of TxBDs for this skb */
2097 if (unlikely(do_tstamp))
2098 nr_txbds = nr_frags + 2;
2099 else
2100 nr_txbds = nr_frags + 1;
2101
4669bc90 2102 /* check if there is space to queue this packet */
f0ee7acf 2103 if (nr_txbds > tx_queue->num_txbdfree) {
4669bc90 2104 /* no space, stop the queue */
fba4ed03 2105 netif_tx_stop_queue(txq);
4669bc90 2106 dev->stats.tx_fifo_errors++;
4669bc90
DH		 2107 return NETDEV_TX_BUSY;
2108 }
1da177e4
LT		 2109
2110 /* Update transmit stats */
a7f38041
SG		 2111 txq->tx_bytes += skb->len;
2112 txq->tx_packets ++;
1da177e4 2113
a12f801d 2114 txbdp = txbdp_start = tx_queue->cur_tx;
f0ee7acf
MR		 2115 lstatus = txbdp->lstatus;
2116
2117 /* Time stamp insertion requires one additional TxBD */
2118 if (unlikely(do_tstamp))
2119 txbdp_tstamp = txbdp = next_txbd(txbdp, base,
2120 tx_queue->tx_ring_size);
1da177e4 2121
4669bc90 2122 if (nr_frags == 0) {
f0ee7acf
MR		 2123 if (unlikely(do_tstamp))
2124 txbdp_tstamp->lstatus |= BD_LFLAG(TXBD_LAST |
2125 TXBD_INTERRUPT);
2126 else
2127 lstatus |= BD_LFLAG(TXBD_LAST | TXBD_INTERRUPT);
4669bc90
DH		 2128 } else {
2129 /* Place the fragment addresses and lengths into the TxBDs */
2130 for (i = 0; i < nr_frags; i++) {
2131 /* Point at the next BD, wrapping as needed */
a12f801d 2132 txbdp = next_txbd(txbdp, base, tx_queue->tx_ring_size);
4669bc90
DH		 2133
2134 length = skb_shinfo(skb)->frags[i].size;
2135
2136 lstatus = txbdp->lstatus | length |
2137 BD_LFLAG(TXBD_READY);
2138
2139 /* Handle the last BD specially */
2140 if (i == nr_frags - 1)
2141 lstatus |= BD_LFLAG(TXBD_LAST | TXBD_INTERRUPT);
1da177e4 2142
4826857f 2143 bufaddr = dma_map_page(&priv->ofdev->dev,
4669bc90
DH		 2144 skb_shinfo(skb)->frags[i].page,
2145 skb_shinfo(skb)->frags[i].page_offset,
2146 length,
2147 DMA_TO_DEVICE);
2148
2149 /* set the TxBD length and buffer pointer */
2150 txbdp->bufPtr = bufaddr;
2151 txbdp->lstatus = lstatus;
2152 }
2153
2154 lstatus = txbdp_start->lstatus;
2155 }
1da177e4 2156
0bbaf069 2157 /* Set up checksumming */
12dea57b 2158 if (CHECKSUM_PARTIAL == skb->ip_summed) {
54dc79fe
SH		 2159 fcb = gfar_add_fcb(skb);
2160 lstatus |= BD_LFLAG(TXBD_TOE);
2161 gfar_tx_checksum(skb, fcb);
0bbaf069
KG		 2162 }
2163
eab6d18d 2164 if (vlan_tx_tag_present(skb)) {
54dc79fe
SH		 2165 if (unlikely(NULL == fcb)) {
2166 fcb = gfar_add_fcb(skb);
5a5efed4 2167 lstatus |= BD_LFLAG(TXBD_TOE);
7f7f5316 2168 }
54dc79fe
SH		 2169
2170 gfar_tx_vlan(skb, fcb);
0bbaf069
KG		 2171 }
2172
f0ee7acf
MR		 2173 /* Setup tx hardware time stamping if requested */
2174 if (unlikely(do_tstamp)) {
2244d07b 2175 skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS;
f0ee7acf
MR		 2176 if (fcb == NULL)
2177 fcb = gfar_add_fcb(skb);
2178 fcb->ptp = 1;
2179 lstatus |= BD_LFLAG(TXBD_TOE);
2180 }
2181
4826857f 2182 txbdp_start->bufPtr = dma_map_single(&priv->ofdev->dev, skb->data,
4669bc90 2183 skb_headlen(skb), DMA_TO_DEVICE);
1da177e4 2184
f0ee7acf
MR		 2185 /*
2186 * If time stamping is requested one additional TxBD must be set up. The
2187 * first TxBD points to the FCB and must have a data length of
2188 * GMAC_FCB_LEN. The second TxBD points to the actual frame data with
2189 * the full frame length.
2190 */
2191 if (unlikely(do_tstamp)) {
2192 txbdp_tstamp->bufPtr = txbdp_start->bufPtr + GMAC_FCB_LEN;
2193 txbdp_tstamp->lstatus |= BD_LFLAG(TXBD_READY) |
2194 (skb_headlen(skb) - GMAC_FCB_LEN);
2195 lstatus |= BD_LFLAG(TXBD_CRC | TXBD_READY) | GMAC_FCB_LEN;
2196 } else {
2197 lstatus |= BD_LFLAG(TXBD_CRC | TXBD_READY) | skb_headlen(skb);
2198 }
1da177e4 2199
a3bc1f11
AV		 2200 /*
2201 * We can work in parallel with gfar_clean_tx_ring(), except
2202 * when modifying num_txbdfree. Note that we didn't grab the lock
2203 * when we were reading the num_txbdfree and checking for available
2204 * space, that's because outside of this function it can only grow,
2205 * and once we've got needed space, it cannot suddenly disappear.
2206 *
2207 * The lock also protects us from gfar_error(), which can modify
2208 * regs->tstat and thus retrigger the transfers, which is why we
2209 * also must grab the lock before setting ready bit for the first
2210 * to be transmitted BD.
2211 */
2212 spin_lock_irqsave(&tx_queue->txlock, flags);
2213
4669bc90
DH		 2214 /*
2215 * The powerpc-specific eieio() is used, as wmb() has too strong
3b6330ce
SW		 2216 * semantics (it requires synchronization between cacheable and
2217 * uncacheable mappings, which eieio doesn't provide and which we
2218 * don't need), thus requiring a more expensive sync instruction. At
2219 * some point, the set of architecture-independent barrier functions
2220 * should be expanded to include weaker barriers.
2221 */
3b6330ce 2222 eieio();
7f7f5316 2223
4669bc90
DH		 2224 txbdp_start->lstatus = lstatus;
2225
0eddba52
AV		 2226 eieio(); /* force lstatus write before tx_skbuff */
2227
2228 tx_queue->tx_skbuff[tx_queue->skb_curtx] = skb;
2229
4669bc90
DH		 2230 /* Update the current skb pointer to the next entry we will use
2231 * (wrapping if necessary) */
a12f801d
SG		 2232 tx_queue->skb_curtx = (tx_queue->skb_curtx + 1) &
2233 TX_RING_MOD_MASK(tx_queue->tx_ring_size);
4669bc90 2234
a12f801d 2235 tx_queue->cur_tx = next_txbd(txbdp, base, tx_queue->tx_ring_size);
4669bc90
DH		 2236
2237 /* reduce TxBD free count */
f0ee7acf 2238 tx_queue->num_txbdfree -= (nr_txbds);
1da177e4
LT		 2239
2240 /* If the next BD still needs to be cleaned up, then the bds
2241 are full. We need to tell the kernel to stop sending us stuff. */
a12f801d 2242 if (!tx_queue->num_txbdfree) {
fba4ed03 2243 netif_tx_stop_queue(txq);
1da177e4 2244
09f75cd7 2245 dev->stats.tx_fifo_errors++;
1da177e4
LT		 2246 }
2247
1da177e4 2248 /* Tell the DMA to go go go */
fba4ed03 2249 gfar_write(&regs->tstat, TSTAT_CLEAR_THALT >> tx_queue->qindex);
1da177e4
LT		 2250
2251 /* Unlock priv */
a12f801d 2252 spin_unlock_irqrestore(&tx_queue->txlock, flags);
1da177e4 2253
54dc79fe 2254 return NETDEV_TX_OK;
1da177e4
LT		 2255}
2256
2257/* Stops the kernel queue, and halts the controller */
2258static int gfar_close(struct net_device *dev)
2259{
2260 struct gfar_private *priv = netdev_priv(dev);
bea3348e 2261
46ceb60c 2262 disable_napi(priv);
bea3348e 2263
ab939905 2264 cancel_work_sync(&priv->reset_task);
1da177e4
LT		 2265 stop_gfar(dev);
2266
bb40dcbb
AF		 2267 /* Disconnect from the PHY */
2268 phy_disconnect(priv->phydev);
2269 priv->phydev = NULL;
1da177e4 2270
fba4ed03 2271 netif_tx_stop_all_queues(dev);
1da177e4
LT		 2272
2273 return 0;
2274}
2275
1da177e4 2276/* Changes the mac address if the controller is not running. */
f162b9d5 2277static int gfar_set_mac_address(struct net_device *dev)
1da177e4 2278{
7f7f5316 2279 gfar_set_mac_for_addr(dev, 0, dev->dev_addr);
1da177e4
LT		 2280
2281 return 0;
2282}
2283
2284
0bbaf069
KG		 2285/* Enables and disables VLAN insertion/extraction */
2286static void gfar_vlan_rx_register(struct net_device *dev,
2287 struct vlan_group *grp)
2288{
2289 struct gfar_private *priv = netdev_priv(dev);
f4983704 2290 struct gfar __iomem *regs = NULL;
0bbaf069
KG		 2291 unsigned long flags;
2292 u32 tempval;
2293
46ceb60c 2294 regs = priv->gfargrp[0].regs;
fba4ed03
SG		 2295 local_irq_save(flags);
2296 lock_rx_qs(priv);
0bbaf069 2297
cd1f55a5 2298 priv->vlgrp = grp;
0bbaf069
KG		 2299
2300 if (grp) {
2301 /* Enable VLAN tag insertion */
f4983704 2302 tempval = gfar_read(&regs->tctrl);
0bbaf069
KG		 2303 tempval |= TCTRL_VLINS;
2304
f4983704 2305 gfar_write(&regs->tctrl, tempval);
6aa20a22 2306
0bbaf069 2307 /* Enable VLAN tag extraction */
f4983704 2308 tempval = gfar_read(&regs->rctrl);
77ecaf2d 2309 tempval |= (RCTRL_VLEX | RCTRL_PRSDEP_INIT);
f4983704 2310 gfar_write(&regs->rctrl, tempval);
0bbaf069
KG		 2311 } else {
2312 /* Disable VLAN tag insertion */
f4983704 2313 tempval = gfar_read(&regs->tctrl);
0bbaf069 2314 tempval &= ~TCTRL_VLINS;
f4983704 2315 gfar_write(&regs->tctrl, tempval);
0bbaf069
KG		 2316
2317 /* Disable VLAN tag extraction */
f4983704 2318 tempval = gfar_read(&regs->rctrl);
0bbaf069 2319 tempval &= ~RCTRL_VLEX;
77ecaf2d
DH		 2320 /* If parse is no longer required, then disable parser */
2321 if (tempval & RCTRL_REQ_PARSER)
2322 tempval |= RCTRL_PRSDEP_INIT;
2323 else
2324 tempval &= ~RCTRL_PRSDEP_INIT;
f4983704 2325 gfar_write(&regs->rctrl, tempval);
0bbaf069
KG		 2326 }
2327
77ecaf2d
DH		 2328 gfar_change_mtu(dev, dev->mtu);
2329
fba4ed03
SG		 2330 unlock_rx_qs(priv);
2331 local_irq_restore(flags);
0bbaf069
KG		 2332}
2333
1da177e4
LT		 2334static int gfar_change_mtu(struct net_device *dev, int new_mtu)
2335{
2336 int tempsize, tempval;
2337 struct gfar_private *priv = netdev_priv(dev);
46ceb60c 2338 struct gfar __iomem *regs = priv->gfargrp[0].regs;
1da177e4 2339 int oldsize = priv->rx_buffer_size;
0bbaf069
KG		 2340 int frame_size = new_mtu + ETH_HLEN;
2341
77ecaf2d 2342 if (priv->vlgrp)
faa89577 2343 frame_size += VLAN_HLEN;
0bbaf069 2344
1da177e4 2345 if ((frame_size < 64) || (frame_size > JUMBO_FRAME_SIZE)) {
0bbaf069
KG		 2346 if (netif_msg_drv(priv))
2347 printk(KERN_ERR "%s: Invalid MTU setting\n",
2348 dev->name);
1da177e4
LT		 2349 return -EINVAL;
2350 }
2351
77ecaf2d
DH		 2352 if (gfar_uses_fcb(priv))
2353 frame_size += GMAC_FCB_LEN;
2354
2355 frame_size += priv->padding;
2356
1da177e4
LT		 2357 tempsize =
2358 (frame_size & ~(INCREMENTAL_BUFFER_SIZE - 1)) +
2359 INCREMENTAL_BUFFER_SIZE;
2360
2361 /* Only stop and start the controller if it isn't already
7f7f5316 2362 * stopped, and we changed something */
1da177e4
LT		 2363 if ((oldsize != tempsize) && (dev->flags & IFF_UP))
2364 stop_gfar(dev);
2365
2366 priv->rx_buffer_size = tempsize;
2367
2368 dev->mtu = new_mtu;
2369
f4983704
SG		 2370 gfar_write(&regs->mrblr, priv->rx_buffer_size);
2371 gfar_write(&regs->maxfrm, priv->rx_buffer_size);
1da177e4
LT		 2372
2373 /* If the mtu is larger than the max size for standard
2374 * ethernet frames (ie, a jumbo frame), then set maccfg2
2375 * to allow huge frames, and to check the length */
f4983704 2376 tempval = gfar_read(&regs->maccfg2);
1da177e4 2377
7d350977
AV		 2378 if (priv->rx_buffer_size > DEFAULT_RX_BUFFER_SIZE ||
2379 gfar_has_errata(priv, GFAR_ERRATA_74))
1da177e4
LT		 2380 tempval |= (MACCFG2_HUGEFRAME | MACCFG2_LENGTHCHECK);
2381 else
2382 tempval &= ~(MACCFG2_HUGEFRAME | MACCFG2_LENGTHCHECK);
2383
f4983704 2384 gfar_write(&regs->maccfg2, tempval);
1da177e4
LT		 2385
2386 if ((oldsize != tempsize) && (dev->flags & IFF_UP))
2387 startup_gfar(dev);
2388
2389 return 0;
2390}
2391
ab939905 2392/* gfar_reset_task gets scheduled when a packet has not been
1da177e4
LT		 2393 * transmitted after a set amount of time.
2394 * For now, assume that clearing out all the structures, and
ab939905
SS		 2395 * starting over will fix the problem.
2396 */
2397static void gfar_reset_task(struct work_struct *work)
1da177e4 2398{
ab939905
SS		 2399 struct gfar_private *priv = container_of(work, struct gfar_private,
2400 reset_task);
4826857f 2401 struct net_device *dev = priv->ndev;
1da177e4
LT		 2402
2403 if (dev->flags & IFF_UP) {
fba4ed03 2404 netif_tx_stop_all_queues(dev);
1da177e4
LT		 2405 stop_gfar(dev);
2406 startup_gfar(dev);
fba4ed03 2407 netif_tx_start_all_queues(dev);
1da177e4
LT		 2408 }
2409
263ba320 2410 netif_tx_schedule_all(dev);
1da177e4
LT		 2411}
2412
ab939905
SS		 2413static void gfar_timeout(struct net_device *dev)
2414{
2415 struct gfar_private *priv = netdev_priv(dev);
2416
2417 dev->stats.tx_errors++;
2418 schedule_work(&priv->reset_task);
2419}
2420
acbc0f03
EL		 2421static void gfar_align_skb(struct sk_buff *skb)
2422{
2423 /* We need the data buffer to be aligned properly. We will reserve
2424 * as many bytes as needed to align the data properly
2425 */
2426 skb_reserve(skb, RXBUF_ALIGNMENT -
2427 (((unsigned long) skb->data) & (RXBUF_ALIGNMENT - 1)));
2428}
2429
1da177e4 2430/* Interrupt Handler for Transmit complete */
a12f801d 2431static int gfar_clean_tx_ring(struct gfar_priv_tx_q *tx_queue)
1da177e4 2432{
a12f801d 2433 struct net_device *dev = tx_queue->dev;
d080cd63 2434 struct gfar_private *priv = netdev_priv(dev);
a12f801d 2435 struct gfar_priv_rx_q *rx_queue = NULL;
f0ee7acf 2436 struct txbd8 *bdp, *next = NULL;
4669bc90 2437 struct txbd8 *lbdp = NULL;
a12f801d 2438 struct txbd8 *base = tx_queue->tx_bd_base;
4669bc90
DH		 2439 struct sk_buff *skb;
2440 int skb_dirtytx;
a12f801d 2441 int tx_ring_size = tx_queue->tx_ring_size;
f0ee7acf 2442 int frags = 0, nr_txbds = 0;
4669bc90 2443 int i;
d080cd63 2444 int howmany = 0;
4669bc90 2445 u32 lstatus;
f0ee7acf 2446 size_t buflen;
1da177e4 2447
fba4ed03 2448 rx_queue = priv->rx_queue[tx_queue->qindex];
a12f801d
SG		 2449 bdp = tx_queue->dirty_tx;
2450 skb_dirtytx = tx_queue->skb_dirtytx;
1da177e4 2451
a12f801d 2452 while ((skb = tx_queue->tx_skbuff[skb_dirtytx])) {
a3bc1f11
AV		 2453 unsigned long flags;
2454
4669bc90 2455 frags = skb_shinfo(skb)->nr_frags;
f0ee7acf
MR		 2456
2457 /*
2458 * When time stamping, one additional TxBD must be freed.
2459 * Also, we need to dma_unmap_single() the TxPAL.
2460 */
2244d07b 2461 if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_IN_PROGRESS))
f0ee7acf
MR		 2462 nr_txbds = frags + 2;
2463 else
2464 nr_txbds = frags + 1;
2465
2466 lbdp = skip_txbd(bdp, nr_txbds - 1, base, tx_ring_size);
1da177e4 2467
4669bc90 2468 lstatus = lbdp->lstatus;
1da177e4 2469
4669bc90
DH		 2470 /* Only clean completed frames */
2471 if ((lstatus & BD_LFLAG(TXBD_READY)) &&
2472 (lstatus & BD_LENGTH_MASK))
2473 break;
2474
2244d07b 2475 if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_IN_PROGRESS)) {
f0ee7acf
MR		 2476 next = next_txbd(bdp, base, tx_ring_size);
2477 buflen = next->length + GMAC_FCB_LEN;
2478 } else
2479 buflen = bdp->length;
2480
2481 dma_unmap_single(&priv->ofdev->dev, bdp->bufPtr,
2482 buflen, DMA_TO_DEVICE);
2483
2244d07b 2484 if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_IN_PROGRESS)) {
f0ee7acf
MR		 2485 struct skb_shared_hwtstamps shhwtstamps;
2486 u64 *ns = (u64*) (((u32)skb->data + 0x10) & ~0x7);
2487 memset(&shhwtstamps, 0, sizeof(shhwtstamps));
2488 shhwtstamps.hwtstamp = ns_to_ktime(*ns);
2489 skb_tstamp_tx(skb, &shhwtstamps);
2490 bdp->lstatus &= BD_LFLAG(TXBD_WRAP);
2491 bdp = next;
2492 }
81183059 2493
4669bc90
DH		 2494 bdp->lstatus &= BD_LFLAG(TXBD_WRAP);
2495 bdp = next_txbd(bdp, base, tx_ring_size);
d080cd63 2496
4669bc90 2497 for (i = 0; i < frags; i++) {
4826857f 2498 dma_unmap_page(&priv->ofdev->dev,
4669bc90
DH		 2499 bdp->bufPtr,
2500 bdp->length,
2501 DMA_TO_DEVICE);
2502 bdp->lstatus &= BD_LFLAG(TXBD_WRAP);
2503 bdp = next_txbd(bdp, base, tx_ring_size);
2504 }
1da177e4 2505
0fd56bb5
AF		 2506 /*
2507 * If there's room in the queue (limit it to rx_buffer_size)
2508 * we add this skb back into the pool, if it's the right size
2509 */
a12f801d 2510 if (skb_queue_len(&priv->rx_recycle) < rx_queue->rx_ring_size &&
0fd56bb5 2511 skb_recycle_check(skb, priv->rx_buffer_size +
acbc0f03
EL		 2512 RXBUF_ALIGNMENT)) {
2513 gfar_align_skb(skb);
cd0ea241 2514 skb_queue_head(&priv->rx_recycle, skb);
acbc0f03 2515 } else
0fd56bb5
AF		 2516 dev_kfree_skb_any(skb);
2517
a12f801d 2518 tx_queue->tx_skbuff[skb_dirtytx] = NULL;
d080cd63 2519
4669bc90
DH		 2520 skb_dirtytx = (skb_dirtytx + 1) &
2521 TX_RING_MOD_MASK(tx_ring_size);
2522
2523 howmany++;
a3bc1f11 2524 spin_lock_irqsave(&tx_queue->txlock, flags);
f0ee7acf 2525 tx_queue->num_txbdfree += nr_txbds;
a3bc1f11 2526 spin_unlock_irqrestore(&tx_queue->txlock, flags);
4669bc90 2527 }
1da177e4 2528
4669bc90 2529 /* If we freed a buffer, we can restart transmission, if necessary */
fba4ed03
SG		 2530 if (__netif_subqueue_stopped(dev, tx_queue->qindex) && tx_queue->num_txbdfree)
2531 netif_wake_subqueue(dev, tx_queue->qindex);
1da177e4 2532
4669bc90 2533 /* Update dirty indicators */
a12f801d
SG		 2534 tx_queue->skb_dirtytx = skb_dirtytx;
2535 tx_queue->dirty_tx = bdp;
1da177e4 2536
d080cd63
DH		 2537 return howmany;
2538}
2539
f4983704 2540static void gfar_schedule_cleanup(struct gfar_priv_grp *gfargrp)
d080cd63 2541{
a6d0b91a
AV		 2542 unsigned long flags;
2543
fba4ed03
SG		 2544 spin_lock_irqsave(&gfargrp->grplock, flags);
2545 if (napi_schedule_prep(&gfargrp->napi)) {
f4983704 2546 gfar_write(&gfargrp->regs->imask, IMASK_RTX_DISABLED);
fba4ed03 2547 __napi_schedule(&gfargrp->napi);
8707bdd4
JP		 2548 } else {
2549 /*
2550 * Clear IEVENT, so interrupts aren't called again
2551 * because of the packets that have already arrived.
2552 */
f4983704 2553 gfar_write(&gfargrp->regs->ievent, IEVENT_RTX_MASK);
2f448911 2554 }
fba4ed03 2555 spin_unlock_irqrestore(&gfargrp->grplock, flags);
a6d0b91a 2556
8c7396ae 2557}
1da177e4 2558
8c7396ae 2559/* Interrupt Handler for Transmit complete */
f4983704 2560static irqreturn_t gfar_transmit(int irq, void *grp_id)
8c7396ae 2561{
f4983704 2562 gfar_schedule_cleanup((struct gfar_priv_grp *)grp_id);
1da177e4
LT		 2563 return IRQ_HANDLED;
2564}
2565
a12f801d 2566static void gfar_new_rxbdp(struct gfar_priv_rx_q *rx_queue, struct rxbd8 *bdp,
815b97c6
AF		 2567 struct sk_buff *skb)
2568{
a12f801d 2569 struct net_device *dev = rx_queue->dev;
815b97c6 2570 struct gfar_private *priv = netdev_priv(dev);
8a102fe0 2571 dma_addr_t buf;
815b97c6 2572
8a102fe0
AV		 2573 buf = dma_map_single(&priv->ofdev->dev, skb->data,
2574 priv->rx_buffer_size, DMA_FROM_DEVICE);
a12f801d 2575 gfar_init_rxbdp(rx_queue, bdp, buf);
815b97c6
AF		 2576}
2577
acbc0f03 2578static struct sk_buff * gfar_alloc_skb(struct net_device *dev)
1da177e4
LT		 2579{
2580 struct gfar_private *priv = netdev_priv(dev);
2581 struct sk_buff *skb = NULL;
1da177e4 2582
acbc0f03 2583 skb = netdev_alloc_skb(dev, priv->rx_buffer_size + RXBUF_ALIGNMENT);
815b97c6 2584 if (!skb)
1da177e4
LT		 2585 return NULL;
2586
acbc0f03 2587 gfar_align_skb(skb);
7f7f5316 2588
acbc0f03
EL		 2589 return skb;
2590}
2591
2592struct sk_buff * gfar_new_skb(struct net_device *dev)
2593{
2594 struct gfar_private *priv = netdev_priv(dev);
2595 struct sk_buff *skb = NULL;
2596
cd0ea241 2597 skb = skb_dequeue(&priv->rx_recycle);
acbc0f03
EL		 2598 if (!skb)
2599 skb = gfar_alloc_skb(dev);
1da177e4 2600
1da177e4
LT		 2601 return skb;
2602}
2603
298e1a9e 2604static inline void count_errors(unsigned short status, struct net_device *dev)
1da177e4 2605{
298e1a9e 2606 struct gfar_private *priv = netdev_priv(dev);
09f75cd7 2607 struct net_device_stats *stats = &dev->stats;
1da177e4
LT		 2608 struct gfar_extra_stats *estats = &priv->extra_stats;
2609
2610 /* If the packet was truncated, none of the other errors
2611 * matter */
2612 if (status & RXBD_TRUNCATED) {
2613 stats->rx_length_errors++;
2614
2615 estats->rx_trunc++;
2616
2617 return;
2618 }
2619 /* Count the errors, if there were any */
2620 if (status & (RXBD_LARGE | RXBD_SHORT)) {
2621 stats->rx_length_errors++;
2622
2623 if (status & RXBD_LARGE)
2624 estats->rx_large++;
2625 else
2626 estats->rx_short++;
2627 }
2628 if (status & RXBD_NONOCTET) {
2629 stats->rx_frame_errors++;
2630 estats->rx_nonoctet++;
2631 }
2632 if (status & RXBD_CRCERR) {
2633 estats->rx_crcerr++;
2634 stats->rx_crc_errors++;
2635 }
2636 if (status & RXBD_OVERRUN) {
2637 estats->rx_overrun++;
2638 stats->rx_crc_errors++;
2639 }
2640}
2641
f4983704 2642irqreturn_t gfar_receive(int irq, void *grp_id)
1da177e4 2643{
f4983704 2644 gfar_schedule_cleanup((struct gfar_priv_grp *)grp_id);
1da177e4
LT		 2645 return IRQ_HANDLED;
2646}
2647
0bbaf069
KG		 2648static inline void gfar_rx_checksum(struct sk_buff *skb, struct rxfcb *fcb)
2649{
2650 /* If valid headers were found, and valid sums
2651 * were verified, then we tell the kernel that no
2652 * checksumming is necessary. Otherwise, it is */
7f7f5316 2653 if ((fcb->flags & RXFCB_CSUM_MASK) == (RXFCB_CIP | RXFCB_CTU))
0bbaf069
KG		 2654 skb->ip_summed = CHECKSUM_UNNECESSARY;
2655 else
bc8acf2c 2656 skb_checksum_none_assert(skb);
0bbaf069
KG		 2657}
2658
2659
1da177e4
LT		 2660/* gfar_process_frame() -- handle one incoming packet if skb
2661 * isn't NULL. */
2662static int gfar_process_frame(struct net_device *dev, struct sk_buff *skb,
2c2db48a 2663 int amount_pull)
1da177e4
LT		 2664{
2665 struct gfar_private *priv = netdev_priv(dev);
0bbaf069 2666 struct rxfcb *fcb = NULL;
1da177e4 2667
2c2db48a 2668 int ret;
1da177e4 2669
2c2db48a
DH		 2670 /* fcb is at the beginning if exists */
2671 fcb = (struct rxfcb *)skb->data;
0bbaf069 2672
2c2db48a
DH		 2673 /* Remove the FCB from the skb */
2674 /* Remove the padded bytes, if there are any */
f74dac08
SG		 2675 if (amount_pull) {
2676 skb_record_rx_queue(skb, fcb->rq);
2c2db48a 2677 skb_pull(skb, amount_pull);
f74dac08 2678 }
0bbaf069 2679
cc772ab7
MR		 2680 /* Get receive timestamp from the skb */
2681 if (priv->hwts_rx_en) {
2682 struct skb_shared_hwtstamps *shhwtstamps = skb_hwtstamps(skb);
2683 u64 *ns = (u64 *) skb->data;
2684 memset(shhwtstamps, 0, sizeof(*shhwtstamps));
2685 shhwtstamps->hwtstamp = ns_to_ktime(*ns);
2686 }
2687
2688 if (priv->padding)
2689 skb_pull(skb, priv->padding);
2690
2c2db48a
DH		 2691 if (priv->rx_csum_enable)
2692 gfar_rx_checksum(skb, fcb);
0bbaf069 2693
2c2db48a
DH		 2694 /* Tell the skb what kind of packet this is */
2695 skb->protocol = eth_type_trans(skb, dev);
1da177e4 2696
2c2db48a
DH		 2697 /* Send the packet up the stack */
2698 if (unlikely(priv->vlgrp && (fcb->flags & RXFCB_VLN)))
2699 ret = vlan_hwaccel_receive_skb(skb, priv->vlgrp, fcb->vlctl);
2700 else
2701 ret = netif_receive_skb(skb);
0bbaf069 2702
2c2db48a
DH		 2703 if (NET_RX_DROP == ret)
2704 priv->extra_stats.kernel_dropped++;
1da177e4
LT		 2705
2706 return 0;
2707}
2708
2709/* gfar_clean_rx_ring() -- Processes each frame in the rx ring
0bbaf069 2710 * until the budget/quota has been reached. Returns the number
1da177e4
LT		 2711 * of frames handled
2712 */
a12f801d 2713int gfar_clean_rx_ring(struct gfar_priv_rx_q *rx_queue, int rx_work_limit)
1da177e4 2714{
a12f801d 2715 struct net_device *dev = rx_queue->dev;
31de198b 2716 struct rxbd8 *bdp, *base;
1da177e4 2717 struct sk_buff *skb;
2c2db48a
DH		 2718 int pkt_len;
2719 int amount_pull;
1da177e4
LT		 2720 int howmany = 0;
2721 struct gfar_private *priv = netdev_priv(dev);
2722
2723 /* Get the first full descriptor */
a12f801d
SG		 2724 bdp = rx_queue->cur_rx;
2725 base = rx_queue->rx_bd_base;
1da177e4 2726
cc772ab7 2727 amount_pull = (gfar_uses_fcb(priv) ? GMAC_FCB_LEN : 0);
2c2db48a 2728
1da177e4 2729 while (!((bdp->status & RXBD_EMPTY) || (--rx_work_limit < 0))) {
815b97c6 2730 struct sk_buff *newskb;
3b6330ce 2731 rmb();
815b97c6
AF		 2732
2733 /* Add another skb for the future */
2734 newskb = gfar_new_skb(dev);
2735
a12f801d 2736 skb = rx_queue->rx_skbuff[rx_queue->skb_currx];
1da177e4 2737
4826857f 2738 dma_unmap_single(&priv->ofdev->dev, bdp->bufPtr,
81183059
AF		 2739 priv->rx_buffer_size, DMA_FROM_DEVICE);
2740
63b88b90
AV		 2741 if (unlikely(!(bdp->status & RXBD_ERR) &&
2742 bdp->length > priv->rx_buffer_size))
2743 bdp->status = RXBD_LARGE;
2744
815b97c6
AF		 2745 /* We drop the frame if we failed to allocate a new buffer */
2746 if (unlikely(!newskb || !(bdp->status & RXBD_LAST) ||
2747 bdp->status & RXBD_ERR)) {
2748 count_errors(bdp->status, dev);
2749
2750 if (unlikely(!newskb))
2751 newskb = skb;
acbc0f03 2752 else if (skb)
cd0ea241 2753 skb_queue_head(&priv->rx_recycle, skb);
815b97c6 2754 } else {
1da177e4 2755 /* Increment the number of packets */
a7f38041 2756 rx_queue->stats.rx_packets++;
1da177e4
LT		 2757 howmany++;
2758
2c2db48a
DH		 2759 if (likely(skb)) {
2760 pkt_len = bdp->length - ETH_FCS_LEN;
2761 /* Remove the FCS from the packet length */
2762 skb_put(skb, pkt_len);
a7f38041 2763 rx_queue->stats.rx_bytes += pkt_len;
f74dac08 2764 skb_record_rx_queue(skb, rx_queue->qindex);
2c2db48a
DH		 2765 gfar_process_frame(dev, skb, amount_pull);
2766
2767 } else {
2768 if (netif_msg_rx_err(priv))
2769 printk(KERN_WARNING
2770 "%s: Missing skb!\n", dev->name);
a7f38041 2771 rx_queue->stats.rx_dropped++;
2c2db48a
DH		 2772 priv->extra_stats.rx_skbmissing++;
2773 }
1da177e4 2774
1da177e4
LT		 2775 }
2776
a12f801d 2777 rx_queue->rx_skbuff[rx_queue->skb_currx] = newskb;
1da177e4 2778
815b97c6 2779 /* Setup the new bdp */
a12f801d 2780 gfar_new_rxbdp(rx_queue, bdp, newskb);
1da177e4
LT		 2781
2782 /* Update to the next pointer */
a12f801d 2783 bdp = next_bd(bdp, base, rx_queue->rx_ring_size);
1da177e4
LT		 2784
2785 /* update to point at the next skb */
a12f801d
SG		 2786 rx_queue->skb_currx =
2787 (rx_queue->skb_currx + 1) &
2788 RX_RING_MOD_MASK(rx_queue->rx_ring_size);
1da177e4
LT		 2789 }
2790
2791 /* Update the current rxbd pointer to be the next one */
a12f801d 2792 rx_queue->cur_rx = bdp;
1da177e4 2793
1da177e4
LT		 2794 return howmany;
2795}
2796
bea3348e 2797static int gfar_poll(struct napi_struct *napi, int budget)
1da177e4 2798{
fba4ed03
SG		 2799 struct gfar_priv_grp *gfargrp = container_of(napi,
2800 struct gfar_priv_grp, napi);
2801 struct gfar_private *priv = gfargrp->priv;
46ceb60c 2802 struct gfar __iomem *regs = gfargrp->regs;
a12f801d 2803 struct gfar_priv_tx_q *tx_queue = NULL;
fba4ed03
SG		 2804 struct gfar_priv_rx_q *rx_queue = NULL;
2805 int rx_cleaned = 0, budget_per_queue = 0, rx_cleaned_per_queue = 0;
18294ad1
AV		 2806 int tx_cleaned = 0, i, left_over_budget = budget;
2807 unsigned long serviced_queues = 0;
fba4ed03 2808 int num_queues = 0;
d080cd63 2809
fba4ed03
SG		 2810 num_queues = gfargrp->num_rx_queues;
2811 budget_per_queue = budget/num_queues;
2812
8c7396ae
DH		 2813 /* Clear IEVENT, so interrupts aren't called again
2814 * because of the packets that have already arrived */
f4983704 2815 gfar_write(&regs->ievent, IEVENT_RTX_MASK);
8c7396ae 2816
fba4ed03 2817 while (num_queues && left_over_budget) {
1da177e4 2818
fba4ed03
SG		 2819 budget_per_queue = left_over_budget/num_queues;
2820 left_over_budget = 0;
2821
984b3f57 2822 for_each_set_bit(i, &gfargrp->rx_bit_map, priv->num_rx_queues) {
fba4ed03
SG		 2823 if (test_bit(i, &serviced_queues))
2824 continue;
2825 rx_queue = priv->rx_queue[i];
2826 tx_queue = priv->tx_queue[rx_queue->qindex];
2827
a3bc1f11 2828 tx_cleaned += gfar_clean_tx_ring(tx_queue);
fba4ed03
SG		 2829 rx_cleaned_per_queue = gfar_clean_rx_ring(rx_queue,
2830 budget_per_queue);
2831 rx_cleaned += rx_cleaned_per_queue;
2832 if(rx_cleaned_per_queue < budget_per_queue) {
2833 left_over_budget = left_over_budget +
2834 (budget_per_queue - rx_cleaned_per_queue);
2835 set_bit(i, &serviced_queues);
2836 num_queues--;
2837 }
2838 }
2839 }
1da177e4 2840
42199884
AF		 2841 if (tx_cleaned)
2842 return budget;
2843
2844 if (rx_cleaned < budget) {
288379f0 2845 napi_complete(napi);
1da177e4
LT		 2846
2847 /* Clear the halt bit in RSTAT */
fba4ed03 2848 gfar_write(&regs->rstat, gfargrp->rstat);
1da177e4 2849
f4983704 2850 gfar_write(&regs->imask, IMASK_DEFAULT);
1da177e4
LT		 2851
2852 /* If we are coalescing interrupts, update the timer */
2853 /* Otherwise, clear it */
46ceb60c
SG		 2854 gfar_configure_coalescing(priv,
2855 gfargrp->rx_bit_map, gfargrp->tx_bit_map);
1da177e4
LT		 2856 }
2857
42199884 2858 return rx_cleaned;
1da177e4 2859}
1da177e4 2860
f2d71c2d
VW		 2861#ifdef CONFIG_NET_POLL_CONTROLLER
2862/*
2863 * Polling 'interrupt' - used by things like netconsole to send skbs
2864 * without having to re-enable interrupts. It's not called while
2865 * the interrupt routine is executing.
2866 */
2867static void gfar_netpoll(struct net_device *dev)
2868{
2869 struct gfar_private *priv = netdev_priv(dev);
46ceb60c 2870 int i = 0;
f2d71c2d
VW		 2871
2872 /* If the device has multiple interrupts, run tx/rx */
b31a1d8b 2873 if (priv->device_flags & FSL_GIANFAR_DEV_HAS_MULTI_INTR) {
46ceb60c
SG		 2874 for (i = 0; i < priv->num_grps; i++) {
2875 disable_irq(priv->gfargrp[i].interruptTransmit);
2876 disable_irq(priv->gfargrp[i].interruptReceive);
2877 disable_irq(priv->gfargrp[i].interruptError);
2878 gfar_interrupt(priv->gfargrp[i].interruptTransmit,
2879 &priv->gfargrp[i]);
2880 enable_irq(priv->gfargrp[i].interruptError);
2881 enable_irq(priv->gfargrp[i].interruptReceive);
2882 enable_irq(priv->gfargrp[i].interruptTransmit);
2883 }
f2d71c2d 2884 } else {
46ceb60c
SG		 2885 for (i = 0; i < priv->num_grps; i++) {
2886 disable_irq(priv->gfargrp[i].interruptTransmit);
2887 gfar_interrupt(priv->gfargrp[i].interruptTransmit,
2888 &priv->gfargrp[i]);
2889 enable_irq(priv->gfargrp[i].interruptTransmit);
43de004b 2890 }
f2d71c2d
VW		 2891 }
2892}
2893#endif
2894
1da177e4 2895/* The interrupt handler for devices with one interrupt */
f4983704 2896static irqreturn_t gfar_interrupt(int irq, void *grp_id)
1da177e4 2897{
f4983704 2898 struct gfar_priv_grp *gfargrp = grp_id;
1da177e4
LT		 2899
2900 /* Save ievent for future reference */
f4983704 2901 u32 events = gfar_read(&gfargrp->regs->ievent);
1da177e4 2902
1da177e4 2903 /* Check for reception */
538cc7ee 2904 if (events & IEVENT_RX_MASK)
f4983704 2905 gfar_receive(irq, grp_id);
1da177e4
LT		 2906
2907 /* Check for transmit completion */
538cc7ee 2908 if (events & IEVENT_TX_MASK)
f4983704 2909 gfar_transmit(irq, grp_id);
1da177e4 2910
538cc7ee
SS		 2911 /* Check for errors */
2912 if (events & IEVENT_ERR_MASK)
f4983704 2913 gfar_error(irq, grp_id);
1da177e4
LT		 2914
2915 return IRQ_HANDLED;
2916}
2917
1da177e4
LT		 2918/* Called every time the controller might need to be made
2919 * aware of new link state. The PHY code conveys this
bb40dcbb 2920 * information through variables in the phydev structure, and this
1da177e4
LT		 2921 * function converts those variables into the appropriate
2922 * register values, and can bring down the device if needed.
2923 */
2924static void adjust_link(struct net_device *dev)
2925{
2926 struct gfar_private *priv = netdev_priv(dev);
46ceb60c 2927 struct gfar __iomem *regs = priv->gfargrp[0].regs;
bb40dcbb
AF		 2928 unsigned long flags;
2929 struct phy_device *phydev = priv->phydev;
2930 int new_state = 0;
2931
fba4ed03
SG		 2932 local_irq_save(flags);
2933 lock_tx_qs(priv);
2934
bb40dcbb
AF		 2935 if (phydev->link) {
2936 u32 tempval = gfar_read(&regs->maccfg2);
7f7f5316 2937 u32 ecntrl = gfar_read(&regs->ecntrl);
1da177e4 2938
1da177e4
LT		 2939 /* Now we make sure that we can be in full duplex mode.
2940 * If not, we operate in half-duplex mode. */
bb40dcbb
AF		 2941 if (phydev->duplex != priv->oldduplex) {
2942 new_state = 1;
2943 if (!(phydev->duplex))
1da177e4 2944 tempval &= ~(MACCFG2_FULL_DUPLEX);
bb40dcbb 2945 else
1da177e4 2946 tempval |= MACCFG2_FULL_DUPLEX;
1da177e4 2947
bb40dcbb 2948 priv->oldduplex = phydev->duplex;
1da177e4
LT		 2949 }
2950
bb40dcbb
AF		 2951 if (phydev->speed != priv->oldspeed) {
2952 new_state = 1;
2953 switch (phydev->speed) {
1da177e4 2954 case 1000:
1da177e4
LT		 2955 tempval =
2956 ((tempval & ~(MACCFG2_IF)) | MACCFG2_GMII);
f430e49e
LY		 2957
2958 ecntrl &= ~(ECNTRL_R100);
1da177e4
LT		 2959 break;
2960 case 100:
2961 case 10:
1da177e4
LT		 2962 tempval =
2963 ((tempval & ~(MACCFG2_IF)) | MACCFG2_MII);
7f7f5316
AF		 2964
2965 /* Reduced mode distinguishes
2966 * between 10 and 100 */
2967 if (phydev->speed == SPEED_100)
2968 ecntrl |= ECNTRL_R100;
2969 else
2970 ecntrl &= ~(ECNTRL_R100);
1da177e4
LT		 2971 break;
2972 default:
0bbaf069
KG		 2973 if (netif_msg_link(priv))
2974 printk(KERN_WARNING
bb40dcbb
AF		 2975 "%s: Ack! Speed (%d) is not 10/100/1000!\n",
2976 dev->name, phydev->speed);
1da177e4
LT		 2977 break;
2978 }
2979
bb40dcbb 2980 priv->oldspeed = phydev->speed;
1da177e4
LT		 2981 }
2982
bb40dcbb 2983 gfar_write(&regs->maccfg2, tempval);
7f7f5316 2984 gfar_write(&regs->ecntrl, ecntrl);
bb40dcbb 2985
1da177e4 2986 if (!priv->oldlink) {
bb40dcbb 2987 new_state = 1;
1da177e4 2988 priv->oldlink = 1;
1da177e4 2989 }
bb40dcbb
AF		 2990 } else if (priv->oldlink) {
2991 new_state = 1;
2992 priv->oldlink = 0;
2993 priv->oldspeed = 0;
2994 priv->oldduplex = -1;
1da177e4 2995 }
1da177e4 2996
bb40dcbb
AF		 2997 if (new_state && netif_msg_link(priv))
2998 phy_print_status(phydev);
fba4ed03
SG		 2999 unlock_tx_qs(priv);
3000 local_irq_restore(flags);
bb40dcbb 3001}
1da177e4
LT		 3002
3003/* Update the hash table based on the current list of multicast
3004 * addresses we subscribe to. Also, change the promiscuity of
3005 * the device based on the flags (this function is called
3006 * whenever dev->flags is changed */
3007static void gfar_set_multi(struct net_device *dev)
3008{
22bedad3 3009 struct netdev_hw_addr *ha;
1da177e4 3010 struct gfar_private *priv = netdev_priv(dev);
46ceb60c 3011 struct gfar __iomem *regs = priv->gfargrp[0].regs;
1da177e4
LT		 3012 u32 tempval;
3013
a12f801d 3014 if (dev->flags & IFF_PROMISC) {
1da177e4
LT		 3015 /* Set RCTRL to PROM */
3016 tempval = gfar_read(&regs->rctrl);
3017 tempval |= RCTRL_PROM;
3018 gfar_write(&regs->rctrl, tempval);
3019 } else {
3020 /* Set RCTRL to not PROM */
3021 tempval = gfar_read(&regs->rctrl);
3022 tempval &= ~(RCTRL_PROM);
3023 gfar_write(&regs->rctrl, tempval);
3024 }
6aa20a22 3025
a12f801d 3026 if (dev->flags & IFF_ALLMULTI) {
1da177e4 3027 /* Set the hash to rx all multicast frames */
0bbaf069
KG		 3028 gfar_write(&regs->igaddr0, 0xffffffff);
3029 gfar_write(&regs->igaddr1, 0xffffffff);
3030 gfar_write(&regs->igaddr2, 0xffffffff);
3031 gfar_write(&regs->igaddr3, 0xffffffff);
3032 gfar_write(&regs->igaddr4, 0xffffffff);
3033 gfar_write(&regs->igaddr5, 0xffffffff);
3034 gfar_write(&regs->igaddr6, 0xffffffff);
3035 gfar_write(&regs->igaddr7, 0xffffffff);
1da177e4
LT		 3036 gfar_write(&regs->gaddr0, 0xffffffff);
3037 gfar_write(&regs->gaddr1, 0xffffffff);
3038 gfar_write(&regs->gaddr2, 0xffffffff);
3039 gfar_write(&regs->gaddr3, 0xffffffff);
3040 gfar_write(&regs->gaddr4, 0xffffffff);
3041 gfar_write(&regs->gaddr5, 0xffffffff);
3042 gfar_write(&regs->gaddr6, 0xffffffff);
3043 gfar_write(&regs->gaddr7, 0xffffffff);
3044 } else {
7f7f5316
AF		 3045 int em_num;
3046 int idx;
3047
1da177e4 3048 /* zero out the hash */
0bbaf069
KG		 3049 gfar_write(&regs->igaddr0, 0x0);
3050 gfar_write(&regs->igaddr1, 0x0);
3051 gfar_write(&regs->igaddr2, 0x0);
3052 gfar_write(&regs->igaddr3, 0x0);
3053 gfar_write(&regs->igaddr4, 0x0);
3054 gfar_write(&regs->igaddr5, 0x0);
3055 gfar_write(&regs->igaddr6, 0x0);
3056 gfar_write(&regs->igaddr7, 0x0);
1da177e4
LT		 3057 gfar_write(&regs->gaddr0, 0x0);
3058 gfar_write(&regs->gaddr1, 0x0);
3059 gfar_write(&regs->gaddr2, 0x0);
3060 gfar_write(&regs->gaddr3, 0x0);
3061 gfar_write(&regs->gaddr4, 0x0);
3062 gfar_write(&regs->gaddr5, 0x0);
3063 gfar_write(&regs->gaddr6, 0x0);
3064 gfar_write(&regs->gaddr7, 0x0);
3065
7f7f5316
AF		 3066 /* If we have extended hash tables, we need to
3067 * clear the exact match registers to prepare for
3068 * setting them */
3069 if (priv->extended_hash) {
3070 em_num = GFAR_EM_NUM + 1;
3071 gfar_clear_exact_match(dev);
3072 idx = 1;
3073 } else {
3074 idx = 0;
3075 em_num = 0;
3076 }
3077
4cd24eaf 3078 if (netdev_mc_empty(dev))
1da177e4
LT		 3079 return;
3080
3081 /* Parse the list, and set the appropriate bits */
22bedad3 3082 netdev_for_each_mc_addr(ha, dev) {
7f7f5316 3083 if (idx < em_num) {
22bedad3 3084 gfar_set_mac_for_addr(dev, idx, ha->addr);
7f7f5316
AF		 3085 idx++;
3086 } else
22bedad3 3087 gfar_set_hash_for_addr(dev, ha->addr);
1da177e4
LT		 3088 }
3089 }
1da177e4
LT		 3090}
3091
7f7f5316
AF		 3092
3093/* Clears each of the exact match registers to zero, so they
3094 * don't interfere with normal reception */
3095static void gfar_clear_exact_match(struct net_device *dev)
3096{
3097 int idx;
b6bc7650 3098 static const u8 zero_arr[MAC_ADDR_LEN] = {0, 0, 0, 0, 0, 0};
7f7f5316
AF		 3099
3100 for(idx = 1;idx < GFAR_EM_NUM + 1;idx++)
b6bc7650 3101 gfar_set_mac_for_addr(dev, idx, zero_arr);
7f7f5316
AF		 3102}
3103
1da177e4
LT		 3104/* Set the appropriate hash bit for the given addr */
3105/* The algorithm works like so:
3106 * 1) Take the Destination Address (ie the multicast address), and
3107 * do a CRC on it (little endian), and reverse the bits of the
3108 * result.
3109 * 2) Use the 8 most significant bits as a hash into a 256-entry
3110 * table. The table is controlled through 8 32-bit registers:
3111 * gaddr0-7. gaddr0's MSB is entry 0, and gaddr7's LSB is
3112 * gaddr7. This means that the 3 most significant bits in the
3113 * hash index which gaddr register to use, and the 5 other bits
3114 * indicate which bit (assuming an IBM numbering scheme, which
3115 * for PowerPC (tm) is usually the case) in the register holds
3116 * the entry. */
3117static void gfar_set_hash_for_addr(struct net_device *dev, u8 *addr)
3118{
3119 u32 tempval;
3120 struct gfar_private *priv = netdev_priv(dev);
1da177e4 3121 u32 result = ether_crc(MAC_ADDR_LEN, addr);
0bbaf069
KG		 3122 int width = priv->hash_width;
3123 u8 whichbit = (result >> (32 - width)) & 0x1f;
3124 u8 whichreg = result >> (32 - width + 5);
1da177e4
LT		 3125 u32 value = (1 << (31-whichbit));
3126
0bbaf069 3127 tempval = gfar_read(priv->hash_regs[whichreg]);
1da177e4 3128 tempval |= value;
0bbaf069 3129 gfar_write(priv->hash_regs[whichreg], tempval);
1da177e4
LT		 3130}
3131
7f7f5316
AF		 3132
3133/* There are multiple MAC Address register pairs on some controllers
3134 * This function sets the numth pair to a given address
3135 */
b6bc7650
JP		 3136static void gfar_set_mac_for_addr(struct net_device *dev, int num,
3137 const u8 *addr)
7f7f5316
AF		 3138{
3139 struct gfar_private *priv = netdev_priv(dev);
46ceb60c 3140 struct gfar __iomem *regs = priv->gfargrp[0].regs;
7f7f5316
AF		 3141 int idx;
3142 char tmpbuf[MAC_ADDR_LEN];
3143 u32 tempval;
f4983704 3144 u32 __iomem *macptr = &regs->macstnaddr1;
7f7f5316
AF		 3145
3146 macptr += num*2;
3147
3148 /* Now copy it into the mac registers backwards, cuz */
3149 /* little endian is silly */
3150 for (idx = 0; idx < MAC_ADDR_LEN; idx++)
3151 tmpbuf[MAC_ADDR_LEN - 1 - idx] = addr[idx];
3152
3153 gfar_write(macptr, *((u32 *) (tmpbuf)));
3154
3155 tempval = *((u32 *) (tmpbuf + 4));
3156
3157 gfar_write(macptr+1, tempval);
3158}
3159
1da177e4 3160/* GFAR error interrupt handler */
f4983704 3161static irqreturn_t gfar_error(int irq, void *grp_id)
1da177e4 3162{
f4983704
SG		 3163 struct gfar_priv_grp *gfargrp = grp_id;
3164 struct gfar __iomem *regs = gfargrp->regs;
3165 struct gfar_private *priv= gfargrp->priv;
3166 struct net_device *dev = priv->ndev;
1da177e4
LT		 3167
3168 /* Save ievent for future reference */
f4983704 3169 u32 events = gfar_read(&regs->ievent);
1da177e4
LT		 3170
3171 /* Clear IEVENT */
f4983704 3172 gfar_write(&regs->ievent, events & IEVENT_ERR_MASK);
d87eb127
SW		 3173
3174 /* Magic Packet is not an error. */
b31a1d8b 3175 if ((priv->device_flags & FSL_GIANFAR_DEV_HAS_MAGIC_PACKET) &&
d87eb127
SW		 3176 (events & IEVENT_MAG))
3177 events &= ~IEVENT_MAG;
1da177e4
LT		 3178
3179 /* Hmm... */
0bbaf069
KG		 3180 if (netif_msg_rx_err(priv) || netif_msg_tx_err(priv))
3181 printk(KERN_DEBUG "%s: error interrupt (ievent=0x%08x imask=0x%08x)\n",
f4983704 3182 dev->name, events, gfar_read(&regs->imask));
1da177e4
LT		 3183
3184 /* Update the error counters */
3185 if (events & IEVENT_TXE) {
09f75cd7 3186 dev->stats.tx_errors++;
1da177e4
LT		 3187
3188 if (events & IEVENT_LC)
09f75cd7 3189 dev->stats.tx_window_errors++;
1da177e4 3190 if (events & IEVENT_CRL)
09f75cd7 3191 dev->stats.tx_aborted_errors++;
1da177e4 3192 if (events & IEVENT_XFUN) {
836cf7fa
AV		 3193 unsigned long flags;
3194
0bbaf069 3195 if (netif_msg_tx_err(priv))
538cc7ee
SS		 3196 printk(KERN_DEBUG "%s: TX FIFO underrun, "
3197 "packet dropped.\n", dev->name);
09f75cd7 3198 dev->stats.tx_dropped++;
1da177e4
LT		 3199 priv->extra_stats.tx_underrun++;
3200
836cf7fa
AV		 3201 local_irq_save(flags);
3202 lock_tx_qs(priv);
3203
1da177e4 3204 /* Reactivate the Tx Queues */
fba4ed03 3205 gfar_write(&regs->tstat, gfargrp->tstat);
836cf7fa
AV		 3206
3207 unlock_tx_qs(priv);
3208 local_irq_restore(flags);
1da177e4 3209 }
0bbaf069
KG		 3210 if (netif_msg_tx_err(priv))
3211 printk(KERN_DEBUG "%s: Transmit Error\n", dev->name);
1da177e4
LT		 3212 }
3213 if (events & IEVENT_BSY) {
09f75cd7 3214 dev->stats.rx_errors++;
1da177e4
LT		 3215 priv->extra_stats.rx_bsy++;
3216
f4983704 3217 gfar_receive(irq, grp_id);
1da177e4 3218
0bbaf069 3219 if (netif_msg_rx_err(priv))
538cc7ee 3220 printk(KERN_DEBUG "%s: busy error (rstat: %x)\n",
f4983704 3221 dev->name, gfar_read(&regs->rstat));
1da177e4
LT		 3222 }
3223 if (events & IEVENT_BABR) {
09f75cd7 3224 dev->stats.rx_errors++;
1da177e4
LT		 3225 priv->extra_stats.rx_babr++;
3226
0bbaf069 3227 if (netif_msg_rx_err(priv))
538cc7ee 3228 printk(KERN_DEBUG "%s: babbling RX error\n", dev->name);
1da177e4
LT		 3229 }
3230 if (events & IEVENT_EBERR) {
3231 priv->extra_stats.eberr++;
0bbaf069 3232 if (netif_msg_rx_err(priv))
538cc7ee 3233 printk(KERN_DEBUG "%s: bus error\n", dev->name);
1da177e4 3234 }
0bbaf069 3235 if ((events & IEVENT_RXC) && netif_msg_rx_status(priv))
538cc7ee 3236 printk(KERN_DEBUG "%s: control frame\n", dev->name);
1da177e4
LT		 3237
3238 if (events & IEVENT_BABT) {
3239 priv->extra_stats.tx_babt++;
0bbaf069 3240 if (netif_msg_tx_err(priv))
538cc7ee 3241 printk(KERN_DEBUG "%s: babbling TX error\n", dev->name);
1da177e4
LT		 3242 }
3243 return IRQ_HANDLED;
3244}
3245
b31a1d8b
AF		 3246static struct of_device_id gfar_match[] =
3247{
3248 {
3249 .type = "network",
3250 .compatible = "gianfar",
3251 },
46ceb60c
SG		 3252 {
3253 .compatible = "fsl,etsec2",
3254 },
b31a1d8b
AF		 3255 {},
3256};
e72701ac 3257MODULE_DEVICE_TABLE(of, gfar_match);
b31a1d8b 3258
1da177e4 3259/* Structure for a device driver */
b31a1d8b 3260static struct of_platform_driver gfar_driver = {
4018294b
GL		 3261 .driver = {
3262 .name = "fsl-gianfar",
3263 .owner = THIS_MODULE,
3264 .pm = GFAR_PM_OPS,
3265 .of_match_table = gfar_match,
3266 },
1da177e4
LT		 3267 .probe = gfar_probe,
3268 .remove = gfar_remove,
3269};
3270
3271static int __init gfar_init(void)
3272{
1577ecef 3273 return of_register_platform_driver(&gfar_driver);
1da177e4
LT		 3274}
3275
3276static void __exit gfar_exit(void)
3277{
b31a1d8b 3278 of_unregister_platform_driver(&gfar_driver);
1da177e4
LT		 3279}
3280
3281module_init(gfar_init);
3282module_exit(gfar_exit);
3283
Linux kernel - Deliverables
This page took 1.528259 seconds and 5 git commands to generate.