projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
pcmcia: dev_node removal (drivers with updated printk call)
[deliverable/linux.git] / drivers / net / pcmcia / smc91c92_cs.c
CommitLineData
1da177e4
LT		 1/*======================================================================
2
3 A PCMCIA ethernet driver for SMC91c92-based cards.
4
5 This driver supports Megahertz PCMCIA ethernet cards; and
6 Megahertz, Motorola, Ositech, and Psion Dacom ethernet/modem
7 multifunction cards.
8
9 Copyright (C) 1999 David A. Hinds -- dahinds@users.sourceforge.net
10
11 smc91c92_cs.c 1.122 2002/10/25 06:26:39
12
13 This driver contains code written by Donald Becker
14 (becker@scyld.com), Rowan Hughes (x-csrdh@jcu.edu.au),
15 David Hinds (dahinds@users.sourceforge.net), and Erik Stahlman
16 (erik@vt.edu). Donald wrote the SMC 91c92 code using parts of
17 Erik's SMC 91c94 driver. Rowan wrote a similar driver, and I've
18 incorporated some parts of his driver here. I (Dave) wrote most
19 of the PCMCIA glue code, and the Ositech support code. Kelly
20 Stephens (kstephen@holli.com) added support for the Motorola
21 Mariner, with help from Allen Brost.
22
23 This software may be used and distributed according to the terms of
24 the GNU General Public License, incorporated herein by reference.
25
26======================================================================*/
27
28#include <linux/module.h>
29#include <linux/kernel.h>
30#include <linux/init.h>
31#include <linux/slab.h>
32#include <linux/string.h>
33#include <linux/timer.h>
34#include <linux/interrupt.h>
35#include <linux/delay.h>
36#include <linux/crc32.h>
37#include <linux/netdevice.h>
38#include <linux/etherdevice.h>
39#include <linux/skbuff.h>
40#include <linux/if_arp.h>
41#include <linux/ioport.h>
42#include <linux/ethtool.h>
43#include <linux/mii.h>
4851d3aa 44#include <linux/jiffies.h>
75bf758f 45#include <linux/firmware.h>
1da177e4 46
1da177e4
LT		 47#include <pcmcia/cs_types.h>
48#include <pcmcia/cs.h>
49#include <pcmcia/cistpl.h>
50#include <pcmcia/cisreg.h>
51#include <pcmcia/ciscode.h>
52#include <pcmcia/ds.h>
50db3fdb 53#include <pcmcia/ss.h>
1da177e4
LT		 54
55#include <asm/io.h>
56#include <asm/system.h>
57#include <asm/uaccess.h>
58
1da177e4
LT		 59/*====================================================================*/
60
f71e1309 61static const char *if_names[] = { "auto", "10baseT", "10base2"};
1da177e4 62
75bf758f
JSR		 63/* Firmware name */
64#define FIRMWARE_NAME "ositech/Xilinx7OD.bin"
65
1da177e4
LT		 66/* Module parameters */
67
68MODULE_DESCRIPTION("SMC 91c92 series PCMCIA ethernet driver");
69MODULE_LICENSE("GPL");
75bf758f 70MODULE_FIRMWARE(FIRMWARE_NAME);
1da177e4
LT		 71
72#define INT_MODULE_PARM(n, v) static int n = v; module_param(n, int, 0)
73
74/*
75 Transceiver/media type.
76 0 = auto
77 1 = 10baseT (and autoselect if #define AUTOSELECT),
78 2 = AUI/10base2,
79*/
80INT_MODULE_PARM(if_port, 0);
81
1da177e4
LT		 82
83#define DRV_NAME "smc91c92_cs"
d5b20697 84#define DRV_VERSION "1.123"
1da177e4
LT		 85
86/*====================================================================*/
87
88/* Operational parameter that usually are not changed. */
89
90/* Time in jiffies before concluding Tx hung */
91#define TX_TIMEOUT ((400*HZ)/1000)
92
93/* Maximum events (Rx packets, etc.) to handle at each interrupt. */
94#define INTR_WORK 4
95
96/* Times to check the check the chip before concluding that it doesn't
97 currently have room for another Tx packet. */
98#define MEMORY_WAIT_TIME 8
99
1da177e4 100struct smc_private {
fd238232 101 struct pcmcia_device *p_dev;
1da177e4
LT		 102 spinlock_t lock;
103 u_short manfid;
104 u_short cardid;
6fb7298c 105
1da177e4
LT		 106 dev_node_t node;
107 struct sk_buff *saved_skb;
108 int packets_waiting;
109 void __iomem *base;
110 u_short cfg;
111 struct timer_list media;
112 int watchdog, tx_err;
113 u_short media_status;
114 u_short fast_poll;
115 u_short link_status;
116 struct mii_if_info mii_if;
117 int duplex;
118 int rx_ovrn;
119};
120
121/* Special definitions for Megahertz multifunction cards */
122#define MEGAHERTZ_ISR 0x0380
123
124/* Special function registers for Motorola Mariner */
125#define MOT_LAN 0x0000
126#define MOT_UART 0x0020
127#define MOT_EEPROM 0x20
128
129#define MOT_NORMAL \
130(COR_LEVEL_REQ | COR_FUNC_ENA | COR_ADDR_DECODE | COR_IREQ_ENA)
131
132/* Special function registers for Ositech cards */
133#define OSITECH_AUI_CTL 0x0c
134#define OSITECH_PWRDOWN 0x0d
135#define OSITECH_RESET 0x0e
136#define OSITECH_ISR 0x0f
137#define OSITECH_AUI_PWR 0x0c
138#define OSITECH_RESET_ISR 0x0e
139
140#define OSI_AUI_PWR 0x40
141#define OSI_LAN_PWRDOWN 0x02
142#define OSI_MODEM_PWRDOWN 0x01
143#define OSI_LAN_RESET 0x02
144#define OSI_MODEM_RESET 0x01
145
146/* Symbolic constants for the SMC91c9* series chips, from Erik Stahlman. */
147#define BANK_SELECT 14 /* Window select register. */
148#define SMC_SELECT_BANK(x) { outw(x, ioaddr + BANK_SELECT); }
149
150/* Bank 0 registers. */
151#define TCR 0 /* transmit control register */
152#define TCR_CLEAR 0 /* do NOTHING */
153#define TCR_ENABLE 0x0001 /* if this is 1, we can transmit */
154#define TCR_PAD_EN 0x0080 /* pads short packets to 64 bytes */
155#define TCR_MONCSN 0x0400 /* Monitor Carrier. */
156#define TCR_FDUPLX 0x0800 /* Full duplex mode. */
157#define TCR_NORMAL TCR_ENABLE | TCR_PAD_EN
158
159#define EPH 2 /* Ethernet Protocol Handler report. */
160#define EPH_TX_SUC 0x0001
161#define EPH_SNGLCOL 0x0002
162#define EPH_MULCOL 0x0004
163#define EPH_LTX_MULT 0x0008
164#define EPH_16COL 0x0010
165#define EPH_SQET 0x0020
166#define EPH_LTX_BRD 0x0040
167#define EPH_TX_DEFR 0x0080
168#define EPH_LAT_COL 0x0200
169#define EPH_LOST_CAR 0x0400
170#define EPH_EXC_DEF 0x0800
171#define EPH_CTR_ROL 0x1000
172#define EPH_RX_OVRN 0x2000
173#define EPH_LINK_OK 0x4000
174#define EPH_TX_UNRN 0x8000
175#define MEMINFO 8 /* Memory Information Register */
176#define MEMCFG 10 /* Memory Configuration Register */
177
178/* Bank 1 registers. */
179#define CONFIG 0
180#define CFG_MII_SELECT 0x8000 /* 91C100 only */
181#define CFG_NO_WAIT 0x1000
182#define CFG_FULL_STEP 0x0400
183#define CFG_SET_SQLCH 0x0200
184#define CFG_AUI_SELECT 0x0100
185#define CFG_16BIT 0x0080
186#define CFG_DIS_LINK 0x0040
187#define CFG_STATIC 0x0030
188#define CFG_IRQ_SEL_1 0x0004
189#define CFG_IRQ_SEL_0 0x0002
190#define BASE_ADDR 2
191#define ADDR0 4
192#define GENERAL 10
193#define CONTROL 12
194#define CTL_STORE 0x0001
195#define CTL_RELOAD 0x0002
196#define CTL_EE_SELECT 0x0004
197#define CTL_TE_ENABLE 0x0020
198#define CTL_CR_ENABLE 0x0040
199#define CTL_LE_ENABLE 0x0080
200#define CTL_AUTO_RELEASE 0x0800
201#define CTL_POWERDOWN 0x2000
202
203/* Bank 2 registers. */
204#define MMU_CMD 0
205#define MC_ALLOC 0x20 /* or with number of 256 byte packets */
206#define MC_RESET 0x40
207#define MC_RELEASE 0x80 /* remove and release the current rx packet */
208#define MC_FREEPKT 0xA0 /* Release packet in PNR register */
209#define MC_ENQUEUE 0xC0 /* Enqueue the packet for transmit */
210#define PNR_ARR 2
211#define FIFO_PORTS 4
212#define FP_RXEMPTY 0x8000
213#define POINTER 6
214#define PTR_AUTO_INC 0x0040
215#define PTR_READ 0x2000
216#define PTR_AUTOINC 0x4000
217#define PTR_RCV 0x8000
218#define DATA_1 8
219#define INTERRUPT 12
220#define IM_RCV_INT 0x1
221#define IM_TX_INT 0x2
222#define IM_TX_EMPTY_INT 0x4
223#define IM_ALLOC_INT 0x8
224#define IM_RX_OVRN_INT 0x10
225#define IM_EPH_INT 0x20
226
227#define RCR 4
228enum RxCfg { RxAllMulti = 0x0004, RxPromisc = 0x0002,
229 RxEnable = 0x0100, RxStripCRC = 0x0200};
230#define RCR_SOFTRESET 0x8000 /* resets the chip */
231#define RCR_STRIP_CRC 0x200 /* strips CRC */
232#define RCR_ENABLE 0x100 /* IFF this is set, we can receive packets */
233#define RCR_ALMUL 0x4 /* receive all multicast packets */
234#define RCR_PROMISC 0x2 /* enable promiscuous mode */
235
236/* the normal settings for the RCR register : */
237#define RCR_NORMAL (RCR_STRIP_CRC | RCR_ENABLE)
238#define RCR_CLEAR 0x0 /* set it to a base state */
239#define COUNTER 6
240
241/* BANK 3 -- not the same values as in smc9194! */
242#define MULTICAST0 0
243#define MULTICAST2 2
244#define MULTICAST4 4
245#define MULTICAST6 6
246#define MGMT 8
247#define REVISION 0x0a
248
249/* Transmit status bits. */
250#define TS_SUCCESS 0x0001
251#define TS_16COL 0x0010
252#define TS_LATCOL 0x0200
253#define TS_LOSTCAR 0x0400
254
255/* Receive status bits. */
256#define RS_ALGNERR 0x8000
257#define RS_BADCRC 0x2000
258#define RS_ODDFRAME 0x1000
259#define RS_TOOLONG 0x0800
260#define RS_TOOSHORT 0x0400
261#define RS_MULTICAST 0x0001
262#define RS_ERRORS (RS_ALGNERR | RS_BADCRC | RS_TOOLONG | RS_TOOSHORT)
263
264#define set_bits(v, p) outw(inw(p)|(v), (p))
265#define mask_bits(v, p) outw(inw(p)&(v), (p))
266
267/*====================================================================*/
268
cc3b4866 269static void smc91c92_detach(struct pcmcia_device *p_dev);
15b99ac1 270static int smc91c92_config(struct pcmcia_device *link);
fba395ee 271static void smc91c92_release(struct pcmcia_device *link);
1da177e4
LT		 272
273static int smc_open(struct net_device *dev);
274static int smc_close(struct net_device *dev);
275static int smc_ioctl(struct net_device *dev, struct ifreq *rq, int cmd);
276static void smc_tx_timeout(struct net_device *dev);
dbf02fae
SH		 277static netdev_tx_t smc_start_xmit(struct sk_buff *skb,
278 struct net_device *dev);
7d12e780 279static irqreturn_t smc_interrupt(int irq, void *dev_id);
1da177e4 280static void smc_rx(struct net_device *dev);
1da177e4
LT		 281static void set_rx_mode(struct net_device *dev);
282static int s9k_config(struct net_device *dev, struct ifmap *map);
283static void smc_set_xcvr(struct net_device *dev, int if_port);
284static void smc_reset(struct net_device *dev);
285static void media_check(u_long arg);
906da809 286static void mdio_sync(unsigned int addr);
1da177e4
LT		 287static int mdio_read(struct net_device *dev, int phy_id, int loc);
288static void mdio_write(struct net_device *dev, int phy_id, int loc, int value);
289static int smc_link_ok(struct net_device *dev);
7282d491 290static const struct ethtool_ops ethtool_ops;
1da177e4 291
9b31b697
SH		 292static const struct net_device_ops smc_netdev_ops = {
293 .ndo_open = smc_open,
294 .ndo_stop = smc_close,
295 .ndo_start_xmit = smc_start_xmit,
296 .ndo_tx_timeout = smc_tx_timeout,
297 .ndo_set_config = s9k_config,
298 .ndo_set_multicast_list = set_rx_mode,
299 .ndo_do_ioctl = &smc_ioctl,
300 .ndo_change_mtu = eth_change_mtu,
301 .ndo_set_mac_address = eth_mac_addr,
302 .ndo_validate_addr = eth_validate_addr,
303};
304
1da177e4
LT		 305/*======================================================================
306
307 smc91c92_attach() creates an "instance" of the driver, allocating
308 local data structures for one device. The device is registered
309 with Card Services.
310
311======================================================================*/
312
15b99ac1 313static int smc91c92_probe(struct pcmcia_device *link)
1da177e4 314{
1da177e4 315 struct smc_private *smc;
1da177e4 316 struct net_device *dev;
1da177e4 317
dd0fab5b 318 dev_dbg(&link->dev, "smc91c92_attach()\n");
1da177e4
LT		 319
320 /* Create new ethernet device */
321 dev = alloc_etherdev(sizeof(struct smc_private));
322 if (!dev)
f8cfa618 323 return -ENOMEM;
1da177e4 324 smc = netdev_priv(dev);
fba395ee 325 smc->p_dev = link;
1da177e4
LT		 326 link->priv = dev;
327
328 spin_lock_init(&smc->lock);
329 link->io.NumPorts1 = 16;
330 link->io.Attributes1 = IO_DATA_PATH_WIDTH_AUTO;
331 link->io.IOAddrLines = 4;
1da177e4 332 link->conf.Attributes = CONF_ENABLE_IRQ;
1da177e4
LT		 333 link->conf.IntType = INT_MEMORY_AND_IO;
334
335 /* The SMC91c92-specific entries in the device structure. */
9b31b697 336 dev->netdev_ops = &smc_netdev_ops;
1da177e4 337 SET_ETHTOOL_OPS(dev, &ethtool_ops);
1da177e4 338 dev->watchdog_timeo = TX_TIMEOUT;
1da177e4
LT		 339
340 smc->mii_if.dev = dev;
341 smc->mii_if.mdio_read = mdio_read;
342 smc->mii_if.mdio_write = mdio_write;
343 smc->mii_if.phy_id_mask = 0x1f;
344 smc->mii_if.reg_num_mask = 0x1f;
345
15b99ac1 346 return smc91c92_config(link);
1da177e4
LT		 347} /* smc91c92_attach */
348
349/*======================================================================
350
351 This deletes a driver "instance". The device is de-registered
352 with Card Services. If it has been released, all local data
353 structures are freed. Otherwise, the structures will be freed
354 when the device is released.
355
356======================================================================*/
357
fba395ee 358static void smc91c92_detach(struct pcmcia_device *link)
1da177e4
LT		 359{
360 struct net_device *dev = link->priv;
1da177e4 361
dd0fab5b 362 dev_dbg(&link->dev, "smc91c92_detach\n");
1da177e4 363
fd238232 364 if (link->dev_node)
1da177e4
LT		 365 unregister_netdev(dev);
366
e2d40963 367 smc91c92_release(link);
1da177e4 368
1da177e4
LT		 369 free_netdev(dev);
370} /* smc91c92_detach */
371
372/*====================================================================*/
373
374static int cvt_ascii_address(struct net_device *dev, char *s)
375{
376 int i, j, da, c;
377
378 if (strlen(s) != 12)
379 return -1;
380 for (i = 0; i < 6; i++) {
381 da = 0;
382 for (j = 0; j < 2; j++) {
383 c = *s++;
384 da <<= 4;
385 da += ((c >= '0') && (c <= '9')) ?
386 (c - '0') : ((c & 0x0f) + 9);
387 }
388 dev->dev_addr[i] = da;
389 }
390 return 0;
391}
392
dddfbd82 393/*====================================================================
1da177e4
LT		 394
395 Configuration stuff for Megahertz cards
396
397 mhz_3288_power() is used to power up a 3288's ethernet chip.
398 mhz_mfc_config() handles socket setup for multifunction (1144
399 and 3288) cards. mhz_setup() gets a card's hardware ethernet
400 address.
401
402======================================================================*/
403
fba395ee 404static int mhz_3288_power(struct pcmcia_device *link)
1da177e4
LT		 405{
406 struct net_device *dev = link->priv;
407 struct smc_private *smc = netdev_priv(dev);
408 u_char tmp;
409
410 /* Read the ISR twice... */
411 readb(smc->base+MEGAHERTZ_ISR);
412 udelay(5);
413 readb(smc->base+MEGAHERTZ_ISR);
414
415 /* Pause 200ms... */
416 mdelay(200);
417
418 /* Now read and write the COR... */
419 tmp = readb(smc->base + link->conf.ConfigBase + CISREG_COR);
420 udelay(5);
421 writeb(tmp, smc->base + link->conf.ConfigBase + CISREG_COR);
422
423 return 0;
424}
425
b54bf94b
DB		 426static int mhz_mfc_config_check(struct pcmcia_device *p_dev,
427 cistpl_cftable_entry_t *cf,
8e2fc39d 428 cistpl_cftable_entry_t *dflt,
ad913c11 429 unsigned int vcc,
b54bf94b
DB		 430 void *priv_data)
431{
432 int k;
b54bf94b
DB		 433 p_dev->io.BasePort2 = cf->io.win[0].base;
434 for (k = 0; k < 0x400; k += 0x10) {
435 if (k & 0x80)
436 continue;
437 p_dev->io.BasePort1 = k ^ 0x300;
438 if (!pcmcia_request_io(p_dev, &p_dev->io))
439 return 0;
440 }
441 return -ENODEV;
442}
443
fba395ee 444static int mhz_mfc_config(struct pcmcia_device *link)
1da177e4
LT		 445{
446 struct net_device *dev = link->priv;
447 struct smc_private *smc = netdev_priv(dev);
1da177e4
LT		 448 win_req_t req;
449 memreq_t mem;
b54bf94b 450 int i;
1da177e4
LT		 451
452 link->conf.Attributes |= CONF_ENABLE_SPKR;
453 link->conf.Status = CCSR_AUDIO_ENA;
1da177e4
LT		 454 link->io.IOAddrLines = 16;
455 link->io.Attributes2 = IO_DATA_PATH_WIDTH_8;
456 link->io.NumPorts2 = 8;
457
1da177e4
LT		 458 /* The Megahertz combo cards have modem-like CIS entries, so
459 we have to explicitly try a bunch of port combinations. */
b54bf94b 460 if (pcmcia_loop_config(link, mhz_mfc_config_check, NULL))
dddfbd82
DB		 461 return -ENODEV;
462
1da177e4
LT		 463 dev->base_addr = link->io.BasePort1;
464
465 /* Allocate a memory window, for accessing the ISR */
466 req.Attributes = WIN_DATA_WIDTH_8|WIN_MEMORY_TYPE_AM|WIN_ENABLE;
467 req.Base = req.Size = 0;
468 req.AccessSpeed = 0;
6838b03f 469 i = pcmcia_request_window(link, &req, &link->win);
4c89e88b 470 if (i != 0)
dddfbd82
DB		 471 return -ENODEV;
472
1da177e4
LT		 473 smc->base = ioremap(req.Base, req.Size);
474 mem.CardOffset = mem.Page = 0;
475 if (smc->manfid == MANFID_MOTOROLA)
476 mem.CardOffset = link->conf.ConfigBase;
868575d1 477 i = pcmcia_map_mem_page(link, link->win, &mem);
1da177e4 478
8e95a202
JP		 479 if ((i == 0) &&
480 (smc->manfid == MANFID_MEGAHERTZ) &&
481 (smc->cardid == PRODID_MEGAHERTZ_EM3288))
482 mhz_3288_power(link);
1da177e4 483
dddfbd82 484 return 0;
1da177e4
LT		 485}
486
dddfbd82
DB		 487static int pcmcia_get_versmac(struct pcmcia_device *p_dev,
488 tuple_t *tuple,
489 void *priv)
1da177e4 490{
dddfbd82
DB		 491 struct net_device *dev = priv;
492 cisparse_t parse;
fb9e2d88 493 u8 *buf;
4638aef4 494
dddfbd82
DB		 495 if (pcmcia_parse_tuple(tuple, &parse))
496 return -EINVAL;
1da177e4 497
fb9e2d88
KK		 498 buf = parse.version_1.str + parse.version_1.ofs[3];
499
500 if ((parse.version_1.ns > 3) && (cvt_ascii_address(dev, buf) == 0))
dddfbd82 501 return 0;
4638aef4 502
dddfbd82
DB		 503 return -EINVAL;
504};
505
fba395ee 506static int mhz_setup(struct pcmcia_device *link)
1da177e4 507{
1da177e4 508 struct net_device *dev = link->priv;
dddfbd82
DB		 509 size_t len;
510 u8 *buf;
4638aef4 511 int rc;
1da177e4
LT		 512
513 /* Read the station address from the CIS. It is stored as the last
514 (fourth) string in the Version 1 Version/ID tuple. */
7d2e8d00
DB		 515 if ((link->prod_id[3]) &&
516 (cvt_ascii_address(dev, link->prod_id[3]) == 0))
517 return 0;
518
519 /* Workarounds for broken cards start here. */
a1a98b72 520 /* Ugh -- the EM1144 card has two VERS_1 tuples!?! */
dddfbd82
DB		 521 if (!pcmcia_loop_tuple(link, CISTPL_VERS_1, pcmcia_get_versmac, dev))
522 return 0;
1da177e4
LT		 523
524 /* Another possibility: for the EM3288, in a special tuple */
4638aef4 525 rc = -1;
dddfbd82
DB		 526 len = pcmcia_get_tuple(link, 0x81, &buf);
527 if (buf && len >= 13) {
528 buf[12] = '\0';
fb9e2d88 529 if (cvt_ascii_address(dev, buf) == 0)
dddfbd82
DB		 530 rc = 0;
531 }
532 kfree(buf);
533
534 return rc;
535};
1da177e4
LT		 536
537/*======================================================================
538
539 Configuration stuff for the Motorola Mariner
540
541 mot_config() writes directly to the Mariner configuration
542 registers because the CIS is just bogus.
543
544======================================================================*/
545
fba395ee 546static void mot_config(struct pcmcia_device *link)
1da177e4
LT		 547{
548 struct net_device *dev = link->priv;
549 struct smc_private *smc = netdev_priv(dev);
906da809
OJ		 550 unsigned int ioaddr = dev->base_addr;
551 unsigned int iouart = link->io.BasePort2;
1da177e4
LT		 552
553 /* Set UART base address and force map with COR bit 1 */
554 writeb(iouart & 0xff, smc->base + MOT_UART + CISREG_IOBASE_0);
555 writeb((iouart >> 8) & 0xff, smc->base + MOT_UART + CISREG_IOBASE_1);
556 writeb(MOT_NORMAL, smc->base + MOT_UART + CISREG_COR);
557
558 /* Set SMC base address and force map with COR bit 1 */
559 writeb(ioaddr & 0xff, smc->base + MOT_LAN + CISREG_IOBASE_0);
560 writeb((ioaddr >> 8) & 0xff, smc->base + MOT_LAN + CISREG_IOBASE_1);
561 writeb(MOT_NORMAL, smc->base + MOT_LAN + CISREG_COR);
562
563 /* Wait for things to settle down */
564 mdelay(100);
565}
566
fba395ee 567static int mot_setup(struct pcmcia_device *link)
1da177e4
LT		 568{
569 struct net_device *dev = link->priv;
906da809 570 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 571 int i, wait, loop;
572 u_int addr;
573
574 /* Read Ethernet address from Serial EEPROM */
575
576 for (i = 0; i < 3; i++) {
577 SMC_SELECT_BANK(2);
578 outw(MOT_EEPROM + i, ioaddr + POINTER);
579 SMC_SELECT_BANK(1);
580 outw((CTL_RELOAD | CTL_EE_SELECT), ioaddr + CONTROL);
581
582 for (loop = wait = 0; loop < 200; loop++) {
583 udelay(10);
584 wait = ((CTL_RELOAD | CTL_STORE) & inw(ioaddr + CONTROL));
585 if (wait == 0) break;
586 }
587
588 if (wait)
589 return -1;
590
591 addr = inw(ioaddr + GENERAL);
592 dev->dev_addr[2*i] = addr & 0xff;
593 dev->dev_addr[2*i+1] = (addr >> 8) & 0xff;
594 }
595
596 return 0;
597}
598
599/*====================================================================*/
600
b54bf94b
DB		 601static int smc_configcheck(struct pcmcia_device *p_dev,
602 cistpl_cftable_entry_t *cf,
8e2fc39d 603 cistpl_cftable_entry_t *dflt,
ad913c11 604 unsigned int vcc,
b54bf94b
DB		 605 void *priv_data)
606{
b54bf94b
DB		 607 p_dev->io.BasePort1 = cf->io.win[0].base;
608 p_dev->io.IOAddrLines = cf->io.flags & CISTPL_IO_LINES_MASK;
609 return pcmcia_request_io(p_dev, &p_dev->io);
610}
611
fba395ee 612static int smc_config(struct pcmcia_device *link)
1da177e4
LT		 613{
614 struct net_device *dev = link->priv;
1da177e4
LT		 615 int i;
616
1da177e4 617 link->io.NumPorts1 = 16;
b54bf94b
DB		 618 i = pcmcia_loop_config(link, smc_configcheck, NULL);
619 if (!i)
620 dev->base_addr = link->io.BasePort1;
4638aef4 621
1da177e4
LT		 622 return i;
623}
624
dddfbd82 625
fba395ee 626static int smc_setup(struct pcmcia_device *link)
1da177e4 627{
1da177e4 628 struct net_device *dev = link->priv;
1da177e4
LT		 629
630 /* Check for a LAN function extension tuple */
dddfbd82
DB		 631 if (!pcmcia_get_mac_from_cis(link, dev))
632 return 0;
633
1da177e4 634 /* Try the third string in the Version 1 Version/ID tuple. */
a9606fd3 635 if (link->prod_id[2]) {
dddfbd82
DB		 636 if (cvt_ascii_address(dev, link->prod_id[2]) == 0)
637 return 0;
4638aef4 638 }
dddfbd82 639 return -1;
1da177e4
LT		 640}
641
642/*====================================================================*/
643
fba395ee 644static int osi_config(struct pcmcia_device *link)
1da177e4
LT		 645{
646 struct net_device *dev = link->priv;
906da809 647 static const unsigned int com[4] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8 };
1da177e4
LT		 648 int i, j;
649
650 link->conf.Attributes |= CONF_ENABLE_SPKR;
651 link->conf.Status = CCSR_AUDIO_ENA;
1da177e4
LT		 652 link->io.NumPorts1 = 64;
653 link->io.Attributes2 = IO_DATA_PATH_WIDTH_8;
654 link->io.NumPorts2 = 8;
655 link->io.IOAddrLines = 16;
656
657 /* Enable Hard Decode, LAN, Modem */
658 link->conf.ConfigIndex = 0x23;
659
660 for (i = j = 0; j < 4; j++) {
661 link->io.BasePort2 = com[j];
fba395ee 662 i = pcmcia_request_io(link, &link->io);
4c89e88b
DB		 663 if (i == 0)
664 break;
1da177e4 665 }
4c89e88b 666 if (i != 0) {
1da177e4
LT		 667 /* Fallback: turn off hard decode */
668 link->conf.ConfigIndex = 0x03;
669 link->io.NumPorts2 = 0;
fba395ee 670 i = pcmcia_request_io(link, &link->io);
1da177e4
LT		 671 }
672 dev->base_addr = link->io.BasePort1 + 0x10;
673 return i;
674}
675
75bf758f
JSR		 676static int osi_load_firmware(struct pcmcia_device *link)
677{
678 const struct firmware *fw;
679 int i, err;
680
681 err = request_firmware(&fw, FIRMWARE_NAME, &link->dev);
682 if (err) {
683 pr_err("Failed to load firmware \"%s\"\n", FIRMWARE_NAME);
684 return err;
685 }
686
687 /* Download the Seven of Diamonds firmware */
688 for (i = 0; i < fw->size; i++) {
689 outb(fw->data[i], link->io.BasePort1 + 2);
690 udelay(50);
691 }
692 release_firmware(fw);
693 return err;
694}
695
dddfbd82
DB		 696static int pcmcia_osi_mac(struct pcmcia_device *p_dev,
697 tuple_t *tuple,
698 void *priv)
1da177e4 699{
dddfbd82
DB		 700 struct net_device *dev = priv;
701 int i;
1da177e4 702
dddfbd82
DB		 703 if (tuple->TupleDataLen < 8)
704 return -EINVAL;
705 if (tuple->TupleData[0] != 0x04)
706 return -EINVAL;
707 for (i = 0; i < 6; i++)
708 dev->dev_addr[i] = tuple->TupleData[i+2];
709 return 0;
710};
4638aef4 711
4638aef4 712
dddfbd82
DB		 713static int osi_setup(struct pcmcia_device *link, u_short manfid, u_short cardid)
714{
715 struct net_device *dev = link->priv;
716 int rc;
1da177e4
LT		 717
718 /* Read the station address from tuple 0x90, subtuple 0x04 */
dddfbd82
DB		 719 if (pcmcia_loop_tuple(link, 0x90, pcmcia_osi_mac, dev))
720 return -1;
1da177e4
LT		 721
722 if (((manfid == MANFID_OSITECH) &&
723 (cardid == PRODID_OSITECH_SEVEN)) ||
724 ((manfid == MANFID_PSION) &&
725 (cardid == PRODID_PSION_NET100))) {
75bf758f
JSR		 726 rc = osi_load_firmware(link);
727 if (rc)
dddfbd82 728 return rc;
1da177e4
LT		 729 } else if (manfid == MANFID_OSITECH) {
730 /* Make sure both functions are powered up */
731 set_bits(0x300, link->io.BasePort1 + OSITECH_AUI_PWR);
732 /* Now, turn on the interrupt for both card functions */
733 set_bits(0x300, link->io.BasePort1 + OSITECH_RESET_ISR);
dd0fab5b 734 dev_dbg(&link->dev, "AUI/PWR: %4.4x RESET/ISR: %4.4x\n",
1da177e4
LT		 735 inw(link->io.BasePort1 + OSITECH_AUI_PWR),
736 inw(link->io.BasePort1 + OSITECH_RESET_ISR));
737 }
dddfbd82 738 return 0;
1da177e4
LT		 739}
740
fba395ee 741static int smc91c92_suspend(struct pcmcia_device *link)
98e4c28b 742{
98e4c28b
DB		 743 struct net_device *dev = link->priv;
744
e2d40963 745 if (link->open)
4bbed523 746 netif_device_detach(dev);
98e4c28b
DB		 747
748 return 0;
749}
750
fba395ee 751static int smc91c92_resume(struct pcmcia_device *link)
98e4c28b 752{
98e4c28b
DB		 753 struct net_device *dev = link->priv;
754 struct smc_private *smc = netdev_priv(dev);
755 int i;
756
e2d40963
DB		 757 if ((smc->manfid == MANFID_MEGAHERTZ) &&
758 (smc->cardid == PRODID_MEGAHERTZ_EM3288))
759 mhz_3288_power(link);
760 if (smc->manfid == MANFID_MOTOROLA)
761 mot_config(link);
762 if ((smc->manfid == MANFID_OSITECH) &&
763 (smc->cardid != PRODID_OSITECH_SEVEN)) {
764 /* Power up the card and enable interrupts */
765 set_bits(0x0300, dev->base_addr-0x10+OSITECH_AUI_PWR);
766 set_bits(0x0300, dev->base_addr-0x10+OSITECH_RESET_ISR);
767 }
768 if (((smc->manfid == MANFID_OSITECH) &&
769 (smc->cardid == PRODID_OSITECH_SEVEN)) ||
770 ((smc->manfid == MANFID_PSION) &&
771 (smc->cardid == PRODID_PSION_NET100))) {
75bf758f
JSR		 772 i = osi_load_firmware(link);
773 if (i) {
774 pr_err("smc91c92_cs: Failed to load firmware\n");
775 return i;
98e4c28b
DB		 776 }
777 }
e2d40963
DB		 778 if (link->open) {
779 smc_reset(dev);
780 netif_device_attach(dev);
781 }
98e4c28b
DB		 782
783 return 0;
784}
785
786
1da177e4
LT		 787/*======================================================================
788
789 This verifies that the chip is some SMC91cXX variant, and returns
790 the revision code if successful. Otherwise, it returns -ENODEV.
791
792======================================================================*/
793
fba395ee 794static int check_sig(struct pcmcia_device *link)
1da177e4
LT		 795{
796 struct net_device *dev = link->priv;
906da809 797 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 798 int width;
799 u_short s;
800
801 SMC_SELECT_BANK(1);
802 if (inw(ioaddr + BANK_SELECT) >> 8 != 0x33) {
803 /* Try powering up the chip */
804 outw(0, ioaddr + CONTROL);
805 mdelay(55);
806 }
807
808 /* Try setting bus width */
809 width = (link->io.Attributes1 == IO_DATA_PATH_WIDTH_AUTO);
810 s = inb(ioaddr + CONFIG);
811 if (width)
812 s |= CFG_16BIT;
813 else
814 s &= ~CFG_16BIT;
815 outb(s, ioaddr + CONFIG);
816
817 /* Check Base Address Register to make sure bus width is OK */
818 s = inw(ioaddr + BASE_ADDR);
819 if ((inw(ioaddr + BANK_SELECT) >> 8 == 0x33) &&
820 ((s >> 8) != (s & 0xff))) {
821 SMC_SELECT_BANK(3);
822 s = inw(ioaddr + REVISION);
823 return (s & 0xff);
824 }
825
826 if (width) {
4bbed523
DB		 827 modconf_t mod = {
828 .Attributes = CONF_IO_CHANGE_WIDTH,
829 };
830 printk(KERN_INFO "smc91c92_cs: using 8-bit IO window.\n");
831
fba395ee
DB		 832 smc91c92_suspend(link);
833 pcmcia_modify_configuration(link, &mod);
834 smc91c92_resume(link);
4bbed523 835 return check_sig(link);
1da177e4
LT		 836 }
837 return -ENODEV;
838}
839
840/*======================================================================
841
842 smc91c92_config() is scheduled to run after a CARD_INSERTION event
843 is received, to configure the PCMCIA socket, and to make the
844 ethernet device available to the system.
845
846======================================================================*/
847
15b99ac1 848static int smc91c92_config(struct pcmcia_device *link)
1da177e4 849{
1da177e4
LT		 850 struct net_device *dev = link->priv;
851 struct smc_private *smc = netdev_priv(dev);
1da177e4
LT		 852 char *name;
853 int i, j, rev;
906da809 854 unsigned int ioaddr;
1da177e4
LT		 855 u_long mir;
856
dd0fab5b 857 dev_dbg(&link->dev, "smc91c92_config\n");
1da177e4 858
efd50585
DB		 859 smc->manfid = link->manf_id;
860 smc->cardid = link->card_id;
1da177e4 861
1da177e4
LT		 862 if ((smc->manfid == MANFID_OSITECH) &&
863 (smc->cardid != PRODID_OSITECH_SEVEN)) {
864 i = osi_config(link);
865 } else if ((smc->manfid == MANFID_MOTOROLA) ||
866 ((smc->manfid == MANFID_MEGAHERTZ) &&
867 ((smc->cardid == PRODID_MEGAHERTZ_VARIOUS) ||
868 (smc->cardid == PRODID_MEGAHERTZ_EM3288)))) {
869 i = mhz_mfc_config(link);
870 } else {
871 i = smc_config(link);
872 }
dd0fab5b
DB		 873 if (i)
874 goto config_failed;
1da177e4 875
eb14120f 876 i = pcmcia_request_irq(link, smc_interrupt);
dd0fab5b
DB		 877 if (i)
878 goto config_failed;
fba395ee 879 i = pcmcia_request_configuration(link, &link->conf);
dd0fab5b
DB		 880 if (i)
881 goto config_failed;
1da177e4
LT		 882
883 if (smc->manfid == MANFID_MOTOROLA)
884 mot_config(link);
885
eb14120f 886 dev->irq = link->irq;
1da177e4
LT		 887
888 if ((if_port >= 0) && (if_port <= 2))
889 dev->if_port = if_port;
890 else
891 printk(KERN_NOTICE "smc91c92_cs: invalid if_port requested\n");
892
893 switch (smc->manfid) {
894 case MANFID_OSITECH:
895 case MANFID_PSION:
896 i = osi_setup(link, smc->manfid, smc->cardid); break;
897 case MANFID_SMC:
898 case MANFID_NEW_MEDIA:
899 i = smc_setup(link); break;
900 case 0x128: /* For broken Megahertz cards */
901 case MANFID_MEGAHERTZ:
902 i = mhz_setup(link); break;
903 case MANFID_MOTOROLA:
904 default: /* get the hw address from EEPROM */
905 i = mot_setup(link); break;
906 }
907
908 if (i != 0) {
909 printk(KERN_NOTICE "smc91c92_cs: Unable to find hardware address.\n");
fb9e2d88 910 goto config_failed;
1da177e4
LT		 911 }
912
913 smc->duplex = 0;
914 smc->rx_ovrn = 0;
915
916 rev = check_sig(link);
917 name = "???";
918 if (rev > 0)
919 switch (rev >> 4) {
920 case 3: name = "92"; break;
921 case 4: name = ((rev & 15) >= 6) ? "96" : "94"; break;
922 case 5: name = "95"; break;
923 case 7: name = "100"; break;
924 case 8: name = "100-FD"; break;
925 case 9: name = "110"; break;
926 }
927
928 ioaddr = dev->base_addr;
929 if (rev > 0) {
930 u_long mcr;
931 SMC_SELECT_BANK(0);
932 mir = inw(ioaddr + MEMINFO) & 0xff;
933 if (mir == 0xff) mir++;
934 /* Get scale factor for memory size */
935 mcr = ((rev >> 4) > 3) ? inw(ioaddr + MEMCFG) : 0x0200;
936 mir *= 128 * (1<<((mcr >> 9) & 7));
937 SMC_SELECT_BANK(1);
938 smc->cfg = inw(ioaddr + CONFIG) & ~CFG_AUI_SELECT;
939 smc->cfg |= CFG_NO_WAIT | CFG_16BIT | CFG_STATIC;
940 if (smc->manfid == MANFID_OSITECH)
941 smc->cfg |= CFG_IRQ_SEL_1 | CFG_IRQ_SEL_0;
942 if ((rev >> 4) >= 7)
943 smc->cfg |= CFG_MII_SELECT;
944 } else
945 mir = 0;
946
947 if (smc->cfg & CFG_MII_SELECT) {
948 SMC_SELECT_BANK(3);
949
950 for (i = 0; i < 32; i++) {
951 j = mdio_read(dev, i, 1);
952 if ((j != 0) && (j != 0xffff)) break;
953 }
954 smc->mii_if.phy_id = (i < 32) ? i : -1;
955
956 SMC_SELECT_BANK(0);
957 }
958
fd238232 959 link->dev_node = &smc->node;
dd2e5a15 960 SET_NETDEV_DEV(dev, &link->dev);
1da177e4
LT		 961
962 if (register_netdev(dev) != 0) {
963 printk(KERN_ERR "smc91c92_cs: register_netdev() failed\n");
fd238232 964 link->dev_node = NULL;
1da177e4
LT		 965 goto config_undo;
966 }
967
968 strcpy(smc->node.dev_name, dev->name);
969
970 printk(KERN_INFO "%s: smc91c%s rev %d: io %#3lx, irq %d, "
e174961c 971 "hw_addr %pM\n",
0795af57 972 dev->name, name, (rev & 0x0f), dev->base_addr, dev->irq,
e174961c 973 dev->dev_addr);
1da177e4
LT		 974
975 if (rev > 0) {
976 if (mir & 0x3ff)
977 printk(KERN_INFO " %lu byte", mir);
978 else
979 printk(KERN_INFO " %lu kb", mir>>10);
980 printk(" buffer, %s xcvr\n", (smc->cfg & CFG_MII_SELECT) ?
981 "MII" : if_names[dev->if_port]);
982 }
983
984 if (smc->cfg & CFG_MII_SELECT) {
985 if (smc->mii_if.phy_id != -1) {
dd0fab5b 986 dev_dbg(&link->dev, " MII transceiver at index %d, status %x.\n",
1da177e4
LT		 987 smc->mii_if.phy_id, j);
988 } else {
989 printk(KERN_NOTICE " No MII transceivers found!\n");
990 }
991 }
15b99ac1 992 return 0;
1da177e4
LT		 993
994config_undo:
995 unregister_netdev(dev);
dd0fab5b 996config_failed:
1da177e4 997 smc91c92_release(link);
fb9e2d88 998 free_netdev(dev);
15b99ac1 999 return -ENODEV;
1da177e4
LT		 1000} /* smc91c92_config */
1001
1002/*======================================================================
1003
1004 After a card is removed, smc91c92_release() will unregister the net
1005 device, and release the PCMCIA configuration. If the device is
1006 still open, this will be postponed until it is closed.
1007
1008======================================================================*/
1009
fba395ee 1010static void smc91c92_release(struct pcmcia_device *link)
1da177e4 1011{
dd0fab5b 1012 dev_dbg(&link->dev, "smc91c92_release\n");
5f2a71fc
DB		 1013 if (link->win) {
1014 struct net_device *dev = link->priv;
1015 struct smc_private *smc = netdev_priv(dev);
1016 iounmap(smc->base);
1017 }
fba395ee 1018 pcmcia_disable_device(link);
1da177e4
LT		 1019}
1020
1da177e4
LT		 1021/*======================================================================
1022
1023 MII interface support for SMC91cXX based cards
1024======================================================================*/
1025
1026#define MDIO_SHIFT_CLK 0x04
1027#define MDIO_DATA_OUT 0x01
1028#define MDIO_DIR_WRITE 0x08
1029#define MDIO_DATA_WRITE0 (MDIO_DIR_WRITE)
1030#define MDIO_DATA_WRITE1 (MDIO_DIR_WRITE | MDIO_DATA_OUT)
1031#define MDIO_DATA_READ 0x02
1032
906da809 1033static void mdio_sync(unsigned int addr)
1da177e4
LT		 1034{
1035 int bits;
1036 for (bits = 0; bits < 32; bits++) {
1037 outb(MDIO_DATA_WRITE1, addr);
1038 outb(MDIO_DATA_WRITE1 | MDIO_SHIFT_CLK, addr);
1039 }
1040}
1041
1042static int mdio_read(struct net_device *dev, int phy_id, int loc)
1043{
906da809 1044 unsigned int addr = dev->base_addr + MGMT;
1da177e4
LT		 1045 u_int cmd = (0x06<<10)|(phy_id<<5)|loc;
1046 int i, retval = 0;
1047
1048 mdio_sync(addr);
1049 for (i = 13; i >= 0; i--) {
1050 int dat = (cmd&(1<<i)) ? MDIO_DATA_WRITE1 : MDIO_DATA_WRITE0;
1051 outb(dat, addr);
1052 outb(dat | MDIO_SHIFT_CLK, addr);
1053 }
1054 for (i = 19; i > 0; i--) {
1055 outb(0, addr);
1056 retval = (retval << 1) | ((inb(addr) & MDIO_DATA_READ) != 0);
1057 outb(MDIO_SHIFT_CLK, addr);
1058 }
1059 return (retval>>1) & 0xffff;
1060}
1061
1062static void mdio_write(struct net_device *dev, int phy_id, int loc, int value)
1063{
906da809 1064 unsigned int addr = dev->base_addr + MGMT;
1da177e4
LT		 1065 u_int cmd = (0x05<<28)|(phy_id<<23)|(loc<<18)|(1<<17)|value;
1066 int i;
1067
1068 mdio_sync(addr);
1069 for (i = 31; i >= 0; i--) {
1070 int dat = (cmd&(1<<i)) ? MDIO_DATA_WRITE1 : MDIO_DATA_WRITE0;
1071 outb(dat, addr);
1072 outb(dat | MDIO_SHIFT_CLK, addr);
1073 }
1074 for (i = 1; i >= 0; i--) {
1075 outb(0, addr);
1076 outb(MDIO_SHIFT_CLK, addr);
1077 }
1078}
1079
1080/*======================================================================
1081
1082 The driver core code, most of which should be common with a
1083 non-PCMCIA implementation.
1084
1085======================================================================*/
1086
1087#ifdef PCMCIA_DEBUG
1088static void smc_dump(struct net_device *dev)
1089{
906da809 1090 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1091 u_short i, w, save;
1092 save = inw(ioaddr + BANK_SELECT);
1093 for (w = 0; w < 4; w++) {
1094 SMC_SELECT_BANK(w);
1095 printk(KERN_DEBUG "bank %d: ", w);
1096 for (i = 0; i < 14; i += 2)
1097 printk(" %04x", inw(ioaddr + i));
1098 printk("\n");
1099 }
1100 outw(save, ioaddr + BANK_SELECT);
1101}
1102#endif
1103
1104static int smc_open(struct net_device *dev)
1105{
1106 struct smc_private *smc = netdev_priv(dev);
fba395ee 1107 struct pcmcia_device *link = smc->p_dev;
1da177e4 1108
dd0fab5b 1109 dev_dbg(&link->dev, "%s: smc_open(%p), ID/Window %4.4x.\n",
1da177e4 1110 dev->name, dev, inw(dev->base_addr + BANK_SELECT));
dd0fab5b
DB		 1111#ifdef PCMCIA_DEBUG
1112 smc_dump(dev);
1da177e4
LT		 1113#endif
1114
1115 /* Check that the PCMCIA card is still here. */
9940ec36 1116 if (!pcmcia_dev_present(link))
1da177e4
LT		 1117 return -ENODEV;
1118 /* Physical device present signature. */
1119 if (check_sig(link) < 0) {
1120 printk("smc91c92_cs: Yikes! Bad chip signature!\n");
1121 return -ENODEV;
1122 }
1123 link->open++;
1124
1125 netif_start_queue(dev);
1126 smc->saved_skb = NULL;
1127 smc->packets_waiting = 0;
1128
1129 smc_reset(dev);
1130 init_timer(&smc->media);
1131 smc->media.function = &media_check;
1132 smc->media.data = (u_long) dev;
1133 smc->media.expires = jiffies + HZ;
1134 add_timer(&smc->media);
1135
1136 return 0;
1137} /* smc_open */
1138
1139/*====================================================================*/
1140
1141static int smc_close(struct net_device *dev)
1142{
1143 struct smc_private *smc = netdev_priv(dev);
fba395ee 1144 struct pcmcia_device *link = smc->p_dev;
906da809 1145 unsigned int ioaddr = dev->base_addr;
1da177e4 1146
dd0fab5b 1147 dev_dbg(&link->dev, "%s: smc_close(), status %4.4x.\n",
1da177e4
LT		 1148 dev->name, inw(ioaddr + BANK_SELECT));
1149
1150 netif_stop_queue(dev);
1151
1152 /* Shut off all interrupts, and turn off the Tx and Rx sections.
1153 Don't bother to check for chip present. */
1154 SMC_SELECT_BANK(2); /* Nominally paranoia, but do no assume... */
1155 outw(0, ioaddr + INTERRUPT);
1156 SMC_SELECT_BANK(0);
1157 mask_bits(0xff00, ioaddr + RCR);
1158 mask_bits(0xff00, ioaddr + TCR);
1159
1160 /* Put the chip into power-down mode. */
1161 SMC_SELECT_BANK(1);
1162 outw(CTL_POWERDOWN, ioaddr + CONTROL );
1163
1164 link->open--;
1165 del_timer_sync(&smc->media);
1166
1167 return 0;
1168} /* smc_close */
1169
1170/*======================================================================
1171
1172 Transfer a packet to the hardware and trigger the packet send.
1173 This may be called at either from either the Tx queue code
1174 or the interrupt handler.
1175
1176======================================================================*/
1177
1178static void smc_hardware_send_packet(struct net_device * dev)
1179{
1180 struct smc_private *smc = netdev_priv(dev);
1181 struct sk_buff *skb = smc->saved_skb;
906da809 1182 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1183 u_char packet_no;
1184
1185 if (!skb) {
1186 printk(KERN_ERR "%s: In XMIT with no packet to send.\n", dev->name);
1187 return;
1188 }
1189
1190 /* There should be a packet slot waiting. */
1191 packet_no = inw(ioaddr + PNR_ARR) >> 8;
1192 if (packet_no & 0x80) {
1193 /* If not, there is a hardware problem! Likely an ejected card. */
1194 printk(KERN_WARNING "%s: 91c92 hardware Tx buffer allocation"
1195 " failed, status %#2.2x.\n", dev->name, packet_no);
1196 dev_kfree_skb_irq(skb);
1197 smc->saved_skb = NULL;
1198 netif_start_queue(dev);
1199 return;
1200 }
1201
6fb7298c 1202 dev->stats.tx_bytes += skb->len;
1da177e4
LT		 1203 /* The card should use the just-allocated buffer. */
1204 outw(packet_no, ioaddr + PNR_ARR);
1205 /* point to the beginning of the packet */
1206 outw(PTR_AUTOINC , ioaddr + POINTER);
1207
1208 /* Send the packet length (+6 for status, length and ctl byte)
1209 and the status word (set to zeros). */
1210 {
1211 u_char *buf = skb->data;
1212 u_int length = skb->len; /* The chip will pad to ethernet min. */
1213
dd0fab5b 1214 pr_debug("%s: Trying to xmit packet of length %d.\n",
1da177e4
LT		 1215 dev->name, length);
1216
1217 /* send the packet length: +6 for status word, length, and ctl */
1218 outw(0, ioaddr + DATA_1);
1219 outw(length + 6, ioaddr + DATA_1);
1220 outsw(ioaddr + DATA_1, buf, length >> 1);
1221
1222 /* The odd last byte, if there is one, goes in the control word. */
1223 outw((length & 1) ? 0x2000 | buf[length-1] : 0, ioaddr + DATA_1);
1224 }
1225
1226 /* Enable the Tx interrupts, both Tx (TxErr) and TxEmpty. */
1227 outw(((IM_TX_INT|IM_TX_EMPTY_INT)<<8) |
1228 (inw(ioaddr + INTERRUPT) & 0xff00),
1229 ioaddr + INTERRUPT);
1230
1231 /* The chip does the rest of the work. */
1232 outw(MC_ENQUEUE , ioaddr + MMU_CMD);
1233
1234 smc->saved_skb = NULL;
1235 dev_kfree_skb_irq(skb);
1236 dev->trans_start = jiffies;
1237 netif_start_queue(dev);
1238 return;
1239}
1240
1241/*====================================================================*/
1242
1243static void smc_tx_timeout(struct net_device *dev)
1244{
1245 struct smc_private *smc = netdev_priv(dev);
906da809 1246 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1247
1248 printk(KERN_NOTICE "%s: SMC91c92 transmit timed out, "
1249 "Tx_status %2.2x status %4.4x.\n",
1250 dev->name, inw(ioaddr)&0xff, inw(ioaddr + 2));
6fb7298c 1251 dev->stats.tx_errors++;
1da177e4
LT		 1252 smc_reset(dev);
1253 dev->trans_start = jiffies;
1254 smc->saved_skb = NULL;
1255 netif_wake_queue(dev);
1256}
1257
dbf02fae
SH		 1258static netdev_tx_t smc_start_xmit(struct sk_buff *skb,
1259 struct net_device *dev)
1da177e4
LT		 1260{
1261 struct smc_private *smc = netdev_priv(dev);
906da809 1262 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1263 u_short num_pages;
1264 short time_out, ir;
85e27831 1265 unsigned long flags;
1da177e4
LT		 1266
1267 netif_stop_queue(dev);
1268
dd0fab5b 1269 pr_debug("%s: smc_start_xmit(length = %d) called,"
1da177e4
LT		 1270 " status %4.4x.\n", dev->name, skb->len, inw(ioaddr + 2));
1271
1272 if (smc->saved_skb) {
1273 /* THIS SHOULD NEVER HAPPEN. */
6fb7298c 1274 dev->stats.tx_aborted_errors++;
1da177e4
LT		 1275 printk(KERN_DEBUG "%s: Internal error -- sent packet while busy.\n",
1276 dev->name);
5b548140 1277 return NETDEV_TX_BUSY;
1da177e4
LT		 1278 }
1279 smc->saved_skb = skb;
1280
1281 num_pages = skb->len >> 8;
1282
1283 if (num_pages > 7) {
1284 printk(KERN_ERR "%s: Far too big packet error.\n", dev->name);
1285 dev_kfree_skb (skb);
1286 smc->saved_skb = NULL;
6fb7298c 1287 dev->stats.tx_dropped++;
6ed10654 1288 return NETDEV_TX_OK; /* Do not re-queue this packet. */
1da177e4
LT		 1289 }
1290 /* A packet is now waiting. */
1291 smc->packets_waiting++;
1292
85e27831 1293 spin_lock_irqsave(&smc->lock, flags);
1da177e4
LT		 1294 SMC_SELECT_BANK(2); /* Paranoia, we should always be in window 2 */
1295
1296 /* need MC_RESET to keep the memory consistent. errata? */
1297 if (smc->rx_ovrn) {
1298 outw(MC_RESET, ioaddr + MMU_CMD);
1299 smc->rx_ovrn = 0;
1300 }
1301
1302 /* Allocate the memory; send the packet now if we win. */
1303 outw(MC_ALLOC | num_pages, ioaddr + MMU_CMD);
1304 for (time_out = MEMORY_WAIT_TIME; time_out >= 0; time_out--) {
1305 ir = inw(ioaddr+INTERRUPT);
1306 if (ir & IM_ALLOC_INT) {
1307 /* Acknowledge the interrupt, send the packet. */
1308 outw((ir&0xff00) | IM_ALLOC_INT, ioaddr + INTERRUPT);
1309 smc_hardware_send_packet(dev); /* Send the packet now.. */
85e27831 1310 spin_unlock_irqrestore(&smc->lock, flags);
6ed10654 1311 return NETDEV_TX_OK;
1da177e4
LT		 1312 }
1313 }
1314
1315 /* Otherwise defer until the Tx-space-allocated interrupt. */
dd0fab5b 1316 pr_debug("%s: memory allocation deferred.\n", dev->name);
1da177e4 1317 outw((IM_ALLOC_INT << 8) | (ir & 0xff00), ioaddr + INTERRUPT);
85e27831 1318 spin_unlock_irqrestore(&smc->lock, flags);
1da177e4 1319
6ed10654 1320 return NETDEV_TX_OK;
1da177e4
LT		 1321}
1322
1323/*======================================================================
1324
1325 Handle a Tx anomolous event. Entered while in Window 2.
1326
1327======================================================================*/
1328
1329static void smc_tx_err(struct net_device * dev)
1330{
1331 struct smc_private *smc = netdev_priv(dev);
906da809 1332 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1333 int saved_packet = inw(ioaddr + PNR_ARR) & 0xff;
1334 int packet_no = inw(ioaddr + FIFO_PORTS) & 0x7f;
1335 int tx_status;
1336
1337 /* select this as the packet to read from */
1338 outw(packet_no, ioaddr + PNR_ARR);
1339
1340 /* read the first word from this packet */
1341 outw(PTR_AUTOINC | PTR_READ | 0, ioaddr + POINTER);
1342
1343 tx_status = inw(ioaddr + DATA_1);
1344
6fb7298c
SH		 1345 dev->stats.tx_errors++;
1346 if (tx_status & TS_LOSTCAR) dev->stats.tx_carrier_errors++;
1347 if (tx_status & TS_LATCOL) dev->stats.tx_window_errors++;
1da177e4 1348 if (tx_status & TS_16COL) {
6fb7298c 1349 dev->stats.tx_aborted_errors++;
1da177e4
LT		 1350 smc->tx_err++;
1351 }
1352
1353 if (tx_status & TS_SUCCESS) {
1354 printk(KERN_NOTICE "%s: Successful packet caused error "
1355 "interrupt?\n", dev->name);
1356 }
1357 /* re-enable transmit */
1358 SMC_SELECT_BANK(0);
1359 outw(inw(ioaddr + TCR) | TCR_ENABLE | smc->duplex, ioaddr + TCR);
1360 SMC_SELECT_BANK(2);
1361
1362 outw(MC_FREEPKT, ioaddr + MMU_CMD); /* Free the packet memory. */
1363
1364 /* one less packet waiting for me */
1365 smc->packets_waiting--;
1366
1367 outw(saved_packet, ioaddr + PNR_ARR);
1368 return;
1369}
1370
1371/*====================================================================*/
1372
1373static void smc_eph_irq(struct net_device *dev)
1374{
1375 struct smc_private *smc = netdev_priv(dev);
906da809 1376 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1377 u_short card_stats, ephs;
1378
1379 SMC_SELECT_BANK(0);
1380 ephs = inw(ioaddr + EPH);
dd0fab5b 1381 pr_debug("%s: Ethernet protocol handler interrupt, status"
1da177e4
LT		 1382 " %4.4x.\n", dev->name, ephs);
1383 /* Could be a counter roll-over warning: update stats. */
1384 card_stats = inw(ioaddr + COUNTER);
1385 /* single collisions */
6fb7298c 1386 dev->stats.collisions += card_stats & 0xF;
1da177e4
LT		 1387 card_stats >>= 4;
1388 /* multiple collisions */
6fb7298c 1389 dev->stats.collisions += card_stats & 0xF;
1da177e4
LT		 1390#if 0 /* These are for when linux supports these statistics */
1391 card_stats >>= 4; /* deferred */
1392 card_stats >>= 4; /* excess deferred */
1393#endif
1394 /* If we had a transmit error we must re-enable the transmitter. */
1395 outw(inw(ioaddr + TCR) | TCR_ENABLE | smc->duplex, ioaddr + TCR);
1396
1397 /* Clear a link error interrupt. */
1398 SMC_SELECT_BANK(1);
1399 outw(CTL_AUTO_RELEASE | 0x0000, ioaddr + CONTROL);
1400 outw(CTL_AUTO_RELEASE | CTL_TE_ENABLE | CTL_CR_ENABLE,
1401 ioaddr + CONTROL);
1402 SMC_SELECT_BANK(2);
1403}
1404
1405/*====================================================================*/
1406
7d12e780 1407static irqreturn_t smc_interrupt(int irq, void *dev_id)
1da177e4
LT		 1408{
1409 struct net_device *dev = dev_id;
1410 struct smc_private *smc = netdev_priv(dev);
906da809 1411 unsigned int ioaddr;
1da177e4
LT		 1412 u_short saved_bank, saved_pointer, mask, status;
1413 unsigned int handled = 1;
1414 char bogus_cnt = INTR_WORK; /* Work we are willing to do. */
1415
1416 if (!netif_device_present(dev))
1417 return IRQ_NONE;
1418
1419 ioaddr = dev->base_addr;
1420
dd0fab5b 1421 pr_debug("%s: SMC91c92 interrupt %d at %#x.\n", dev->name,
1da177e4
LT		 1422 irq, ioaddr);
1423
85e27831 1424 spin_lock(&smc->lock);
1da177e4
LT		 1425 smc->watchdog = 0;
1426 saved_bank = inw(ioaddr + BANK_SELECT);
1427 if ((saved_bank & 0xff00) != 0x3300) {
1428 /* The device does not exist -- the card could be off-line, or
1429 maybe it has been ejected. */
dd0fab5b 1430 pr_debug("%s: SMC91c92 interrupt %d for non-existent"
1da177e4
LT		 1431 "/ejected device.\n", dev->name, irq);
1432 handled = 0;
1433 goto irq_done;
1434 }
1435
1436 SMC_SELECT_BANK(2);
1437 saved_pointer = inw(ioaddr + POINTER);
1438 mask = inw(ioaddr + INTERRUPT) >> 8;
1439 /* clear all interrupts */
1440 outw(0, ioaddr + INTERRUPT);
1441
1442 do { /* read the status flag, and mask it */
1443 status = inw(ioaddr + INTERRUPT) & 0xff;
dd0fab5b 1444 pr_debug("%s: Status is %#2.2x (mask %#2.2x).\n", dev->name,
1da177e4
LT		 1445 status, mask);
1446 if ((status & mask) == 0) {
1447 if (bogus_cnt == INTR_WORK)
1448 handled = 0;
1449 break;
1450 }
1451 if (status & IM_RCV_INT) {
1452 /* Got a packet(s). */
1453 smc_rx(dev);
1454 }
1455 if (status & IM_TX_INT) {
1456 smc_tx_err(dev);
1457 outw(IM_TX_INT, ioaddr + INTERRUPT);
1458 }
1459 status &= mask;
1460 if (status & IM_TX_EMPTY_INT) {
1461 outw(IM_TX_EMPTY_INT, ioaddr + INTERRUPT);
1462 mask &= ~IM_TX_EMPTY_INT;
6fb7298c 1463 dev->stats.tx_packets += smc->packets_waiting;
1da177e4
LT		 1464 smc->packets_waiting = 0;
1465 }
1466 if (status & IM_ALLOC_INT) {
1467 /* Clear this interrupt so it doesn't happen again */
1468 mask &= ~IM_ALLOC_INT;
1469
1470 smc_hardware_send_packet(dev);
1471
1472 /* enable xmit interrupts based on this */
1473 mask |= (IM_TX_EMPTY_INT | IM_TX_INT);
1474
1475 /* and let the card send more packets to me */
1476 netif_wake_queue(dev);
1477 }
1478 if (status & IM_RX_OVRN_INT) {
6fb7298c
SH		 1479 dev->stats.rx_errors++;
1480 dev->stats.rx_fifo_errors++;
1da177e4
LT		 1481 if (smc->duplex)
1482 smc->rx_ovrn = 1; /* need MC_RESET outside smc_interrupt */
1483 outw(IM_RX_OVRN_INT, ioaddr + INTERRUPT);
1484 }
1485 if (status & IM_EPH_INT)
1486 smc_eph_irq(dev);
1487 } while (--bogus_cnt);
1488
dd0fab5b 1489 pr_debug(" Restoring saved registers mask %2.2x bank %4.4x"
1da177e4
LT		 1490 " pointer %4.4x.\n", mask, saved_bank, saved_pointer);
1491
1492 /* restore state register */
1493 outw((mask<<8), ioaddr + INTERRUPT);
1494 outw(saved_pointer, ioaddr + POINTER);
1495 SMC_SELECT_BANK(saved_bank);
1496
dd0fab5b 1497 pr_debug("%s: Exiting interrupt IRQ%d.\n", dev->name, irq);
1da177e4
LT		 1498
1499irq_done:
1500
1501 if ((smc->manfid == MANFID_OSITECH) &&
1502 (smc->cardid != PRODID_OSITECH_SEVEN)) {
1503 /* Retrigger interrupt if needed */
1504 mask_bits(0x00ff, ioaddr-0x10+OSITECH_RESET_ISR);
1505 set_bits(0x0300, ioaddr-0x10+OSITECH_RESET_ISR);
1506 }
1507 if (smc->manfid == MANFID_MOTOROLA) {
1508 u_char cor;
1509 cor = readb(smc->base + MOT_UART + CISREG_COR);
1510 writeb(cor & ~COR_IREQ_ENA, smc->base + MOT_UART + CISREG_COR);
1511 writeb(cor, smc->base + MOT_UART + CISREG_COR);
1512 cor = readb(smc->base + MOT_LAN + CISREG_COR);
1513 writeb(cor & ~COR_IREQ_ENA, smc->base + MOT_LAN + CISREG_COR);
1514 writeb(cor, smc->base + MOT_LAN + CISREG_COR);
1515 }
1516#ifdef DOES_NOT_WORK
1517 if (smc->base != NULL) { /* Megahertz MFC's */
1518 readb(smc->base+MEGAHERTZ_ISR);
1519 readb(smc->base+MEGAHERTZ_ISR);
1520 }
1521#endif
85e27831 1522 spin_unlock(&smc->lock);
1da177e4
LT		 1523 return IRQ_RETVAL(handled);
1524}
1525
1526/*====================================================================*/
1527
1528static void smc_rx(struct net_device *dev)
1529{
906da809 1530 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1531 int rx_status;
1532 int packet_length; /* Caution: not frame length, rather words
1533 to transfer from the chip. */
1534
1535 /* Assertion: we are in Window 2. */
1536
1537 if (inw(ioaddr + FIFO_PORTS) & FP_RXEMPTY) {
1538 printk(KERN_ERR "%s: smc_rx() with nothing on Rx FIFO.\n",
1539 dev->name);
1540 return;
1541 }
1542
1543 /* Reset the read pointer, and read the status and packet length. */
1544 outw(PTR_READ | PTR_RCV | PTR_AUTOINC, ioaddr + POINTER);
1545 rx_status = inw(ioaddr + DATA_1);
1546 packet_length = inw(ioaddr + DATA_1) & 0x07ff;
1547
dd0fab5b 1548 pr_debug("%s: Receive status %4.4x length %d.\n",
1da177e4
LT		 1549 dev->name, rx_status, packet_length);
1550
1551 if (!(rx_status & RS_ERRORS)) {
1552 /* do stuff to make a new packet */
1553 struct sk_buff *skb;
1554
1555 /* Note: packet_length adds 5 or 6 extra bytes here! */
1556 skb = dev_alloc_skb(packet_length+2);
1557
1558 if (skb == NULL) {
dd0fab5b 1559 pr_debug("%s: Low memory, packet dropped.\n", dev->name);
6fb7298c 1560 dev->stats.rx_dropped++;
1da177e4
LT		 1561 outw(MC_RELEASE, ioaddr + MMU_CMD);
1562 return;
1563 }
1564
1565 packet_length -= (rx_status & RS_ODDFRAME ? 5 : 6);
1566 skb_reserve(skb, 2);
1567 insw(ioaddr+DATA_1, skb_put(skb, packet_length),
1568 (packet_length+1)>>1);
1569 skb->protocol = eth_type_trans(skb, dev);
1570
1da177e4
LT		 1571 netif_rx(skb);
1572 dev->last_rx = jiffies;
6fb7298c
SH		 1573 dev->stats.rx_packets++;
1574 dev->stats.rx_bytes += packet_length;
1da177e4 1575 if (rx_status & RS_MULTICAST)
6fb7298c 1576 dev->stats.multicast++;
1da177e4
LT		 1577 } else {
1578 /* error ... */
6fb7298c 1579 dev->stats.rx_errors++;
1da177e4 1580
6fb7298c 1581 if (rx_status & RS_ALGNERR) dev->stats.rx_frame_errors++;
1da177e4 1582 if (rx_status & (RS_TOOSHORT | RS_TOOLONG))
6fb7298c
SH		 1583 dev->stats.rx_length_errors++;
1584 if (rx_status & RS_BADCRC) dev->stats.rx_crc_errors++;
1da177e4
LT		 1585 }
1586 /* Let the MMU free the memory of this packet. */
1587 outw(MC_RELEASE, ioaddr + MMU_CMD);
1588
1589 return;
1590}
1591
1da177e4
LT		 1592/*======================================================================
1593
1594 Set the receive mode.
1595
1596 This routine is used by both the protocol level to notify us of
1597 promiscuous/multicast mode changes, and by the open/reset code to
1598 initialize the Rx registers. We always set the multicast list and
1599 leave the receiver running.
1600
1601======================================================================*/
1602
1603static void set_rx_mode(struct net_device *dev)
1604{
906da809 1605 unsigned int ioaddr = dev->base_addr;
1da177e4 1606 struct smc_private *smc = netdev_priv(dev);
a6d37024 1607 unsigned char multicast_table[8];
1da177e4
LT		 1608 unsigned long flags;
1609 u_short rx_cfg_setting;
a6d37024
KK		 1610 int i;
1611
1612 memset(multicast_table, 0, sizeof(multicast_table));
1da177e4
LT		 1613
1614 if (dev->flags & IFF_PROMISC) {
1da177e4
LT		 1615 rx_cfg_setting = RxStripCRC | RxEnable | RxPromisc | RxAllMulti;
1616 } else if (dev->flags & IFF_ALLMULTI)
1617 rx_cfg_setting = RxStripCRC | RxEnable | RxAllMulti;
1618 else {
4cd24eaf 1619 if (!netdev_mc_empty(dev)) {
91fea585
JP		 1620 struct dev_mc_list *mc_addr;
1621
1622 netdev_for_each_mc_addr(mc_addr, dev) {
1623 u_int position = ether_crc(6, mc_addr->dmi_addr);
91fea585
JP		 1624 multicast_table[position >> 29] |= 1 << ((position >> 26) & 7);
1625 }
1da177e4
LT		 1626 }
1627 rx_cfg_setting = RxStripCRC | RxEnable;
1628 }
1629
1630 /* Load MC table and Rx setting into the chip without interrupts. */
1631 spin_lock_irqsave(&smc->lock, flags);
1632 SMC_SELECT_BANK(3);
a6d37024
KK		 1633 for (i = 0; i < 8; i++)
1634 outb(multicast_table[i], ioaddr + MULTICAST0 + i);
1da177e4
LT		 1635 SMC_SELECT_BANK(0);
1636 outw(rx_cfg_setting, ioaddr + RCR);
1637 SMC_SELECT_BANK(2);
1638 spin_unlock_irqrestore(&smc->lock, flags);
1639
1640 return;
1641}
1642
1643/*======================================================================
1644
1645 Senses when a card's config changes. Here, it's coax or TP.
1646
1647======================================================================*/
1648
1649static int s9k_config(struct net_device *dev, struct ifmap *map)
1650{
1651 struct smc_private *smc = netdev_priv(dev);
1652 if ((map->port != (u_char)(-1)) && (map->port != dev->if_port)) {
1653 if (smc->cfg & CFG_MII_SELECT)
1654 return -EOPNOTSUPP;
1655 else if (map->port > 2)
1656 return -EINVAL;
1657 dev->if_port = map->port;
1658 printk(KERN_INFO "%s: switched to %s port\n",
1659 dev->name, if_names[dev->if_port]);
1660 smc_reset(dev);
1661 }
1662 return 0;
1663}
1664
1665/*======================================================================
1666
1667 Reset the chip, reloading every register that might be corrupted.
1668
1669======================================================================*/
1670
1671/*
1672 Set transceiver type, perhaps to something other than what the user
1673 specified in dev->if_port.
1674*/
1675static void smc_set_xcvr(struct net_device *dev, int if_port)
1676{
1677 struct smc_private *smc = netdev_priv(dev);
906da809 1678 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1679 u_short saved_bank;
1680
1681 saved_bank = inw(ioaddr + BANK_SELECT);
1682 SMC_SELECT_BANK(1);
1683 if (if_port == 2) {
1684 outw(smc->cfg | CFG_AUI_SELECT, ioaddr + CONFIG);
1685 if ((smc->manfid == MANFID_OSITECH) &&
1686 (smc->cardid != PRODID_OSITECH_SEVEN))
1687 set_bits(OSI_AUI_PWR, ioaddr - 0x10 + OSITECH_AUI_PWR);
1688 smc->media_status = ((dev->if_port == 0) ? 0x0001 : 0x0002);
1689 } else {
1690 outw(smc->cfg, ioaddr + CONFIG);
1691 if ((smc->manfid == MANFID_OSITECH) &&
1692 (smc->cardid != PRODID_OSITECH_SEVEN))
1693 mask_bits(~OSI_AUI_PWR, ioaddr - 0x10 + OSITECH_AUI_PWR);
1694 smc->media_status = ((dev->if_port == 0) ? 0x0012 : 0x4001);
1695 }
1696 SMC_SELECT_BANK(saved_bank);
1697}
1698
1699static void smc_reset(struct net_device *dev)
1700{
906da809 1701 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1702 struct smc_private *smc = netdev_priv(dev);
1703 int i;
1704
dd0fab5b 1705 pr_debug("%s: smc91c92 reset called.\n", dev->name);
1da177e4
LT		 1706
1707 /* The first interaction must be a write to bring the chip out
1708 of sleep mode. */
1709 SMC_SELECT_BANK(0);
1710 /* Reset the chip. */
1711 outw(RCR_SOFTRESET, ioaddr + RCR);
1712 udelay(10);
1713
1714 /* Clear the transmit and receive configuration registers. */
1715 outw(RCR_CLEAR, ioaddr + RCR);
1716 outw(TCR_CLEAR, ioaddr + TCR);
1717
1718 /* Set the Window 1 control, configuration and station addr registers.
1719 No point in writing the I/O base register ;-> */
1720 SMC_SELECT_BANK(1);
d6e05edc 1721 /* Automatically release successfully transmitted packets,
1da177e4
LT		 1722 Accept link errors, counter and Tx error interrupts. */
1723 outw(CTL_AUTO_RELEASE | CTL_TE_ENABLE | CTL_CR_ENABLE,
1724 ioaddr + CONTROL);
1725 smc_set_xcvr(dev, dev->if_port);
1726 if ((smc->manfid == MANFID_OSITECH) &&
1727 (smc->cardid != PRODID_OSITECH_SEVEN))
1728 outw((dev->if_port == 2 ? OSI_AUI_PWR : 0) |
1729 (inw(ioaddr-0x10+OSITECH_AUI_PWR) & 0xff00),
1730 ioaddr - 0x10 + OSITECH_AUI_PWR);
1731
1732 /* Fill in the physical address. The databook is wrong about the order! */
1733 for (i = 0; i < 6; i += 2)
1734 outw((dev->dev_addr[i+1]<<8)+dev->dev_addr[i],
1735 ioaddr + ADDR0 + i);
1736
1737 /* Reset the MMU */
1738 SMC_SELECT_BANK(2);
1739 outw(MC_RESET, ioaddr + MMU_CMD);
1740 outw(0, ioaddr + INTERRUPT);
1741
1742 /* Re-enable the chip. */
1743 SMC_SELECT_BANK(0);
1744 outw(((smc->cfg & CFG_MII_SELECT) ? 0 : TCR_MONCSN) |
1745 TCR_ENABLE | TCR_PAD_EN | smc->duplex, ioaddr + TCR);
1746 set_rx_mode(dev);
1747
1748 if (smc->cfg & CFG_MII_SELECT) {
1749 SMC_SELECT_BANK(3);
1750
1751 /* Reset MII */
1752 mdio_write(dev, smc->mii_if.phy_id, 0, 0x8000);
1753
1754 /* Advertise 100F, 100H, 10F, 10H */
1755 mdio_write(dev, smc->mii_if.phy_id, 4, 0x01e1);
1756
1757 /* Restart MII autonegotiation */
1758 mdio_write(dev, smc->mii_if.phy_id, 0, 0x0000);
1759 mdio_write(dev, smc->mii_if.phy_id, 0, 0x1200);
1760 }
1761
1762 /* Enable interrupts. */
1763 SMC_SELECT_BANK(2);
1764 outw((IM_EPH_INT | IM_RX_OVRN_INT | IM_RCV_INT) << 8,
1765 ioaddr + INTERRUPT);
1766}
1767
1768/*======================================================================
1769
1770 Media selection timer routine
1771
1772======================================================================*/
1773
1774static void media_check(u_long arg)
1775{
1776 struct net_device *dev = (struct net_device *) arg;
1777 struct smc_private *smc = netdev_priv(dev);
906da809 1778 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1779 u_short i, media, saved_bank;
1780 u_short link;
85e27831
K		 1781 unsigned long flags;
1782
1783 spin_lock_irqsave(&smc->lock, flags);
1da177e4
LT		 1784
1785 saved_bank = inw(ioaddr + BANK_SELECT);
1786
1787 if (!netif_device_present(dev))
1788 goto reschedule;
1789
1790 SMC_SELECT_BANK(2);
1791
1792 /* need MC_RESET to keep the memory consistent. errata? */
1793 if (smc->rx_ovrn) {
1794 outw(MC_RESET, ioaddr + MMU_CMD);
1795 smc->rx_ovrn = 0;
1796 }
1797 i = inw(ioaddr + INTERRUPT);
1798 SMC_SELECT_BANK(0);
1799 media = inw(ioaddr + EPH) & EPH_LINK_OK;
1800 SMC_SELECT_BANK(1);
1801 media |= (inw(ioaddr + CONFIG) & CFG_AUI_SELECT) ? 2 : 1;
1802
2a915157
KK		 1803 SMC_SELECT_BANK(saved_bank);
1804 spin_unlock_irqrestore(&smc->lock, flags);
1805
1da177e4
LT		 1806 /* Check for pending interrupt with watchdog flag set: with
1807 this, we can limp along even if the interrupt is blocked */
1808 if (smc->watchdog++ && ((i>>8) & i)) {
1809 if (!smc->fast_poll)
1810 printk(KERN_INFO "%s: interrupt(s) dropped!\n", dev->name);
2a915157 1811 local_irq_save(flags);
e363d138 1812 smc_interrupt(dev->irq, dev);
2a915157 1813 local_irq_restore(flags);
1da177e4
LT		 1814 smc->fast_poll = HZ;
1815 }
1816 if (smc->fast_poll) {
1817 smc->fast_poll--;
1818 smc->media.expires = jiffies + HZ/100;
1819 add_timer(&smc->media);
1da177e4
LT		 1820 return;
1821 }
1822
2a915157
KK		 1823 spin_lock_irqsave(&smc->lock, flags);
1824
1825 saved_bank = inw(ioaddr + BANK_SELECT);
1826
1da177e4
LT		 1827 if (smc->cfg & CFG_MII_SELECT) {
1828 if (smc->mii_if.phy_id < 0)
1829 goto reschedule;
1830
1831 SMC_SELECT_BANK(3);
1832 link = mdio_read(dev, smc->mii_if.phy_id, 1);
1833 if (!link || (link == 0xffff)) {
1834 printk(KERN_INFO "%s: MII is missing!\n", dev->name);
1835 smc->mii_if.phy_id = -1;
1836 goto reschedule;
1837 }
1838
1839 link &= 0x0004;
1840 if (link != smc->link_status) {
1841 u_short p = mdio_read(dev, smc->mii_if.phy_id, 5);
1842 printk(KERN_INFO "%s: %s link beat\n", dev->name,
1843 (link) ? "found" : "lost");
1844 smc->duplex = (((p & 0x0100) || ((p & 0x1c0) == 0x40))
1845 ? TCR_FDUPLX : 0);
1846 if (link) {
1847 printk(KERN_INFO "%s: autonegotiation complete: "
1848 "%sbaseT-%cD selected\n", dev->name,
1849 ((p & 0x0180) ? "100" : "10"),
1850 (smc->duplex ? 'F' : 'H'));
1851 }
1852 SMC_SELECT_BANK(0);
1853 outw(inw(ioaddr + TCR) | smc->duplex, ioaddr + TCR);
1854 smc->link_status = link;
1855 }
1856 goto reschedule;
1857 }
1858
1859 /* Ignore collisions unless we've had no rx's recently */
4851d3aa 1860 if (time_after(jiffies, dev->last_rx + HZ)) {
1da177e4
LT		 1861 if (smc->tx_err || (smc->media_status & EPH_16COL))
1862 media |= EPH_16COL;
1863 }
1864 smc->tx_err = 0;
1865
1866 if (media != smc->media_status) {
1867 if ((media & smc->media_status & 1) &&
1868 ((smc->media_status ^ media) & EPH_LINK_OK))
1869 printk(KERN_INFO "%s: %s link beat\n", dev->name,
1870 (smc->media_status & EPH_LINK_OK ? "lost" : "found"));
1871 else if ((media & smc->media_status & 2) &&
1872 ((smc->media_status ^ media) & EPH_16COL))
1873 printk(KERN_INFO "%s: coax cable %s\n", dev->name,
1874 (media & EPH_16COL ? "problem" : "ok"));
1875 if (dev->if_port == 0) {
1876 if (media & 1) {
1877 if (media & EPH_LINK_OK)
1878 printk(KERN_INFO "%s: flipped to 10baseT\n",
1879 dev->name);
1880 else
1881 smc_set_xcvr(dev, 2);
1882 } else {
1883 if (media & EPH_16COL)
1884 smc_set_xcvr(dev, 1);
1885 else
1886 printk(KERN_INFO "%s: flipped to 10base2\n",
1887 dev->name);
1888 }
1889 }
1890 smc->media_status = media;
1891 }
1892
1893reschedule:
1894 smc->media.expires = jiffies + HZ;
1895 add_timer(&smc->media);
1896 SMC_SELECT_BANK(saved_bank);
85e27831 1897 spin_unlock_irqrestore(&smc->lock, flags);
1da177e4
LT		 1898}
1899
1900static int smc_link_ok(struct net_device *dev)
1901{
906da809 1902 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1903 struct smc_private *smc = netdev_priv(dev);
1904
1905 if (smc->cfg & CFG_MII_SELECT) {
1906 return mii_link_ok(&smc->mii_if);
1907 } else {
1908 SMC_SELECT_BANK(0);
1909 return inw(ioaddr + EPH) & EPH_LINK_OK;
1910 }
1911}
1912
1913static int smc_netdev_get_ecmd(struct net_device *dev, struct ethtool_cmd *ecmd)
1914{
1915 u16 tmp;
906da809 1916 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1917
1918 ecmd->supported = (SUPPORTED_TP | SUPPORTED_AUI |
1919 SUPPORTED_10baseT_Half | SUPPORTED_10baseT_Full);
1920
1921 SMC_SELECT_BANK(1);
1922 tmp = inw(ioaddr + CONFIG);
1923 ecmd->port = (tmp & CFG_AUI_SELECT) ? PORT_AUI : PORT_TP;
1924 ecmd->transceiver = XCVR_INTERNAL;
1925 ecmd->speed = SPEED_10;
1926 ecmd->phy_address = ioaddr + MGMT;
1927
1928 SMC_SELECT_BANK(0);
1929 tmp = inw(ioaddr + TCR);
1930 ecmd->duplex = (tmp & TCR_FDUPLX) ? DUPLEX_FULL : DUPLEX_HALF;
1931
1932 return 0;
1933}
1934
1935static int smc_netdev_set_ecmd(struct net_device *dev, struct ethtool_cmd *ecmd)
1936{
1937 u16 tmp;
906da809 1938 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1939
1940 if (ecmd->speed != SPEED_10)
1941 return -EINVAL;
1942 if (ecmd->duplex != DUPLEX_HALF && ecmd->duplex != DUPLEX_FULL)
1943 return -EINVAL;
1944 if (ecmd->port != PORT_TP && ecmd->port != PORT_AUI)
1945 return -EINVAL;
1946 if (ecmd->transceiver != XCVR_INTERNAL)
1947 return -EINVAL;
1948
1949 if (ecmd->port == PORT_AUI)
1950 smc_set_xcvr(dev, 1);
1951 else
1952 smc_set_xcvr(dev, 0);
1953
1954 SMC_SELECT_BANK(0);
1955 tmp = inw(ioaddr + TCR);
1956 if (ecmd->duplex == DUPLEX_FULL)
1957 tmp |= TCR_FDUPLX;
1958 else
1959 tmp &= ~TCR_FDUPLX;
1960 outw(tmp, ioaddr + TCR);
1961
1962 return 0;
1963}
1964
1965static int check_if_running(struct net_device *dev)
1966{
1967 if (!netif_running(dev))
1968 return -EINVAL;
1969 return 0;
1970}
1971
1972static void smc_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
1973{
1974 strcpy(info->driver, DRV_NAME);
1975 strcpy(info->version, DRV_VERSION);
1976}
1977
1978static int smc_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
1979{
1980 struct smc_private *smc = netdev_priv(dev);
906da809 1981 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 1982 u16 saved_bank = inw(ioaddr + BANK_SELECT);
1983 int ret;
2a915157 1984 unsigned long flags;
1da177e4 1985
2a915157 1986 spin_lock_irqsave(&smc->lock, flags);
85e27831 1987 SMC_SELECT_BANK(3);
1da177e4
LT		 1988 if (smc->cfg & CFG_MII_SELECT)
1989 ret = mii_ethtool_gset(&smc->mii_if, ecmd);
1990 else
1991 ret = smc_netdev_get_ecmd(dev, ecmd);
1da177e4 1992 SMC_SELECT_BANK(saved_bank);
2a915157 1993 spin_unlock_irqrestore(&smc->lock, flags);
1da177e4
LT		 1994 return ret;
1995}
1996
1997static int smc_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
1998{
1999 struct smc_private *smc = netdev_priv(dev);
906da809 2000 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 2001 u16 saved_bank = inw(ioaddr + BANK_SELECT);
2002 int ret;
2a915157 2003 unsigned long flags;
1da177e4 2004
2a915157 2005 spin_lock_irqsave(&smc->lock, flags);
85e27831 2006 SMC_SELECT_BANK(3);
1da177e4
LT		 2007 if (smc->cfg & CFG_MII_SELECT)
2008 ret = mii_ethtool_sset(&smc->mii_if, ecmd);
2009 else
2010 ret = smc_netdev_set_ecmd(dev, ecmd);
1da177e4 2011 SMC_SELECT_BANK(saved_bank);
2a915157 2012 spin_unlock_irqrestore(&smc->lock, flags);
1da177e4
LT		 2013 return ret;
2014}
2015
2016static u32 smc_get_link(struct net_device *dev)
2017{
2018 struct smc_private *smc = netdev_priv(dev);
906da809 2019 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 2020 u16 saved_bank = inw(ioaddr + BANK_SELECT);
2021 u32 ret;
2a915157 2022 unsigned long flags;
1da177e4 2023
2a915157 2024 spin_lock_irqsave(&smc->lock, flags);
85e27831 2025 SMC_SELECT_BANK(3);
1da177e4 2026 ret = smc_link_ok(dev);
1da177e4 2027 SMC_SELECT_BANK(saved_bank);
2a915157 2028 spin_unlock_irqrestore(&smc->lock, flags);
1da177e4
LT		 2029 return ret;
2030}
2031
1da177e4
LT		 2032static int smc_nway_reset(struct net_device *dev)
2033{
2034 struct smc_private *smc = netdev_priv(dev);
2035 if (smc->cfg & CFG_MII_SELECT) {
906da809 2036 unsigned int ioaddr = dev->base_addr;
1da177e4
LT		 2037 u16 saved_bank = inw(ioaddr + BANK_SELECT);
2038 int res;
2039
2040 SMC_SELECT_BANK(3);
2041 res = mii_nway_restart(&smc->mii_if);
2042 SMC_SELECT_BANK(saved_bank);
2043
2044 return res;
2045 } else
2046 return -EOPNOTSUPP;
2047}
2048
7282d491 2049static const struct ethtool_ops ethtool_ops = {
1da177e4
LT		 2050 .begin = check_if_running,
2051 .get_drvinfo = smc_get_drvinfo,
2052 .get_settings = smc_get_settings,
2053 .set_settings = smc_set_settings,
2054 .get_link = smc_get_link,
1da177e4
LT		 2055 .nway_reset = smc_nway_reset,
2056};
2057
2058static int smc_ioctl (struct net_device *dev, struct ifreq *rq, int cmd)
2059{
2060 struct smc_private *smc = netdev_priv(dev);
2061 struct mii_ioctl_data *mii = if_mii(rq);
2062 int rc = 0;
2063 u16 saved_bank;
906da809 2064 unsigned int ioaddr = dev->base_addr;
2a915157 2065 unsigned long flags;
1da177e4
LT		 2066
2067 if (!netif_running(dev))
2068 return -EINVAL;
2069
2a915157 2070 spin_lock_irqsave(&smc->lock, flags);
1da177e4
LT		 2071 saved_bank = inw(ioaddr + BANK_SELECT);
2072 SMC_SELECT_BANK(3);
2073 rc = generic_mii_ioctl(&smc->mii_if, mii, cmd, NULL);
2074 SMC_SELECT_BANK(saved_bank);
2a915157 2075 spin_unlock_irqrestore(&smc->lock, flags);
1da177e4
LT		 2076 return rc;
2077}
2078
5c672220
DB		 2079static struct pcmcia_device_id smc91c92_ids[] = {
2080 PCMCIA_PFC_DEVICE_MANF_CARD(0, 0x0109, 0x0501),
2081 PCMCIA_PFC_DEVICE_MANF_CARD(0, 0x0140, 0x000a),
2082 PCMCIA_PFC_DEVICE_PROD_ID123(0, "MEGAHERTZ", "CC/XJEM3288", "DATA/FAX/CELL ETHERNET MODEM", 0xf510db04, 0x04cd2988, 0x46a52d63),
2083 PCMCIA_PFC_DEVICE_PROD_ID123(0, "MEGAHERTZ", "CC/XJEM3336", "DATA/FAX/CELL ETHERNET MODEM", 0xf510db04, 0x0143b773, 0x46a52d63),
2084 PCMCIA_PFC_DEVICE_PROD_ID123(0, "MEGAHERTZ", "EM1144T", "PCMCIA MODEM", 0xf510db04, 0x856d66c8, 0xbd6c43ef),
2085 PCMCIA_PFC_DEVICE_PROD_ID123(0, "MEGAHERTZ", "XJEM1144/CCEM1144", "PCMCIA MODEM", 0xf510db04, 0x52d21e1e, 0xbd6c43ef),
2086 PCMCIA_PFC_DEVICE_PROD_ID12(0, "Gateway 2000", "XJEM3336", 0xdd9989be, 0x662c394c),
2087 PCMCIA_PFC_DEVICE_PROD_ID12(0, "MEGAHERTZ", "XJEM1144/CCEM1144", 0xf510db04, 0x52d21e1e),
d277ad0e
K		 2088 PCMCIA_PFC_DEVICE_PROD_ID12(0, "Ositech", "Trumpcard:Jack of Diamonds Modem+Ethernet", 0xc2f80cd, 0x656947b9),
2089 PCMCIA_PFC_DEVICE_PROD_ID12(0, "Ositech", "Trumpcard:Jack of Hearts Modem+Ethernet", 0xc2f80cd, 0xdc9ba5ed),
5c672220
DB		 2090 PCMCIA_MFC_DEVICE_MANF_CARD(0, 0x016c, 0x0020),
2091 PCMCIA_DEVICE_MANF_CARD(0x016c, 0x0023),
2092 PCMCIA_DEVICE_PROD_ID123("BASICS by New Media Corporation", "Ethernet", "SMC91C94", 0x23c78a9d, 0x00b2e941, 0xcef397fb),
2093 PCMCIA_DEVICE_PROD_ID12("ARGOSY", "Fast Ethernet PCCard", 0x78f308dc, 0xdcea68bc),
2094 PCMCIA_DEVICE_PROD_ID12("dit Co., Ltd.", "PC Card-10/100BTX", 0xe59365c8, 0x6a2161d1),
2095 PCMCIA_DEVICE_PROD_ID12("DYNALINK", "L100C", 0x6a26d1cf, 0xc16ce9c5),
2096 PCMCIA_DEVICE_PROD_ID12("Farallon", "Farallon Enet", 0x58d93fc4, 0x244734e9),
2097 PCMCIA_DEVICE_PROD_ID12("Megahertz", "CC10BT/2", 0x33234748, 0x3c95b953),
2098 PCMCIA_DEVICE_PROD_ID12("MELCO/SMC", "LPC-TX", 0xa2cd8e6d, 0x42da662a),
d277ad0e
K		 2099 PCMCIA_DEVICE_PROD_ID12("Ositech", "Trumpcard:Four of Diamonds Ethernet", 0xc2f80cd, 0xb3466314),
2100 PCMCIA_DEVICE_PROD_ID12("Ositech", "Trumpcard:Seven of Diamonds Ethernet", 0xc2f80cd, 0x194b650a),
5c672220
DB		 2101 PCMCIA_DEVICE_PROD_ID12("PCMCIA", "Fast Ethernet PCCard", 0x281f1c5d, 0xdcea68bc),
2102 PCMCIA_DEVICE_PROD_ID12("Psion", "10Mb Ethernet", 0x4ef00b21, 0x844be9e9),
2103 PCMCIA_DEVICE_PROD_ID12("SMC", "EtherEZ Ethernet 8020", 0xc4f8b18b, 0x4a0eeb2d),
2104 /* These conflict with other cards! */
2105 /* PCMCIA_DEVICE_MANF_CARD(0x0186, 0x0100), */
2106 /* PCMCIA_DEVICE_MANF_CARD(0x8a01, 0xc1ab), */
2107 PCMCIA_DEVICE_NULL,
2108};
2109MODULE_DEVICE_TABLE(pcmcia, smc91c92_ids);
2110
1da177e4
LT		 2111static struct pcmcia_driver smc91c92_cs_driver = {
2112 .owner = THIS_MODULE,
2113 .drv = {
2114 .name = "smc91c92_cs",
2115 },
15b99ac1 2116 .probe = smc91c92_probe,
cc3b4866 2117 .remove = smc91c92_detach,
5c672220 2118 .id_table = smc91c92_ids,
98e4c28b
DB		 2119 .suspend = smc91c92_suspend,
2120 .resume = smc91c92_resume,
1da177e4
LT		 2121};
2122
2123static int __init init_smc91c92_cs(void)
2124{
2125 return pcmcia_register_driver(&smc91c92_cs_driver);
2126}
2127
2128static void __exit exit_smc91c92_cs(void)
2129{
2130 pcmcia_unregister_driver(&smc91c92_cs_driver);
1da177e4
LT		 2131}
2132
2133module_init(init_smc91c92_cs);
2134module_exit(exit_smc91c92_cs);
Linux kernel - Deliverables
This page took 0.74445 seconds and 5 git commands to generate.