projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
r8169: phy init for the 8169s
[deliverable/linux.git] / drivers / net / r8169.c
CommitLineData
1da177e4 1/*
07d3f51f
FR		 2 * r8169.c: RealTek 8169/8168/8101 ethernet driver.
3 *
4 * Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw>
5 * Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com>
6 * Copyright (c) a lot of people too. Please respect their work.
7 *
8 * See MAINTAINERS file for support contact information.
1da177e4
LT		 9 */
10
11#include <linux/module.h>
12#include <linux/moduleparam.h>
13#include <linux/pci.h>
14#include <linux/netdevice.h>
15#include <linux/etherdevice.h>
16#include <linux/delay.h>
17#include <linux/ethtool.h>
18#include <linux/mii.h>
19#include <linux/if_vlan.h>
20#include <linux/crc32.h>
21#include <linux/in.h>
22#include <linux/ip.h>
23#include <linux/tcp.h>
24#include <linux/init.h>
25#include <linux/dma-mapping.h>
26
99f252b0 27#include <asm/system.h>
1da177e4
LT		 28#include <asm/io.h>
29#include <asm/irq.h>
30
865c652d 31#define RTL8169_VERSION "2.3LK-NAPI"
1da177e4
LT		 32#define MODULENAME "r8169"
33#define PFX MODULENAME ": "
34
35#ifdef RTL8169_DEBUG
36#define assert(expr) \
5b0384f4
FR		 37 if (!(expr)) { \
38 printk( "Assertion failed! %s,%s,%s,line=%d\n", \
b39d66a8 39 #expr,__FILE__,__func__,__LINE__); \
5b0384f4 40 }
06fa7358
JP		 41#define dprintk(fmt, args...) \
42 do { printk(KERN_DEBUG PFX fmt, ## args); } while (0)
1da177e4
LT		 43#else
44#define assert(expr) do {} while (0)
45#define dprintk(fmt, args...) do {} while (0)
46#endif /* RTL8169_DEBUG */
47
b57b7e5a 48#define R8169_MSG_DEFAULT \
f0e837d9 49 (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN)
b57b7e5a 50
1da177e4
LT		 51#define TX_BUFFS_AVAIL(tp) \
52 (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1)
53
1da177e4
LT		 54/* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
55 The RTL chips use a 64 element hash table based on the Ethernet CRC. */
f71e1309 56static const int multicast_filter_limit = 32;
1da177e4
LT		 57
58/* MAC address length */
59#define MAC_ADDR_LEN 6
60
9c14ceaf 61#define MAX_READ_REQUEST_SHIFT 12
1da177e4
LT		 62#define RX_FIFO_THRESH 7 /* 7 means NO threshold, Rx buffer level before first PCI xfer. */
63#define RX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
64#define TX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
07d3f51f 65#define EarlyTxThld 0x3F /* 0x3F means NO early transmit */
1da177e4
LT		 66#define SafeMtu 0x1c20 /* ... actually life sucks beyond ~7k */
67#define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */
68
69#define R8169_REGS_SIZE 256
70#define R8169_NAPI_WEIGHT 64
71#define NUM_TX_DESC 64 /* Number of Tx descriptor registers */
72#define NUM_RX_DESC 256 /* Number of Rx descriptor registers */
73#define RX_BUF_SIZE 1536 /* Rx Buffer size */
74#define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc))
75#define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc))
76
77#define RTL8169_TX_TIMEOUT (6*HZ)
78#define RTL8169_PHY_TIMEOUT (10*HZ)
79
ea8dbdd1 80#define RTL_EEPROM_SIG cpu_to_le32(0x8129)
81#define RTL_EEPROM_SIG_MASK cpu_to_le32(0xffff)
e1564ec9
FR		 82#define RTL_EEPROM_SIG_ADDR 0x0000
83
1da177e4
LT		 84/* write/read MMIO register */
85#define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg))
86#define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg))
87#define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg))
88#define RTL_R8(reg) readb (ioaddr + (reg))
89#define RTL_R16(reg) readw (ioaddr + (reg))
90#define RTL_R32(reg) ((unsigned long) readl (ioaddr + (reg)))
91
92enum mac_version {
f21b75e9 93 RTL_GIGA_MAC_NONE = 0x00,
ba6eb6ee
FR		 94 RTL_GIGA_MAC_VER_01 = 0x01, // 8169
95 RTL_GIGA_MAC_VER_02 = 0x02, // 8169S
96 RTL_GIGA_MAC_VER_03 = 0x03, // 8110S
97 RTL_GIGA_MAC_VER_04 = 0x04, // 8169SB
98 RTL_GIGA_MAC_VER_05 = 0x05, // 8110SCd
6dccd16b 99 RTL_GIGA_MAC_VER_06 = 0x06, // 8110SCe
2857ffb7
FR		 100 RTL_GIGA_MAC_VER_07 = 0x07, // 8102e
101 RTL_GIGA_MAC_VER_08 = 0x08, // 8102e
102 RTL_GIGA_MAC_VER_09 = 0x09, // 8102e
103 RTL_GIGA_MAC_VER_10 = 0x0a, // 8101e
2dd99530 104 RTL_GIGA_MAC_VER_11 = 0x0b, // 8168Bb
e3cf0cc0
FR		 105 RTL_GIGA_MAC_VER_12 = 0x0c, // 8168Be
106 RTL_GIGA_MAC_VER_13 = 0x0d, // 8101Eb
107 RTL_GIGA_MAC_VER_14 = 0x0e, // 8101 ?
108 RTL_GIGA_MAC_VER_15 = 0x0f, // 8101 ?
109 RTL_GIGA_MAC_VER_16 = 0x11, // 8101Ec
110 RTL_GIGA_MAC_VER_17 = 0x10, // 8168Bf
111 RTL_GIGA_MAC_VER_18 = 0x12, // 8168CP
112 RTL_GIGA_MAC_VER_19 = 0x13, // 8168C
197ff761 113 RTL_GIGA_MAC_VER_20 = 0x14, // 8168C
6fb07058 114 RTL_GIGA_MAC_VER_21 = 0x15, // 8168C
ef3386f0 115 RTL_GIGA_MAC_VER_22 = 0x16, // 8168C
7f3e3d3a 116 RTL_GIGA_MAC_VER_23 = 0x17, // 8168CP
5b538df9
FR		 117 RTL_GIGA_MAC_VER_24 = 0x18, // 8168CP
118 RTL_GIGA_MAC_VER_25 = 0x19 // 8168D
1da177e4
LT		 119};
120
1da177e4
LT		 121#define _R(NAME,MAC,MASK) \
122 { .name = NAME, .mac_version = MAC, .RxConfigMask = MASK }
123
3c6bee1d 124static const struct {
1da177e4
LT		 125 const char *name;
126 u8 mac_version;
127 u32 RxConfigMask; /* Clears the bits supported by this chip */
128} rtl_chip_info[] = {
ba6eb6ee
FR		 129 _R("RTL8169", RTL_GIGA_MAC_VER_01, 0xff7e1880), // 8169
130 _R("RTL8169s", RTL_GIGA_MAC_VER_02, 0xff7e1880), // 8169S
131 _R("RTL8110s", RTL_GIGA_MAC_VER_03, 0xff7e1880), // 8110S
132 _R("RTL8169sb/8110sb", RTL_GIGA_MAC_VER_04, 0xff7e1880), // 8169SB
133 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_05, 0xff7e1880), // 8110SCd
6dccd16b 134 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_06, 0xff7e1880), // 8110SCe
2857ffb7
FR		 135 _R("RTL8102e", RTL_GIGA_MAC_VER_07, 0xff7e1880), // PCI-E
136 _R("RTL8102e", RTL_GIGA_MAC_VER_08, 0xff7e1880), // PCI-E
137 _R("RTL8102e", RTL_GIGA_MAC_VER_09, 0xff7e1880), // PCI-E
138 _R("RTL8101e", RTL_GIGA_MAC_VER_10, 0xff7e1880), // PCI-E
bcf0bf90
FR		 139 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_11, 0xff7e1880), // PCI-E
140 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_12, 0xff7e1880), // PCI-E
141 _R("RTL8101e", RTL_GIGA_MAC_VER_13, 0xff7e1880), // PCI-E 8139
142 _R("RTL8100e", RTL_GIGA_MAC_VER_14, 0xff7e1880), // PCI-E 8139
e3cf0cc0
FR		 143 _R("RTL8100e", RTL_GIGA_MAC_VER_15, 0xff7e1880), // PCI-E 8139
144 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_17, 0xff7e1880), // PCI-E
145 _R("RTL8101e", RTL_GIGA_MAC_VER_16, 0xff7e1880), // PCI-E
146 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_18, 0xff7e1880), // PCI-E
147 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_19, 0xff7e1880), // PCI-E
197ff761 148 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_20, 0xff7e1880), // PCI-E
6fb07058 149 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_21, 0xff7e1880), // PCI-E
ef3386f0 150 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_22, 0xff7e1880), // PCI-E
7f3e3d3a 151 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_23, 0xff7e1880), // PCI-E
5b538df9
FR		 152 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_24, 0xff7e1880), // PCI-E
153 _R("RTL8168d/8111d", RTL_GIGA_MAC_VER_25, 0xff7e1880) // PCI-E
1da177e4
LT		 154};
155#undef _R
156
bcf0bf90
FR		 157enum cfg_version {
158 RTL_CFG_0 = 0x00,
159 RTL_CFG_1,
160 RTL_CFG_2
161};
162
07ce4064
FR		 163static void rtl_hw_start_8169(struct net_device *);
164static void rtl_hw_start_8168(struct net_device *);
165static void rtl_hw_start_8101(struct net_device *);
166
1da177e4 167static struct pci_device_id rtl8169_pci_tbl[] = {
bcf0bf90 168 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8129), 0, 0, RTL_CFG_0 },
d2eed8cf 169 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8136), 0, 0, RTL_CFG_2 },
d81bf551 170 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8167), 0, 0, RTL_CFG_0 },
07ce4064 171 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8168), 0, 0, RTL_CFG_1 },
bcf0bf90
FR		 172 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8169), 0, 0, RTL_CFG_0 },
173 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4300), 0, 0, RTL_CFG_0 },
bc1660b5 174 { PCI_DEVICE(PCI_VENDOR_ID_AT, 0xc107), 0, 0, RTL_CFG_0 },
bcf0bf90
FR		 175 { PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0 },
176 { PCI_VENDOR_ID_LINKSYS, 0x1032,
177 PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 },
11d2e282
CM		 178 { 0x0001, 0x8168,
179 PCI_ANY_ID, 0x2410, 0, 0, RTL_CFG_2 },
1da177e4
LT		 180 {0,},
181};
182
183MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl);
184
185static int rx_copybreak = 200;
186static int use_dac;
b57b7e5a
SH		 187static struct {
188 u32 msg_enable;
189} debug = { -1 };
1da177e4 190
07d3f51f
FR		 191enum rtl_registers {
192 MAC0 = 0, /* Ethernet hardware address. */
773d2021 193 MAC4 = 4,
07d3f51f
FR		 194 MAR0 = 8, /* Multicast filter. */
195 CounterAddrLow = 0x10,
196 CounterAddrHigh = 0x14,
197 TxDescStartAddrLow = 0x20,
198 TxDescStartAddrHigh = 0x24,
199 TxHDescStartAddrLow = 0x28,
200 TxHDescStartAddrHigh = 0x2c,
201 FLASH = 0x30,
202 ERSR = 0x36,
203 ChipCmd = 0x37,
204 TxPoll = 0x38,
205 IntrMask = 0x3c,
206 IntrStatus = 0x3e,
207 TxConfig = 0x40,
208 RxConfig = 0x44,
209 RxMissed = 0x4c,
210 Cfg9346 = 0x50,
211 Config0 = 0x51,
212 Config1 = 0x52,
213 Config2 = 0x53,
214 Config3 = 0x54,
215 Config4 = 0x55,
216 Config5 = 0x56,
217 MultiIntr = 0x5c,
218 PHYAR = 0x60,
07d3f51f
FR		 219 PHYstatus = 0x6c,
220 RxMaxSize = 0xda,
221 CPlusCmd = 0xe0,
222 IntrMitigate = 0xe2,
223 RxDescAddrLow = 0xe4,
224 RxDescAddrHigh = 0xe8,
225 EarlyTxThres = 0xec,
226 FuncEvent = 0xf0,
227 FuncEventMask = 0xf4,
228 FuncPresetState = 0xf8,
229 FuncForceEvent = 0xfc,
1da177e4
LT		 230};
231
f162a5d1
FR		 232enum rtl8110_registers {
233 TBICSR = 0x64,
234 TBI_ANAR = 0x68,
235 TBI_LPAR = 0x6a,
236};
237
238enum rtl8168_8101_registers {
239 CSIDR = 0x64,
240 CSIAR = 0x68,
241#define CSIAR_FLAG 0x80000000
242#define CSIAR_WRITE_CMD 0x80000000
243#define CSIAR_BYTE_ENABLE 0x0f
244#define CSIAR_BYTE_ENABLE_SHIFT 12
245#define CSIAR_ADDR_MASK 0x0fff
246
247 EPHYAR = 0x80,
248#define EPHYAR_FLAG 0x80000000
249#define EPHYAR_WRITE_CMD 0x80000000
250#define EPHYAR_REG_MASK 0x1f
251#define EPHYAR_REG_SHIFT 16
252#define EPHYAR_DATA_MASK 0xffff
253 DBG_REG = 0xd1,
254#define FIX_NAK_1 (1 << 4)
255#define FIX_NAK_2 (1 << 3)
256};
257
07d3f51f 258enum rtl_register_content {
1da177e4 259 /* InterruptStatusBits */
07d3f51f
FR		 260 SYSErr = 0x8000,
261 PCSTimeout = 0x4000,
262 SWInt = 0x0100,
263 TxDescUnavail = 0x0080,
264 RxFIFOOver = 0x0040,
265 LinkChg = 0x0020,
266 RxOverflow = 0x0010,
267 TxErr = 0x0008,
268 TxOK = 0x0004,
269 RxErr = 0x0002,
270 RxOK = 0x0001,
1da177e4
LT		 271
272 /* RxStatusDesc */
9dccf611
FR		 273 RxFOVF = (1 << 23),
274 RxRWT = (1 << 22),
275 RxRES = (1 << 21),
276 RxRUNT = (1 << 20),
277 RxCRC = (1 << 19),
1da177e4
LT		 278
279 /* ChipCmdBits */
07d3f51f
FR		 280 CmdReset = 0x10,
281 CmdRxEnb = 0x08,
282 CmdTxEnb = 0x04,
283 RxBufEmpty = 0x01,
1da177e4 284
275391a4
FR		 285 /* TXPoll register p.5 */
286 HPQ = 0x80, /* Poll cmd on the high prio queue */
287 NPQ = 0x40, /* Poll cmd on the low prio queue */
288 FSWInt = 0x01, /* Forced software interrupt */
289
1da177e4 290 /* Cfg9346Bits */
07d3f51f
FR		 291 Cfg9346_Lock = 0x00,
292 Cfg9346_Unlock = 0xc0,
1da177e4
LT		 293
294 /* rx_mode_bits */
07d3f51f
FR		 295 AcceptErr = 0x20,
296 AcceptRunt = 0x10,
297 AcceptBroadcast = 0x08,
298 AcceptMulticast = 0x04,
299 AcceptMyPhys = 0x02,
300 AcceptAllPhys = 0x01,
1da177e4
LT		 301
302 /* RxConfigBits */
07d3f51f
FR		 303 RxCfgFIFOShift = 13,
304 RxCfgDMAShift = 8,
1da177e4
LT		 305
306 /* TxConfigBits */
307 TxInterFrameGapShift = 24,
308 TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */
309
5d06a99f 310 /* Config1 register p.24 */
f162a5d1
FR		 311 LEDS1 = (1 << 7),
312 LEDS0 = (1 << 6),
fbac58fc 313 MSIEnable = (1 << 5), /* Enable Message Signaled Interrupt */
f162a5d1
FR		 314 Speed_down = (1 << 4),
315 MEMMAP = (1 << 3),
316 IOMAP = (1 << 2),
317 VPD = (1 << 1),
5d06a99f
FR		 318 PMEnable = (1 << 0), /* Power Management Enable */
319
6dccd16b
FR		 320 /* Config2 register p. 25 */
321 PCI_Clock_66MHz = 0x01,
322 PCI_Clock_33MHz = 0x00,
323
61a4dcc2
FR		 324 /* Config3 register p.25 */
325 MagicPacket = (1 << 5), /* Wake up when receives a Magic Packet */
326 LinkUp = (1 << 4), /* Wake up when the cable connection is re-established */
f162a5d1 327 Beacon_en = (1 << 0), /* 8168 only. Reserved in the 8168b */
61a4dcc2 328
5d06a99f 329 /* Config5 register p.27 */
61a4dcc2
FR		 330 BWF = (1 << 6), /* Accept Broadcast wakeup frame */
331 MWF = (1 << 5), /* Accept Multicast wakeup frame */
332 UWF = (1 << 4), /* Accept Unicast wakeup frame */
333 LanWake = (1 << 1), /* LanWake enable/disable */
5d06a99f
FR		 334 PMEStatus = (1 << 0), /* PME status can be reset by PCI RST# */
335
1da177e4
LT		 336 /* TBICSR p.28 */
337 TBIReset = 0x80000000,
338 TBILoopback = 0x40000000,
339 TBINwEnable = 0x20000000,
340 TBINwRestart = 0x10000000,
341 TBILinkOk = 0x02000000,
342 TBINwComplete = 0x01000000,
343
344 /* CPlusCmd p.31 */
f162a5d1
FR		 345 EnableBist = (1 << 15), // 8168 8101
346 Mac_dbgo_oe = (1 << 14), // 8168 8101
347 Normal_mode = (1 << 13), // unused
348 Force_half_dup = (1 << 12), // 8168 8101
349 Force_rxflow_en = (1 << 11), // 8168 8101
350 Force_txflow_en = (1 << 10), // 8168 8101
351 Cxpl_dbg_sel = (1 << 9), // 8168 8101
352 ASF = (1 << 8), // 8168 8101
353 PktCntrDisable = (1 << 7), // 8168 8101
354 Mac_dbgo_sel = 0x001c, // 8168
1da177e4
LT		 355 RxVlan = (1 << 6),
356 RxChkSum = (1 << 5),
357 PCIDAC = (1 << 4),
358 PCIMulRW = (1 << 3),
0e485150
FR		 359 INTT_0 = 0x0000, // 8168
360 INTT_1 = 0x0001, // 8168
361 INTT_2 = 0x0002, // 8168
362 INTT_3 = 0x0003, // 8168
1da177e4
LT		 363
364 /* rtl8169_PHYstatus */
07d3f51f
FR		 365 TBI_Enable = 0x80,
366 TxFlowCtrl = 0x40,
367 RxFlowCtrl = 0x20,
368 _1000bpsF = 0x10,
369 _100bps = 0x08,
370 _10bps = 0x04,
371 LinkStatus = 0x02,
372 FullDup = 0x01,
1da177e4 373
1da177e4 374 /* _TBICSRBit */
07d3f51f 375 TBILinkOK = 0x02000000,
d4a3a0fc
SH		 376
377 /* DumpCounterCommand */
07d3f51f 378 CounterDump = 0x8,
1da177e4
LT		 379};
380
07d3f51f 381enum desc_status_bit {
1da177e4
LT		 382 DescOwn = (1 << 31), /* Descriptor is owned by NIC */
383 RingEnd = (1 << 30), /* End of descriptor ring */
384 FirstFrag = (1 << 29), /* First segment of a packet */
385 LastFrag = (1 << 28), /* Final segment of a packet */
386
387 /* Tx private */
388 LargeSend = (1 << 27), /* TCP Large Send Offload (TSO) */
389 MSSShift = 16, /* MSS value position */
390 MSSMask = 0xfff, /* MSS value + LargeSend bit: 12 bits */
391 IPCS = (1 << 18), /* Calculate IP checksum */
392 UDPCS = (1 << 17), /* Calculate UDP/IP checksum */
393 TCPCS = (1 << 16), /* Calculate TCP/IP checksum */
394 TxVlanTag = (1 << 17), /* Add VLAN tag */
395
396 /* Rx private */
397 PID1 = (1 << 18), /* Protocol ID bit 1/2 */
398 PID0 = (1 << 17), /* Protocol ID bit 2/2 */
399
400#define RxProtoUDP (PID1)
401#define RxProtoTCP (PID0)
402#define RxProtoIP (PID1 | PID0)
403#define RxProtoMask RxProtoIP
404
405 IPFail = (1 << 16), /* IP checksum failed */
406 UDPFail = (1 << 15), /* UDP/IP checksum failed */
407 TCPFail = (1 << 14), /* TCP/IP checksum failed */
408 RxVlanTag = (1 << 16), /* VLAN tag available */
409};
410
411#define RsvdMask 0x3fffc000
412
413struct TxDesc {
6cccd6e7
REB		 414 __le32 opts1;
415 __le32 opts2;
416 __le64 addr;
1da177e4
LT		 417};
418
419struct RxDesc {
6cccd6e7
REB		 420 __le32 opts1;
421 __le32 opts2;
422 __le64 addr;
1da177e4
LT		 423};
424
425struct ring_info {
426 struct sk_buff *skb;
427 u32 len;
428 u8 __pad[sizeof(void *) - sizeof(u32)];
429};
430
f23e7fda 431enum features {
ccdffb9a
FR		 432 RTL_FEATURE_WOL = (1 << 0),
433 RTL_FEATURE_MSI = (1 << 1),
434 RTL_FEATURE_GMII = (1 << 2),
f23e7fda
FR		 435};
436
355423d0
IV		 437struct rtl8169_counters {
438 __le64 tx_packets;
439 __le64 rx_packets;
440 __le64 tx_errors;
441 __le32 rx_errors;
442 __le16 rx_missed;
443 __le16 align_errors;
444 __le32 tx_one_collision;
445 __le32 tx_multi_collision;
446 __le64 rx_unicast;
447 __le64 rx_broadcast;
448 __le32 rx_multicast;
449 __le16 tx_aborted;
450 __le16 tx_underun;
451};
452
1da177e4
LT		 453struct rtl8169_private {
454 void __iomem *mmio_addr; /* memory map physical address */
455 struct pci_dev *pci_dev; /* Index of PCI device */
c4028958 456 struct net_device *dev;
bea3348e 457 struct napi_struct napi;
1da177e4 458 spinlock_t lock; /* spin lock flag */
b57b7e5a 459 u32 msg_enable;
1da177e4
LT		 460 int chipset;
461 int mac_version;
1da177e4
LT		 462 u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */
463 u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */
464 u32 dirty_rx;
465 u32 dirty_tx;
466 struct TxDesc *TxDescArray; /* 256-aligned Tx descriptor ring */
467 struct RxDesc *RxDescArray; /* 256-aligned Rx descriptor ring */
468 dma_addr_t TxPhyAddr;
469 dma_addr_t RxPhyAddr;
470 struct sk_buff *Rx_skbuff[NUM_RX_DESC]; /* Rx data buffers */
471 struct ring_info tx_skb[NUM_TX_DESC]; /* Tx data buffers */
bcf0bf90 472 unsigned align;
1da177e4
LT		 473 unsigned rx_buf_sz;
474 struct timer_list timer;
475 u16 cp_cmd;
0e485150
FR		 476 u16 intr_event;
477 u16 napi_event;
1da177e4 478 u16 intr_mask;
1da177e4
LT		 479 int phy_1000_ctrl_reg;
480#ifdef CONFIG_R8169_VLAN
481 struct vlan_group *vlgrp;
482#endif
483 int (*set_speed)(struct net_device *, u8 autoneg, u16 speed, u8 duplex);
ccdffb9a 484 int (*get_settings)(struct net_device *, struct ethtool_cmd *);
1da177e4 485 void (*phy_reset_enable)(void __iomem *);
07ce4064 486 void (*hw_start)(struct net_device *);
1da177e4
LT		 487 unsigned int (*phy_reset_pending)(void __iomem *);
488 unsigned int (*link_ok)(void __iomem *);
8b4ab28d 489 int (*do_ioctl)(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd);
9c14ceaf 490 int pcie_cap;
c4028958 491 struct delayed_work task;
f23e7fda 492 unsigned features;
ccdffb9a
FR		 493
494 struct mii_if_info mii;
355423d0 495 struct rtl8169_counters counters;
1da177e4
LT		 496};
497
979b6c13 498MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>");
1da177e4 499MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver");
1da177e4 500module_param(rx_copybreak, int, 0);
1b7efd58 501MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames");
1da177e4
LT		 502module_param(use_dac, int, 0);
503MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot.");
b57b7e5a
SH		 504module_param_named(debug, debug.msg_enable, int, 0);
505MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)");
1da177e4
LT		 506MODULE_LICENSE("GPL");
507MODULE_VERSION(RTL8169_VERSION);
508
509static int rtl8169_open(struct net_device *dev);
510static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev);
7d12e780 511static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance);
1da177e4 512static int rtl8169_init_ring(struct net_device *dev);
07ce4064 513static void rtl_hw_start(struct net_device *dev);
1da177e4 514static int rtl8169_close(struct net_device *dev);
07ce4064 515static void rtl_set_rx_mode(struct net_device *dev);
1da177e4 516static void rtl8169_tx_timeout(struct net_device *dev);
4dcb7d33 517static struct net_device_stats *rtl8169_get_stats(struct net_device *dev);
1da177e4 518static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *,
bea3348e 519 void __iomem *, u32 budget);
4dcb7d33 520static int rtl8169_change_mtu(struct net_device *dev, int new_mtu);
1da177e4 521static void rtl8169_down(struct net_device *dev);
99f252b0 522static void rtl8169_rx_clear(struct rtl8169_private *tp);
bea3348e 523static int rtl8169_poll(struct napi_struct *napi, int budget);
1da177e4 524
1da177e4 525static const unsigned int rtl8169_rx_config =
5b0384f4 526 (RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift);
1da177e4 527
07d3f51f 528static void mdio_write(void __iomem *ioaddr, int reg_addr, int value)
1da177e4
LT		 529{
530 int i;
531
a6baf3af 532 RTL_W32(PHYAR, 0x80000000 | (reg_addr & 0x1f) << 16 | (value & 0xffff));
1da177e4 533
2371408c 534 for (i = 20; i > 0; i--) {
07d3f51f
FR		 535 /*
536 * Check if the RTL8169 has completed writing to the specified
537 * MII register.
538 */
5b0384f4 539 if (!(RTL_R32(PHYAR) & 0x80000000))
1da177e4 540 break;
2371408c 541 udelay(25);
1da177e4
LT		 542 }
543}
544
07d3f51f 545static int mdio_read(void __iomem *ioaddr, int reg_addr)
1da177e4
LT		 546{
547 int i, value = -1;
548
a6baf3af 549 RTL_W32(PHYAR, 0x0 | (reg_addr & 0x1f) << 16);
1da177e4 550
2371408c 551 for (i = 20; i > 0; i--) {
07d3f51f
FR		 552 /*
553 * Check if the RTL8169 has completed retrieving data from
554 * the specified MII register.
555 */
1da177e4 556 if (RTL_R32(PHYAR) & 0x80000000) {
a6baf3af 557 value = RTL_R32(PHYAR) & 0xffff;
1da177e4
LT		 558 break;
559 }
2371408c 560 udelay(25);
1da177e4
LT		 561 }
562 return value;
563}
564
dacf8154
FR		 565static void mdio_patch(void __iomem *ioaddr, int reg_addr, int value)
566{
567 mdio_write(ioaddr, reg_addr, mdio_read(ioaddr, reg_addr) | value);
568}
569
ccdffb9a
FR		 570static void rtl_mdio_write(struct net_device *dev, int phy_id, int location,
571 int val)
572{
573 struct rtl8169_private *tp = netdev_priv(dev);
574 void __iomem *ioaddr = tp->mmio_addr;
575
576 mdio_write(ioaddr, location, val);
577}
578
579static int rtl_mdio_read(struct net_device *dev, int phy_id, int location)
580{
581 struct rtl8169_private *tp = netdev_priv(dev);
582 void __iomem *ioaddr = tp->mmio_addr;
583
584 return mdio_read(ioaddr, location);
585}
586
dacf8154
FR		 587static void rtl_ephy_write(void __iomem *ioaddr, int reg_addr, int value)
588{
589 unsigned int i;
590
591 RTL_W32(EPHYAR, EPHYAR_WRITE_CMD | (value & EPHYAR_DATA_MASK) |
592 (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
593
594 for (i = 0; i < 100; i++) {
595 if (!(RTL_R32(EPHYAR) & EPHYAR_FLAG))
596 break;
597 udelay(10);
598 }
599}
600
601static u16 rtl_ephy_read(void __iomem *ioaddr, int reg_addr)
602{
603 u16 value = 0xffff;
604 unsigned int i;
605
606 RTL_W32(EPHYAR, (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
607
608 for (i = 0; i < 100; i++) {
609 if (RTL_R32(EPHYAR) & EPHYAR_FLAG) {
610 value = RTL_R32(EPHYAR) & EPHYAR_DATA_MASK;
611 break;
612 }
613 udelay(10);
614 }
615
616 return value;
617}
618
619static void rtl_csi_write(void __iomem *ioaddr, int addr, int value)
620{
621 unsigned int i;
622
623 RTL_W32(CSIDR, value);
624 RTL_W32(CSIAR, CSIAR_WRITE_CMD | (addr & CSIAR_ADDR_MASK) |
625 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
626
627 for (i = 0; i < 100; i++) {
628 if (!(RTL_R32(CSIAR) & CSIAR_FLAG))
629 break;
630 udelay(10);
631 }
632}
633
634static u32 rtl_csi_read(void __iomem *ioaddr, int addr)
635{
636 u32 value = ~0x00;
637 unsigned int i;
638
639 RTL_W32(CSIAR, (addr & CSIAR_ADDR_MASK) |
640 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
641
642 for (i = 0; i < 100; i++) {
643 if (RTL_R32(CSIAR) & CSIAR_FLAG) {
644 value = RTL_R32(CSIDR);
645 break;
646 }
647 udelay(10);
648 }
649
650 return value;
651}
652
1da177e4
LT		 653static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr)
654{
655 RTL_W16(IntrMask, 0x0000);
656
657 RTL_W16(IntrStatus, 0xffff);
658}
659
660static void rtl8169_asic_down(void __iomem *ioaddr)
661{
662 RTL_W8(ChipCmd, 0x00);
663 rtl8169_irq_mask_and_ack(ioaddr);
664 RTL_R16(CPlusCmd);
665}
666
667static unsigned int rtl8169_tbi_reset_pending(void __iomem *ioaddr)
668{
669 return RTL_R32(TBICSR) & TBIReset;
670}
671
672static unsigned int rtl8169_xmii_reset_pending(void __iomem *ioaddr)
673{
64e4bfb4 674 return mdio_read(ioaddr, MII_BMCR) & BMCR_RESET;
1da177e4
LT		 675}
676
677static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr)
678{
679 return RTL_R32(TBICSR) & TBILinkOk;
680}
681
682static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr)
683{
684 return RTL_R8(PHYstatus) & LinkStatus;
685}
686
687static void rtl8169_tbi_reset_enable(void __iomem *ioaddr)
688{
689 RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset);
690}
691
692static void rtl8169_xmii_reset_enable(void __iomem *ioaddr)
693{
694 unsigned int val;
695
9e0db8ef
FR		 696 val = mdio_read(ioaddr, MII_BMCR) | BMCR_RESET;
697 mdio_write(ioaddr, MII_BMCR, val & 0xffff);
1da177e4
LT		 698}
699
700static void rtl8169_check_link_status(struct net_device *dev,
07d3f51f
FR		 701 struct rtl8169_private *tp,
702 void __iomem *ioaddr)
1da177e4
LT		 703{
704 unsigned long flags;
705
706 spin_lock_irqsave(&tp->lock, flags);
707 if (tp->link_ok(ioaddr)) {
708 netif_carrier_on(dev);
b57b7e5a
SH		 709 if (netif_msg_ifup(tp))
710 printk(KERN_INFO PFX "%s: link up\n", dev->name);
711 } else {
712 if (netif_msg_ifdown(tp))
713 printk(KERN_INFO PFX "%s: link down\n", dev->name);
1da177e4 714 netif_carrier_off(dev);
b57b7e5a 715 }
1da177e4
LT		 716 spin_unlock_irqrestore(&tp->lock, flags);
717}
718
61a4dcc2
FR		 719static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
720{
721 struct rtl8169_private *tp = netdev_priv(dev);
722 void __iomem *ioaddr = tp->mmio_addr;
723 u8 options;
724
725 wol->wolopts = 0;
726
727#define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST)
728 wol->supported = WAKE_ANY;
729
730 spin_lock_irq(&tp->lock);
731
732 options = RTL_R8(Config1);
733 if (!(options & PMEnable))
734 goto out_unlock;
735
736 options = RTL_R8(Config3);
737 if (options & LinkUp)
738 wol->wolopts |= WAKE_PHY;
739 if (options & MagicPacket)
740 wol->wolopts |= WAKE_MAGIC;
741
742 options = RTL_R8(Config5);
743 if (options & UWF)
744 wol->wolopts |= WAKE_UCAST;
745 if (options & BWF)
5b0384f4 746 wol->wolopts |= WAKE_BCAST;
61a4dcc2 747 if (options & MWF)
5b0384f4 748 wol->wolopts |= WAKE_MCAST;
61a4dcc2
FR		 749
750out_unlock:
751 spin_unlock_irq(&tp->lock);
752}
753
754static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
755{
756 struct rtl8169_private *tp = netdev_priv(dev);
757 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 758 unsigned int i;
61a4dcc2
FR		 759 static struct {
760 u32 opt;
761 u16 reg;
762 u8 mask;
763 } cfg[] = {
764 { WAKE_ANY, Config1, PMEnable },
765 { WAKE_PHY, Config3, LinkUp },
766 { WAKE_MAGIC, Config3, MagicPacket },
767 { WAKE_UCAST, Config5, UWF },
768 { WAKE_BCAST, Config5, BWF },
769 { WAKE_MCAST, Config5, MWF },
770 { WAKE_ANY, Config5, LanWake }
771 };
772
773 spin_lock_irq(&tp->lock);
774
775 RTL_W8(Cfg9346, Cfg9346_Unlock);
776
777 for (i = 0; i < ARRAY_SIZE(cfg); i++) {
778 u8 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask;
779 if (wol->wolopts & cfg[i].opt)
780 options |= cfg[i].mask;
781 RTL_W8(cfg[i].reg, options);
782 }
783
784 RTL_W8(Cfg9346, Cfg9346_Lock);
785
f23e7fda
FR		 786 if (wol->wolopts)
787 tp->features |= RTL_FEATURE_WOL;
788 else
789 tp->features &= ~RTL_FEATURE_WOL;
8b76ab39 790 device_set_wakeup_enable(&tp->pci_dev->dev, wol->wolopts);
61a4dcc2
FR		 791
792 spin_unlock_irq(&tp->lock);
793
794 return 0;
795}
796
1da177e4
LT		 797static void rtl8169_get_drvinfo(struct net_device *dev,
798 struct ethtool_drvinfo *info)
799{
800 struct rtl8169_private *tp = netdev_priv(dev);
801
802 strcpy(info->driver, MODULENAME);
803 strcpy(info->version, RTL8169_VERSION);
804 strcpy(info->bus_info, pci_name(tp->pci_dev));
805}
806
807static int rtl8169_get_regs_len(struct net_device *dev)
808{
809 return R8169_REGS_SIZE;
810}
811
812static int rtl8169_set_speed_tbi(struct net_device *dev,
813 u8 autoneg, u16 speed, u8 duplex)
814{
815 struct rtl8169_private *tp = netdev_priv(dev);
816 void __iomem *ioaddr = tp->mmio_addr;
817 int ret = 0;
818 u32 reg;
819
820 reg = RTL_R32(TBICSR);
821 if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) &&
822 (duplex == DUPLEX_FULL)) {
823 RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart));
824 } else if (autoneg == AUTONEG_ENABLE)
825 RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart);
826 else {
b57b7e5a
SH		 827 if (netif_msg_link(tp)) {
828 printk(KERN_WARNING "%s: "
829 "incorrect speed setting refused in TBI mode\n",
830 dev->name);
831 }
1da177e4
LT		 832 ret = -EOPNOTSUPP;
833 }
834
835 return ret;
836}
837
838static int rtl8169_set_speed_xmii(struct net_device *dev,
839 u8 autoneg, u16 speed, u8 duplex)
840{
841 struct rtl8169_private *tp = netdev_priv(dev);
842 void __iomem *ioaddr = tp->mmio_addr;
3577aa1b 843 int giga_ctrl, bmcr;
1da177e4
LT		 844
845 if (autoneg == AUTONEG_ENABLE) {
3577aa1b 846 int auto_nego;
847
848 auto_nego = mdio_read(ioaddr, MII_ADVERTISE);
64e4bfb4
FR		 849 auto_nego |= (ADVERTISE_10HALF | ADVERTISE_10FULL |
850 ADVERTISE_100HALF | ADVERTISE_100FULL);
3577aa1b 851 auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
1da177e4 852
3577aa1b 853 giga_ctrl = mdio_read(ioaddr, MII_CTRL1000);
854 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
bcf0bf90 855
3577aa1b 856 /* The 8100e/8101e/8102e do Fast Ethernet only. */
857 if ((tp->mac_version != RTL_GIGA_MAC_VER_07) &&
858 (tp->mac_version != RTL_GIGA_MAC_VER_08) &&
859 (tp->mac_version != RTL_GIGA_MAC_VER_09) &&
860 (tp->mac_version != RTL_GIGA_MAC_VER_10) &&
861 (tp->mac_version != RTL_GIGA_MAC_VER_13) &&
862 (tp->mac_version != RTL_GIGA_MAC_VER_14) &&
863 (tp->mac_version != RTL_GIGA_MAC_VER_15) &&
864 (tp->mac_version != RTL_GIGA_MAC_VER_16)) {
865 giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
866 } else if (netif_msg_link(tp)) {
bcf0bf90
FR		 867 printk(KERN_INFO "%s: PHY does not support 1000Mbps.\n",
868 dev->name);
869 }
1da177e4 870
3577aa1b 871 bmcr = BMCR_ANENABLE | BMCR_ANRESTART;
872
873 if ((tp->mac_version == RTL_GIGA_MAC_VER_11) ||
874 (tp->mac_version == RTL_GIGA_MAC_VER_12) ||
875 (tp->mac_version >= RTL_GIGA_MAC_VER_17)) {
876 /*
877 * Wake up the PHY.
878 * Vendor specific (0x1f) and reserved (0x0e) MII
879 * registers.
880 */
881 mdio_write(ioaddr, 0x1f, 0x0000);
882 mdio_write(ioaddr, 0x0e, 0x0000);
883 }
884
885 mdio_write(ioaddr, MII_ADVERTISE, auto_nego);
886 mdio_write(ioaddr, MII_CTRL1000, giga_ctrl);
887 } else {
888 giga_ctrl = 0;
889
890 if (speed == SPEED_10)
891 bmcr = 0;
892 else if (speed == SPEED_100)
893 bmcr = BMCR_SPEED100;
894 else
895 return -EINVAL;
896
897 if (duplex == DUPLEX_FULL)
898 bmcr |= BMCR_FULLDPLX;
623a1593 899
2584fbc3 900 mdio_write(ioaddr, 0x1f, 0x0000);
2584fbc3
RS		 901 }
902
1da177e4
LT		 903 tp->phy_1000_ctrl_reg = giga_ctrl;
904
3577aa1b 905 mdio_write(ioaddr, MII_BMCR, bmcr);
906
907 if ((tp->mac_version == RTL_GIGA_MAC_VER_02) ||
908 (tp->mac_version == RTL_GIGA_MAC_VER_03)) {
909 if ((speed == SPEED_100) && (autoneg != AUTONEG_ENABLE)) {
910 mdio_write(ioaddr, 0x17, 0x2138);
911 mdio_write(ioaddr, 0x0e, 0x0260);
912 } else {
913 mdio_write(ioaddr, 0x17, 0x2108);
914 mdio_write(ioaddr, 0x0e, 0x0000);
915 }
916 }
917
1da177e4
LT		 918 return 0;
919}
920
921static int rtl8169_set_speed(struct net_device *dev,
922 u8 autoneg, u16 speed, u8 duplex)
923{
924 struct rtl8169_private *tp = netdev_priv(dev);
925 int ret;
926
927 ret = tp->set_speed(dev, autoneg, speed, duplex);
928
64e4bfb4 929 if (netif_running(dev) && (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
1da177e4
LT		 930 mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT);
931
932 return ret;
933}
934
935static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
936{
937 struct rtl8169_private *tp = netdev_priv(dev);
938 unsigned long flags;
939 int ret;
940
941 spin_lock_irqsave(&tp->lock, flags);
942 ret = rtl8169_set_speed(dev, cmd->autoneg, cmd->speed, cmd->duplex);
943 spin_unlock_irqrestore(&tp->lock, flags);
5b0384f4 944
1da177e4
LT		 945 return ret;
946}
947
948static u32 rtl8169_get_rx_csum(struct net_device *dev)
949{
950 struct rtl8169_private *tp = netdev_priv(dev);
951
952 return tp->cp_cmd & RxChkSum;
953}
954
955static int rtl8169_set_rx_csum(struct net_device *dev, u32 data)
956{
957 struct rtl8169_private *tp = netdev_priv(dev);
958 void __iomem *ioaddr = tp->mmio_addr;
959 unsigned long flags;
960
961 spin_lock_irqsave(&tp->lock, flags);
962
963 if (data)
964 tp->cp_cmd |= RxChkSum;
965 else
966 tp->cp_cmd &= ~RxChkSum;
967
968 RTL_W16(CPlusCmd, tp->cp_cmd);
969 RTL_R16(CPlusCmd);
970
971 spin_unlock_irqrestore(&tp->lock, flags);
972
973 return 0;
974}
975
976#ifdef CONFIG_R8169_VLAN
977
978static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
979 struct sk_buff *skb)
980{
981 return (tp->vlgrp && vlan_tx_tag_present(skb)) ?
982 TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00;
983}
984
985static void rtl8169_vlan_rx_register(struct net_device *dev,
986 struct vlan_group *grp)
987{
988 struct rtl8169_private *tp = netdev_priv(dev);
989 void __iomem *ioaddr = tp->mmio_addr;
990 unsigned long flags;
991
992 spin_lock_irqsave(&tp->lock, flags);
993 tp->vlgrp = grp;
994 if (tp->vlgrp)
995 tp->cp_cmd |= RxVlan;
996 else
997 tp->cp_cmd &= ~RxVlan;
998 RTL_W16(CPlusCmd, tp->cp_cmd);
999 RTL_R16(CPlusCmd);
1000 spin_unlock_irqrestore(&tp->lock, flags);
1001}
1002
1da177e4
LT		 1003static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
1004 struct sk_buff *skb)
1005{
1006 u32 opts2 = le32_to_cpu(desc->opts2);
865c652d 1007 struct vlan_group *vlgrp = tp->vlgrp;
1da177e4
LT		 1008 int ret;
1009
865c652d
FR		 1010 if (vlgrp && (opts2 & RxVlanTag)) {
1011 vlan_hwaccel_receive_skb(skb, vlgrp, swab16(opts2 & 0xffff));
1da177e4
LT		 1012 ret = 0;
1013 } else
1014 ret = -1;
1015 desc->opts2 = 0;
1016 return ret;
1017}
1018
1019#else /* !CONFIG_R8169_VLAN */
1020
1021static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
1022 struct sk_buff *skb)
1023{
1024 return 0;
1025}
1026
1027static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
1028 struct sk_buff *skb)
1029{
1030 return -1;
1031}
1032
1033#endif
1034
ccdffb9a 1035static int rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4
LT		 1036{
1037 struct rtl8169_private *tp = netdev_priv(dev);
1038 void __iomem *ioaddr = tp->mmio_addr;
1039 u32 status;
1040
1041 cmd->supported =
1042 SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE;
1043 cmd->port = PORT_FIBRE;
1044 cmd->transceiver = XCVR_INTERNAL;
1045
1046 status = RTL_R32(TBICSR);
1047 cmd->advertising = (status & TBINwEnable) ? ADVERTISED_Autoneg : 0;
1048 cmd->autoneg = !!(status & TBINwEnable);
1049
1050 cmd->speed = SPEED_1000;
1051 cmd->duplex = DUPLEX_FULL; /* Always set */
ccdffb9a
FR		 1052
1053 return 0;
1da177e4
LT		 1054}
1055
ccdffb9a 1056static int rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4
LT		 1057{
1058 struct rtl8169_private *tp = netdev_priv(dev);
ccdffb9a
FR		 1059
1060 return mii_ethtool_gset(&tp->mii, cmd);
1da177e4
LT		 1061}
1062
1063static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1064{
1065 struct rtl8169_private *tp = netdev_priv(dev);
1066 unsigned long flags;
ccdffb9a 1067 int rc;
1da177e4
LT		 1068
1069 spin_lock_irqsave(&tp->lock, flags);
1070
ccdffb9a 1071 rc = tp->get_settings(dev, cmd);
1da177e4
LT		 1072
1073 spin_unlock_irqrestore(&tp->lock, flags);
ccdffb9a 1074 return rc;
1da177e4
LT		 1075}
1076
1077static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs,
1078 void *p)
1079{
5b0384f4
FR		 1080 struct rtl8169_private *tp = netdev_priv(dev);
1081 unsigned long flags;
1da177e4 1082
5b0384f4
FR		 1083 if (regs->len > R8169_REGS_SIZE)
1084 regs->len = R8169_REGS_SIZE;
1da177e4 1085
5b0384f4
FR		 1086 spin_lock_irqsave(&tp->lock, flags);
1087 memcpy_fromio(p, tp->mmio_addr, regs->len);
1088 spin_unlock_irqrestore(&tp->lock, flags);
1da177e4
LT		 1089}
1090
b57b7e5a
SH		 1091static u32 rtl8169_get_msglevel(struct net_device *dev)
1092{
1093 struct rtl8169_private *tp = netdev_priv(dev);
1094
1095 return tp->msg_enable;
1096}
1097
1098static void rtl8169_set_msglevel(struct net_device *dev, u32 value)
1099{
1100 struct rtl8169_private *tp = netdev_priv(dev);
1101
1102 tp->msg_enable = value;
1103}
1104
d4a3a0fc
SH		 1105static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = {
1106 "tx_packets",
1107 "rx_packets",
1108 "tx_errors",
1109 "rx_errors",
1110 "rx_missed",
1111 "align_errors",
1112 "tx_single_collisions",
1113 "tx_multi_collisions",
1114 "unicast",
1115 "broadcast",
1116 "multicast",
1117 "tx_aborted",
1118 "tx_underrun",
1119};
1120
b9f2c044 1121static int rtl8169_get_sset_count(struct net_device *dev, int sset)
d4a3a0fc 1122{
b9f2c044
JG		 1123 switch (sset) {
1124 case ETH_SS_STATS:
1125 return ARRAY_SIZE(rtl8169_gstrings);
1126 default:
1127 return -EOPNOTSUPP;
1128 }
d4a3a0fc
SH		 1129}
1130
355423d0 1131static void rtl8169_update_counters(struct net_device *dev)
d4a3a0fc
SH		 1132{
1133 struct rtl8169_private *tp = netdev_priv(dev);
1134 void __iomem *ioaddr = tp->mmio_addr;
1135 struct rtl8169_counters *counters;
1136 dma_addr_t paddr;
1137 u32 cmd;
355423d0 1138 int wait = 1000;
d4a3a0fc 1139
355423d0
IV		 1140 /*
1141 * Some chips are unable to dump tally counters when the receiver
1142 * is disabled.
1143 */
1144 if ((RTL_R8(ChipCmd) & CmdRxEnb) == 0)
1145 return;
d4a3a0fc
SH		 1146
1147 counters = pci_alloc_consistent(tp->pci_dev, sizeof(*counters), &paddr);
1148 if (!counters)
1149 return;
1150
1151 RTL_W32(CounterAddrHigh, (u64)paddr >> 32);
284901a9 1152 cmd = (u64)paddr & DMA_BIT_MASK(32);
d4a3a0fc
SH		 1153 RTL_W32(CounterAddrLow, cmd);
1154 RTL_W32(CounterAddrLow, cmd | CounterDump);
1155
355423d0
IV		 1156 while (wait--) {
1157 if ((RTL_R32(CounterAddrLow) & CounterDump) == 0) {
1158 /* copy updated counters */
1159 memcpy(&tp->counters, counters, sizeof(*counters));
d4a3a0fc 1160 break;
355423d0
IV		 1161 }
1162 udelay(10);
d4a3a0fc
SH		 1163 }
1164
1165 RTL_W32(CounterAddrLow, 0);
1166 RTL_W32(CounterAddrHigh, 0);
1167
d4a3a0fc
SH		 1168 pci_free_consistent(tp->pci_dev, sizeof(*counters), counters, paddr);
1169}
1170
355423d0
IV		 1171static void rtl8169_get_ethtool_stats(struct net_device *dev,
1172 struct ethtool_stats *stats, u64 *data)
1173{
1174 struct rtl8169_private *tp = netdev_priv(dev);
1175
1176 ASSERT_RTNL();
1177
1178 rtl8169_update_counters(dev);
1179
1180 data[0] = le64_to_cpu(tp->counters.tx_packets);
1181 data[1] = le64_to_cpu(tp->counters.rx_packets);
1182 data[2] = le64_to_cpu(tp->counters.tx_errors);
1183 data[3] = le32_to_cpu(tp->counters.rx_errors);
1184 data[4] = le16_to_cpu(tp->counters.rx_missed);
1185 data[5] = le16_to_cpu(tp->counters.align_errors);
1186 data[6] = le32_to_cpu(tp->counters.tx_one_collision);
1187 data[7] = le32_to_cpu(tp->counters.tx_multi_collision);
1188 data[8] = le64_to_cpu(tp->counters.rx_unicast);
1189 data[9] = le64_to_cpu(tp->counters.rx_broadcast);
1190 data[10] = le32_to_cpu(tp->counters.rx_multicast);
1191 data[11] = le16_to_cpu(tp->counters.tx_aborted);
1192 data[12] = le16_to_cpu(tp->counters.tx_underun);
1193}
1194
d4a3a0fc
SH		 1195static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data)
1196{
1197 switch(stringset) {
1198 case ETH_SS_STATS:
1199 memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings));
1200 break;
1201 }
1202}
1203
7282d491 1204static const struct ethtool_ops rtl8169_ethtool_ops = {
1da177e4
LT		 1205 .get_drvinfo = rtl8169_get_drvinfo,
1206 .get_regs_len = rtl8169_get_regs_len,
1207 .get_link = ethtool_op_get_link,
1208 .get_settings = rtl8169_get_settings,
1209 .set_settings = rtl8169_set_settings,
b57b7e5a
SH		 1210 .get_msglevel = rtl8169_get_msglevel,
1211 .set_msglevel = rtl8169_set_msglevel,
1da177e4
LT		 1212 .get_rx_csum = rtl8169_get_rx_csum,
1213 .set_rx_csum = rtl8169_set_rx_csum,
1da177e4 1214 .set_tx_csum = ethtool_op_set_tx_csum,
1da177e4 1215 .set_sg = ethtool_op_set_sg,
1da177e4
LT		 1216 .set_tso = ethtool_op_set_tso,
1217 .get_regs = rtl8169_get_regs,
61a4dcc2
FR		 1218 .get_wol = rtl8169_get_wol,
1219 .set_wol = rtl8169_set_wol,
d4a3a0fc 1220 .get_strings = rtl8169_get_strings,
b9f2c044 1221 .get_sset_count = rtl8169_get_sset_count,
d4a3a0fc 1222 .get_ethtool_stats = rtl8169_get_ethtool_stats,
1da177e4
LT		 1223};
1224
07d3f51f
FR		 1225static void rtl8169_get_mac_version(struct rtl8169_private *tp,
1226 void __iomem *ioaddr)
1da177e4 1227{
0e485150
FR		 1228 /*
1229 * The driver currently handles the 8168Bf and the 8168Be identically
1230 * but they can be identified more specifically through the test below
1231 * if needed:
1232 *
1233 * (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be
0127215c
FR		 1234 *
1235 * Same thing for the 8101Eb and the 8101Ec:
1236 *
1237 * (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec
0e485150 1238 */
1da177e4
LT		 1239 const struct {
1240 u32 mask;
e3cf0cc0 1241 u32 val;
1da177e4
LT		 1242 int mac_version;
1243 } mac_info[] = {
5b538df9
FR		 1244 /* 8168D family. */
1245 { 0x7c800000, 0x28000000, RTL_GIGA_MAC_VER_25 },
1246
ef808d50 1247 /* 8168C family. */
7f3e3d3a 1248 { 0x7cf00000, 0x3ca00000, RTL_GIGA_MAC_VER_24 },
ef3386f0 1249 { 0x7cf00000, 0x3c900000, RTL_GIGA_MAC_VER_23 },
ef808d50 1250 { 0x7cf00000, 0x3c800000, RTL_GIGA_MAC_VER_18 },
7f3e3d3a 1251 { 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_24 },
e3cf0cc0
FR		 1252 { 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19 },
1253 { 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20 },
197ff761 1254 { 0x7cf00000, 0x3c300000, RTL_GIGA_MAC_VER_21 },
6fb07058 1255 { 0x7cf00000, 0x3c400000, RTL_GIGA_MAC_VER_22 },
ef808d50 1256 { 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_22 },
e3cf0cc0
FR		 1257
1258 /* 8168B family. */
1259 { 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12 },
1260 { 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17 },
1261 { 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17 },
1262 { 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11 },
1263
1264 /* 8101 family. */
2857ffb7
FR		 1265 { 0x7cf00000, 0x34a00000, RTL_GIGA_MAC_VER_09 },
1266 { 0x7cf00000, 0x24a00000, RTL_GIGA_MAC_VER_09 },
1267 { 0x7cf00000, 0x34900000, RTL_GIGA_MAC_VER_08 },
1268 { 0x7cf00000, 0x24900000, RTL_GIGA_MAC_VER_08 },
1269 { 0x7cf00000, 0x34800000, RTL_GIGA_MAC_VER_07 },
1270 { 0x7cf00000, 0x24800000, RTL_GIGA_MAC_VER_07 },
e3cf0cc0 1271 { 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13 },
2857ffb7 1272 { 0x7cf00000, 0x34300000, RTL_GIGA_MAC_VER_10 },
e3cf0cc0 1273 { 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16 },
2857ffb7
FR		 1274 { 0x7c800000, 0x34800000, RTL_GIGA_MAC_VER_09 },
1275 { 0x7c800000, 0x24800000, RTL_GIGA_MAC_VER_09 },
e3cf0cc0
FR		 1276 { 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16 },
1277 /* FIXME: where did these entries come from ? -- FR */
1278 { 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15 },
1279 { 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14 },
1280
1281 /* 8110 family. */
1282 { 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06 },
1283 { 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05 },
1284 { 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04 },
1285 { 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03 },
1286 { 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02 },
1287 { 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01 },
1288
f21b75e9
JD		 1289 /* Catch-all */
1290 { 0x00000000, 0x00000000, RTL_GIGA_MAC_NONE }
1da177e4
LT		 1291 }, *p = mac_info;
1292 u32 reg;
1293
e3cf0cc0
FR		 1294 reg = RTL_R32(TxConfig);
1295 while ((reg & p->mask) != p->val)
1da177e4
LT		 1296 p++;
1297 tp->mac_version = p->mac_version;
1298}
1299
1300static void rtl8169_print_mac_version(struct rtl8169_private *tp)
1301{
bcf0bf90 1302 dprintk("mac_version = 0x%02x\n", tp->mac_version);
1da177e4
LT		 1303}
1304
867763c1
FR		 1305struct phy_reg {
1306 u16 reg;
1307 u16 val;
1308};
1309
1310static void rtl_phy_write(void __iomem *ioaddr, struct phy_reg *regs, int len)
1311{
1312 while (len-- > 0) {
1313 mdio_write(ioaddr, regs->reg, regs->val);
1314 regs++;
1315 }
1316}
1317
5615d9f1 1318static void rtl8169s_hw_phy_config(void __iomem *ioaddr)
1da177e4 1319{
0b9b571d 1320 struct phy_reg phy_reg_init[] = {
1321 { 0x1f, 0x0001 },
1322 { 0x06, 0x006e },
1323 { 0x08, 0x0708 },
1324 { 0x15, 0x4000 },
1325 { 0x18, 0x65c7 },
1da177e4 1326
0b9b571d 1327 { 0x1f, 0x0001 },
1328 { 0x03, 0x00a1 },
1329 { 0x02, 0x0008 },
1330 { 0x01, 0x0120 },
1331 { 0x00, 0x1000 },
1332 { 0x04, 0x0800 },
1333 { 0x04, 0x0000 },
1da177e4 1334
0b9b571d 1335 { 0x03, 0xff41 },
1336 { 0x02, 0xdf60 },
1337 { 0x01, 0x0140 },
1338 { 0x00, 0x0077 },
1339 { 0x04, 0x7800 },
1340 { 0x04, 0x7000 },
1341
1342 { 0x03, 0x802f },
1343 { 0x02, 0x4f02 },
1344 { 0x01, 0x0409 },
1345 { 0x00, 0xf0f9 },
1346 { 0x04, 0x9800 },
1347 { 0x04, 0x9000 },
1348
1349 { 0x03, 0xdf01 },
1350 { 0x02, 0xdf20 },
1351 { 0x01, 0xff95 },
1352 { 0x00, 0xba00 },
1353 { 0x04, 0xa800 },
1354 { 0x04, 0xa000 },
1355
1356 { 0x03, 0xff41 },
1357 { 0x02, 0xdf20 },
1358 { 0x01, 0x0140 },
1359 { 0x00, 0x00bb },
1360 { 0x04, 0xb800 },
1361 { 0x04, 0xb000 },
1362
1363 { 0x03, 0xdf41 },
1364 { 0x02, 0xdc60 },
1365 { 0x01, 0x6340 },
1366 { 0x00, 0x007d },
1367 { 0x04, 0xd800 },
1368 { 0x04, 0xd000 },
1369
1370 { 0x03, 0xdf01 },
1371 { 0x02, 0xdf20 },
1372 { 0x01, 0x100a },
1373 { 0x00, 0xa0ff },
1374 { 0x04, 0xf800 },
1375 { 0x04, 0xf000 },
1376
1377 { 0x1f, 0x0000 },
1378 { 0x0b, 0x0000 },
1379 { 0x00, 0x9200 }
1380 };
1da177e4 1381
0b9b571d 1382 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1da177e4
LT		 1383}
1384
5615d9f1
FR		 1385static void rtl8169sb_hw_phy_config(void __iomem *ioaddr)
1386{
a441d7b6
FR		 1387 struct phy_reg phy_reg_init[] = {
1388 { 0x1f, 0x0002 },
1389 { 0x01, 0x90d0 },
1390 { 0x1f, 0x0000 }
1391 };
1392
1393 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
5615d9f1
FR		 1394}
1395
2e955856 1396static void rtl8169scd_hw_phy_config_quirk(struct rtl8169_private *tp,
1397 void __iomem *ioaddr)
1398{
1399 struct pci_dev *pdev = tp->pci_dev;
1400 u16 vendor_id, device_id;
1401
1402 pci_read_config_word(pdev, PCI_SUBSYSTEM_VENDOR_ID, &vendor_id);
1403 pci_read_config_word(pdev, PCI_SUBSYSTEM_ID, &device_id);
1404
1405 if ((vendor_id != PCI_VENDOR_ID_GIGABYTE) || (device_id != 0xe000))
1406 return;
1407
1408 mdio_write(ioaddr, 0x1f, 0x0001);
1409 mdio_write(ioaddr, 0x10, 0xf01b);
1410 mdio_write(ioaddr, 0x1f, 0x0000);
1411}
1412
1413static void rtl8169scd_hw_phy_config(struct rtl8169_private *tp,
1414 void __iomem *ioaddr)
1415{
1416 struct phy_reg phy_reg_init[] = {
1417 { 0x1f, 0x0001 },
1418 { 0x04, 0x0000 },
1419 { 0x03, 0x00a1 },
1420 { 0x02, 0x0008 },
1421 { 0x01, 0x0120 },
1422 { 0x00, 0x1000 },
1423 { 0x04, 0x0800 },
1424 { 0x04, 0x9000 },
1425 { 0x03, 0x802f },
1426 { 0x02, 0x4f02 },
1427 { 0x01, 0x0409 },
1428 { 0x00, 0xf099 },
1429 { 0x04, 0x9800 },
1430 { 0x04, 0xa000 },
1431 { 0x03, 0xdf01 },
1432 { 0x02, 0xdf20 },
1433 { 0x01, 0xff95 },
1434 { 0x00, 0xba00 },
1435 { 0x04, 0xa800 },
1436 { 0x04, 0xf000 },
1437 { 0x03, 0xdf01 },
1438 { 0x02, 0xdf20 },
1439 { 0x01, 0x101a },
1440 { 0x00, 0xa0ff },
1441 { 0x04, 0xf800 },
1442 { 0x04, 0x0000 },
1443 { 0x1f, 0x0000 },
1444
1445 { 0x1f, 0x0001 },
1446 { 0x10, 0xf41b },
1447 { 0x14, 0xfb54 },
1448 { 0x18, 0xf5c7 },
1449 { 0x1f, 0x0000 },
1450
1451 { 0x1f, 0x0001 },
1452 { 0x17, 0x0cc0 },
1453 { 0x1f, 0x0000 }
1454 };
1455
1456 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1457
1458 rtl8169scd_hw_phy_config_quirk(tp, ioaddr);
1459}
1460
8c7006aa 1461static void rtl8169sce_hw_phy_config(void __iomem *ioaddr)
1462{
1463 struct phy_reg phy_reg_init[] = {
1464 { 0x1f, 0x0001 },
1465 { 0x04, 0x0000 },
1466 { 0x03, 0x00a1 },
1467 { 0x02, 0x0008 },
1468 { 0x01, 0x0120 },
1469 { 0x00, 0x1000 },
1470 { 0x04, 0x0800 },
1471 { 0x04, 0x9000 },
1472 { 0x03, 0x802f },
1473 { 0x02, 0x4f02 },
1474 { 0x01, 0x0409 },
1475 { 0x00, 0xf099 },
1476 { 0x04, 0x9800 },
1477 { 0x04, 0xa000 },
1478 { 0x03, 0xdf01 },
1479 { 0x02, 0xdf20 },
1480 { 0x01, 0xff95 },
1481 { 0x00, 0xba00 },
1482 { 0x04, 0xa800 },
1483 { 0x04, 0xf000 },
1484 { 0x03, 0xdf01 },
1485 { 0x02, 0xdf20 },
1486 { 0x01, 0x101a },
1487 { 0x00, 0xa0ff },
1488 { 0x04, 0xf800 },
1489 { 0x04, 0x0000 },
1490 { 0x1f, 0x0000 },
1491
1492 { 0x1f, 0x0001 },
1493 { 0x0b, 0x8480 },
1494 { 0x1f, 0x0000 },
1495
1496 { 0x1f, 0x0001 },
1497 { 0x18, 0x67c7 },
1498 { 0x04, 0x2000 },
1499 { 0x03, 0x002f },
1500 { 0x02, 0x4360 },
1501 { 0x01, 0x0109 },
1502 { 0x00, 0x3022 },
1503 { 0x04, 0x2800 },
1504 { 0x1f, 0x0000 },
1505
1506 { 0x1f, 0x0001 },
1507 { 0x17, 0x0cc0 },
1508 { 0x1f, 0x0000 }
1509 };
1510
1511 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1512}
1513
236b8082
FR		 1514static void rtl8168bb_hw_phy_config(void __iomem *ioaddr)
1515{
1516 struct phy_reg phy_reg_init[] = {
1517 { 0x10, 0xf41b },
1518 { 0x1f, 0x0000 }
1519 };
1520
1521 mdio_write(ioaddr, 0x1f, 0x0001);
1522 mdio_patch(ioaddr, 0x16, 1 << 0);
1523
1524 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1525}
1526
1527static void rtl8168bef_hw_phy_config(void __iomem *ioaddr)
1528{
1529 struct phy_reg phy_reg_init[] = {
1530 { 0x1f, 0x0001 },
1531 { 0x10, 0xf41b },
1532 { 0x1f, 0x0000 }
1533 };
1534
1535 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1536}
1537
ef3386f0 1538static void rtl8168cp_1_hw_phy_config(void __iomem *ioaddr)
867763c1
FR		 1539{
1540 struct phy_reg phy_reg_init[] = {
1541 { 0x1f, 0x0000 },
1542 { 0x1d, 0x0f00 },
1543 { 0x1f, 0x0002 },
1544 { 0x0c, 0x1ec8 },
1545 { 0x1f, 0x0000 }
1546 };
1547
1548 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1549}
1550
ef3386f0
FR		 1551static void rtl8168cp_2_hw_phy_config(void __iomem *ioaddr)
1552{
1553 struct phy_reg phy_reg_init[] = {
1554 { 0x1f, 0x0001 },
1555 { 0x1d, 0x3d98 },
1556 { 0x1f, 0x0000 }
1557 };
1558
1559 mdio_write(ioaddr, 0x1f, 0x0000);
1560 mdio_patch(ioaddr, 0x14, 1 << 5);
1561 mdio_patch(ioaddr, 0x0d, 1 << 5);
1562
1563 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1564}
1565
219a1e9d 1566static void rtl8168c_1_hw_phy_config(void __iomem *ioaddr)
867763c1
FR		 1567{
1568 struct phy_reg phy_reg_init[] = {
a3f80671
FR		 1569 { 0x1f, 0x0001 },
1570 { 0x12, 0x2300 },
867763c1
FR		 1571 { 0x1f, 0x0002 },
1572 { 0x00, 0x88d4 },
1573 { 0x01, 0x82b1 },
1574 { 0x03, 0x7002 },
1575 { 0x08, 0x9e30 },
1576 { 0x09, 0x01f0 },
1577 { 0x0a, 0x5500 },
1578 { 0x0c, 0x00c8 },
1579 { 0x1f, 0x0003 },
1580 { 0x12, 0xc096 },
1581 { 0x16, 0x000a },
f50d4275
FR		 1582 { 0x1f, 0x0000 },
1583 { 0x1f, 0x0000 },
1584 { 0x09, 0x2000 },
1585 { 0x09, 0x0000 }
867763c1
FR		 1586 };
1587
1588 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
f50d4275
FR		 1589
1590 mdio_patch(ioaddr, 0x14, 1 << 5);
1591 mdio_patch(ioaddr, 0x0d, 1 << 5);
1592 mdio_write(ioaddr, 0x1f, 0x0000);
867763c1
FR		 1593}
1594
219a1e9d 1595static void rtl8168c_2_hw_phy_config(void __iomem *ioaddr)
7da97ec9
FR		 1596{
1597 struct phy_reg phy_reg_init[] = {
f50d4275 1598 { 0x1f, 0x0001 },
7da97ec9 1599 { 0x12, 0x2300 },
f50d4275
FR		 1600 { 0x03, 0x802f },
1601 { 0x02, 0x4f02 },
1602 { 0x01, 0x0409 },
1603 { 0x00, 0xf099 },
1604 { 0x04, 0x9800 },
1605 { 0x04, 0x9000 },
1606 { 0x1d, 0x3d98 },
7da97ec9
FR		 1607 { 0x1f, 0x0002 },
1608 { 0x0c, 0x7eb8 },
f50d4275
FR		 1609 { 0x06, 0x0761 },
1610 { 0x1f, 0x0003 },
1611 { 0x16, 0x0f0a },
7da97ec9
FR		 1612 { 0x1f, 0x0000 }
1613 };
1614
1615 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
f50d4275
FR		 1616
1617 mdio_patch(ioaddr, 0x16, 1 << 0);
1618 mdio_patch(ioaddr, 0x14, 1 << 5);
1619 mdio_patch(ioaddr, 0x0d, 1 << 5);
1620 mdio_write(ioaddr, 0x1f, 0x0000);
7da97ec9
FR		 1621}
1622
197ff761
FR		 1623static void rtl8168c_3_hw_phy_config(void __iomem *ioaddr)
1624{
1625 struct phy_reg phy_reg_init[] = {
1626 { 0x1f, 0x0001 },
1627 { 0x12, 0x2300 },
1628 { 0x1d, 0x3d98 },
1629 { 0x1f, 0x0002 },
1630 { 0x0c, 0x7eb8 },
1631 { 0x06, 0x5461 },
1632 { 0x1f, 0x0003 },
1633 { 0x16, 0x0f0a },
1634 { 0x1f, 0x0000 }
1635 };
1636
1637 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1638
1639 mdio_patch(ioaddr, 0x16, 1 << 0);
1640 mdio_patch(ioaddr, 0x14, 1 << 5);
1641 mdio_patch(ioaddr, 0x0d, 1 << 5);
1642 mdio_write(ioaddr, 0x1f, 0x0000);
1643}
1644
6fb07058
FR		 1645static void rtl8168c_4_hw_phy_config(void __iomem *ioaddr)
1646{
1647 rtl8168c_3_hw_phy_config(ioaddr);
1648}
1649
5b538df9
FR		 1650static void rtl8168d_hw_phy_config(void __iomem *ioaddr)
1651{
1652 struct phy_reg phy_reg_init_0[] = {
1653 { 0x1f, 0x0001 },
1654 { 0x09, 0x2770 },
1655 { 0x08, 0x04d0 },
1656 { 0x0b, 0xad15 },
1657 { 0x0c, 0x5bf0 },
1658 { 0x1c, 0xf101 },
1659 { 0x1f, 0x0003 },
1660 { 0x14, 0x94d7 },
1661 { 0x12, 0xf4d6 },
1662 { 0x09, 0xca0f },
1663 { 0x1f, 0x0002 },
1664 { 0x0b, 0x0b10 },
1665 { 0x0c, 0xd1f7 },
1666 { 0x1f, 0x0002 },
1667 { 0x06, 0x5461 },
1668 { 0x1f, 0x0002 },
1669 { 0x05, 0x6662 },
1670 { 0x1f, 0x0000 },
1671 { 0x14, 0x0060 },
1672 { 0x1f, 0x0000 },
1673 { 0x0d, 0xf8a0 },
1674 { 0x1f, 0x0005 },
1675 { 0x05, 0xffc2 }
1676 };
1677
1678 rtl_phy_write(ioaddr, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0));
1679
1680 if (mdio_read(ioaddr, 0x06) == 0xc400) {
1681 struct phy_reg phy_reg_init_1[] = {
1682 { 0x1f, 0x0005 },
1683 { 0x01, 0x0300 },
1684 { 0x1f, 0x0000 },
1685 { 0x11, 0x401c },
1686 { 0x16, 0x4100 },
1687 { 0x1f, 0x0005 },
1688 { 0x07, 0x0010 },
1689 { 0x05, 0x83dc },
1690 { 0x06, 0x087d },
1691 { 0x05, 0x8300 },
1692 { 0x06, 0x0101 },
1693 { 0x06, 0x05f8 },
1694 { 0x06, 0xf9fa },
1695 { 0x06, 0xfbef },
1696 { 0x06, 0x79e2 },
1697 { 0x06, 0x835f },
1698 { 0x06, 0xe0f8 },
1699 { 0x06, 0x9ae1 },
1700 { 0x06, 0xf89b },
1701 { 0x06, 0xef31 },
1702 { 0x06, 0x3b65 },
1703 { 0x06, 0xaa07 },
1704 { 0x06, 0x81e4 },
1705 { 0x06, 0xf89a },
1706 { 0x06, 0xe5f8 },
1707 { 0x06, 0x9baf },
1708 { 0x06, 0x06ae },
1709 { 0x05, 0x83dc },
1710 { 0x06, 0x8300 },
1711 };
1712
1713 rtl_phy_write(ioaddr, phy_reg_init_1,
1714 ARRAY_SIZE(phy_reg_init_1));
1715 }
1716
1717 mdio_write(ioaddr, 0x1f, 0x0000);
1718}
1719
2857ffb7
FR		 1720static void rtl8102e_hw_phy_config(void __iomem *ioaddr)
1721{
1722 struct phy_reg phy_reg_init[] = {
1723 { 0x1f, 0x0003 },
1724 { 0x08, 0x441d },
1725 { 0x01, 0x9100 },
1726 { 0x1f, 0x0000 }
1727 };
1728
1729 mdio_write(ioaddr, 0x1f, 0x0000);
1730 mdio_patch(ioaddr, 0x11, 1 << 12);
1731 mdio_patch(ioaddr, 0x19, 1 << 13);
1732
1733 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1734}
1735
5615d9f1
FR		 1736static void rtl_hw_phy_config(struct net_device *dev)
1737{
1738 struct rtl8169_private *tp = netdev_priv(dev);
1739 void __iomem *ioaddr = tp->mmio_addr;
1740
1741 rtl8169_print_mac_version(tp);
1742
1743 switch (tp->mac_version) {
1744 case RTL_GIGA_MAC_VER_01:
1745 break;
1746 case RTL_GIGA_MAC_VER_02:
1747 case RTL_GIGA_MAC_VER_03:
1748 rtl8169s_hw_phy_config(ioaddr);
1749 break;
1750 case RTL_GIGA_MAC_VER_04:
1751 rtl8169sb_hw_phy_config(ioaddr);
1752 break;
2e955856 1753 case RTL_GIGA_MAC_VER_05:
1754 rtl8169scd_hw_phy_config(tp, ioaddr);
1755 break;
8c7006aa 1756 case RTL_GIGA_MAC_VER_06:
1757 rtl8169sce_hw_phy_config(ioaddr);
1758 break;
2857ffb7
FR		 1759 case RTL_GIGA_MAC_VER_07:
1760 case RTL_GIGA_MAC_VER_08:
1761 case RTL_GIGA_MAC_VER_09:
1762 rtl8102e_hw_phy_config(ioaddr);
1763 break;
236b8082
FR		 1764 case RTL_GIGA_MAC_VER_11:
1765 rtl8168bb_hw_phy_config(ioaddr);
1766 break;
1767 case RTL_GIGA_MAC_VER_12:
1768 rtl8168bef_hw_phy_config(ioaddr);
1769 break;
1770 case RTL_GIGA_MAC_VER_17:
1771 rtl8168bef_hw_phy_config(ioaddr);
1772 break;
867763c1 1773 case RTL_GIGA_MAC_VER_18:
ef3386f0 1774 rtl8168cp_1_hw_phy_config(ioaddr);
867763c1
FR		 1775 break;
1776 case RTL_GIGA_MAC_VER_19:
219a1e9d 1777 rtl8168c_1_hw_phy_config(ioaddr);
867763c1 1778 break;
7da97ec9 1779 case RTL_GIGA_MAC_VER_20:
219a1e9d 1780 rtl8168c_2_hw_phy_config(ioaddr);
7da97ec9 1781 break;
197ff761
FR		 1782 case RTL_GIGA_MAC_VER_21:
1783 rtl8168c_3_hw_phy_config(ioaddr);
1784 break;
6fb07058
FR		 1785 case RTL_GIGA_MAC_VER_22:
1786 rtl8168c_4_hw_phy_config(ioaddr);
1787 break;
ef3386f0 1788 case RTL_GIGA_MAC_VER_23:
7f3e3d3a 1789 case RTL_GIGA_MAC_VER_24:
ef3386f0
FR		 1790 rtl8168cp_2_hw_phy_config(ioaddr);
1791 break;
5b538df9
FR		 1792 case RTL_GIGA_MAC_VER_25:
1793 rtl8168d_hw_phy_config(ioaddr);
1794 break;
ef3386f0 1795
5615d9f1
FR		 1796 default:
1797 break;
1798 }
1799}
1800
1da177e4
LT		 1801static void rtl8169_phy_timer(unsigned long __opaque)
1802{
1803 struct net_device *dev = (struct net_device *)__opaque;
1804 struct rtl8169_private *tp = netdev_priv(dev);
1805 struct timer_list *timer = &tp->timer;
1806 void __iomem *ioaddr = tp->mmio_addr;
1807 unsigned long timeout = RTL8169_PHY_TIMEOUT;
1808
bcf0bf90 1809 assert(tp->mac_version > RTL_GIGA_MAC_VER_01);
1da177e4 1810
64e4bfb4 1811 if (!(tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
1da177e4
LT		 1812 return;
1813
1814 spin_lock_irq(&tp->lock);
1815
1816 if (tp->phy_reset_pending(ioaddr)) {
5b0384f4 1817 /*
1da177e4
LT		 1818 * A busy loop could burn quite a few cycles on nowadays CPU.
1819 * Let's delay the execution of the timer for a few ticks.
1820 */
1821 timeout = HZ/10;
1822 goto out_mod_timer;
1823 }
1824
1825 if (tp->link_ok(ioaddr))
1826 goto out_unlock;
1827
b57b7e5a
SH		 1828 if (netif_msg_link(tp))
1829 printk(KERN_WARNING "%s: PHY reset until link up\n", dev->name);
1da177e4
LT		 1830
1831 tp->phy_reset_enable(ioaddr);
1832
1833out_mod_timer:
1834 mod_timer(timer, jiffies + timeout);
1835out_unlock:
1836 spin_unlock_irq(&tp->lock);
1837}
1838
1839static inline void rtl8169_delete_timer(struct net_device *dev)
1840{
1841 struct rtl8169_private *tp = netdev_priv(dev);
1842 struct timer_list *timer = &tp->timer;
1843
e179bb7b 1844 if (tp->mac_version <= RTL_GIGA_MAC_VER_01)
1da177e4
LT		 1845 return;
1846
1847 del_timer_sync(timer);
1848}
1849
1850static inline void rtl8169_request_timer(struct net_device *dev)
1851{
1852 struct rtl8169_private *tp = netdev_priv(dev);
1853 struct timer_list *timer = &tp->timer;
1854
e179bb7b 1855 if (tp->mac_version <= RTL_GIGA_MAC_VER_01)
1da177e4
LT		 1856 return;
1857
2efa53f3 1858 mod_timer(timer, jiffies + RTL8169_PHY_TIMEOUT);
1da177e4
LT		 1859}
1860
1861#ifdef CONFIG_NET_POLL_CONTROLLER
1862/*
1863 * Polling 'interrupt' - used by things like netconsole to send skbs
1864 * without having to re-enable interrupts. It's not called while
1865 * the interrupt routine is executing.
1866 */
1867static void rtl8169_netpoll(struct net_device *dev)
1868{
1869 struct rtl8169_private *tp = netdev_priv(dev);
1870 struct pci_dev *pdev = tp->pci_dev;
1871
1872 disable_irq(pdev->irq);
7d12e780 1873 rtl8169_interrupt(pdev->irq, dev);
1da177e4
LT		 1874 enable_irq(pdev->irq);
1875}
1876#endif
1877
1878static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev,
1879 void __iomem *ioaddr)
1880{
1881 iounmap(ioaddr);
1882 pci_release_regions(pdev);
1883 pci_disable_device(pdev);
1884 free_netdev(dev);
1885}
1886
bf793295
FR		 1887static void rtl8169_phy_reset(struct net_device *dev,
1888 struct rtl8169_private *tp)
1889{
1890 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 1891 unsigned int i;
bf793295
FR		 1892
1893 tp->phy_reset_enable(ioaddr);
1894 for (i = 0; i < 100; i++) {
1895 if (!tp->phy_reset_pending(ioaddr))
1896 return;
1897 msleep(1);
1898 }
1899 if (netif_msg_link(tp))
1900 printk(KERN_ERR "%s: PHY reset failed.\n", dev->name);
1901}
1902
4ff96fa6
FR		 1903static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp)
1904{
1905 void __iomem *ioaddr = tp->mmio_addr;
4ff96fa6 1906
5615d9f1 1907 rtl_hw_phy_config(dev);
4ff96fa6 1908
77332894
MS		 1909 if (tp->mac_version <= RTL_GIGA_MAC_VER_06) {
1910 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1911 RTL_W8(0x82, 0x01);
1912 }
4ff96fa6 1913
6dccd16b
FR		 1914 pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40);
1915
1916 if (tp->mac_version <= RTL_GIGA_MAC_VER_06)
1917 pci_write_config_byte(tp->pci_dev, PCI_CACHE_LINE_SIZE, 0x08);
4ff96fa6 1918
bcf0bf90 1919 if (tp->mac_version == RTL_GIGA_MAC_VER_02) {
4ff96fa6
FR		 1920 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1921 RTL_W8(0x82, 0x01);
1922 dprintk("Set PHY Reg 0x0bh = 0x00h\n");
1923 mdio_write(ioaddr, 0x0b, 0x0000); //w 0x0b 15 0 0
1924 }
1925
bf793295
FR		 1926 rtl8169_phy_reset(dev, tp);
1927
901dda2b
FR		 1928 /*
1929 * rtl8169_set_speed_xmii takes good care of the Fast Ethernet
1930 * only 8101. Don't panic.
1931 */
1932 rtl8169_set_speed(dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL);
4ff96fa6
FR		 1933
1934 if ((RTL_R8(PHYstatus) & TBI_Enable) && netif_msg_link(tp))
1935 printk(KERN_INFO PFX "%s: TBI auto-negotiating\n", dev->name);
1936}
1937
773d2021
FR		 1938static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr)
1939{
1940 void __iomem *ioaddr = tp->mmio_addr;
1941 u32 high;
1942 u32 low;
1943
1944 low = addr[0] | (addr[1] << 8) | (addr[2] << 16) | (addr[3] << 24);
1945 high = addr[4] | (addr[5] << 8);
1946
1947 spin_lock_irq(&tp->lock);
1948
1949 RTL_W8(Cfg9346, Cfg9346_Unlock);
1950 RTL_W32(MAC0, low);
1951 RTL_W32(MAC4, high);
1952 RTL_W8(Cfg9346, Cfg9346_Lock);
1953
1954 spin_unlock_irq(&tp->lock);
1955}
1956
1957static int rtl_set_mac_address(struct net_device *dev, void *p)
1958{
1959 struct rtl8169_private *tp = netdev_priv(dev);
1960 struct sockaddr *addr = p;
1961
1962 if (!is_valid_ether_addr(addr->sa_data))
1963 return -EADDRNOTAVAIL;
1964
1965 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
1966
1967 rtl_rar_set(tp, dev->dev_addr);
1968
1969 return 0;
1970}
1971
5f787a1a
FR		 1972static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1973{
1974 struct rtl8169_private *tp = netdev_priv(dev);
1975 struct mii_ioctl_data *data = if_mii(ifr);
1976
8b4ab28d
FR		 1977 return netif_running(dev) ? tp->do_ioctl(tp, data, cmd) : -ENODEV;
1978}
5f787a1a 1979
8b4ab28d
FR		 1980static int rtl_xmii_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd)
1981{
5f787a1a
FR		 1982 switch (cmd) {
1983 case SIOCGMIIPHY:
1984 data->phy_id = 32; /* Internal PHY */
1985 return 0;
1986
1987 case SIOCGMIIREG:
1988 data->val_out = mdio_read(tp->mmio_addr, data->reg_num & 0x1f);
1989 return 0;
1990
1991 case SIOCSMIIREG:
1992 if (!capable(CAP_NET_ADMIN))
1993 return -EPERM;
1994 mdio_write(tp->mmio_addr, data->reg_num & 0x1f, data->val_in);
1995 return 0;
1996 }
1997 return -EOPNOTSUPP;
1998}
1999
8b4ab28d
FR		 2000static int rtl_tbi_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd)
2001{
2002 return -EOPNOTSUPP;
2003}
2004
0e485150
FR		 2005static const struct rtl_cfg_info {
2006 void (*hw_start)(struct net_device *);
2007 unsigned int region;
2008 unsigned int align;
2009 u16 intr_event;
2010 u16 napi_event;
ccdffb9a 2011 unsigned features;
f21b75e9 2012 u8 default_ver;
0e485150
FR		 2013} rtl_cfg_infos [] = {
2014 [RTL_CFG_0] = {
2015 .hw_start = rtl_hw_start_8169,
2016 .region = 1,
e9f63f30 2017 .align = 0,
0e485150
FR		 2018 .intr_event = SYSErr | LinkChg | RxOverflow |
2019 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
fbac58fc 2020 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
f21b75e9
JD		 2021 .features = RTL_FEATURE_GMII,
2022 .default_ver = RTL_GIGA_MAC_VER_01,
0e485150
FR		 2023 },
2024 [RTL_CFG_1] = {
2025 .hw_start = rtl_hw_start_8168,
2026 .region = 2,
2027 .align = 8,
2028 .intr_event = SYSErr | LinkChg | RxOverflow |
2029 TxErr | TxOK | RxOK | RxErr,
fbac58fc 2030 .napi_event = TxErr | TxOK | RxOK | RxOverflow,
f21b75e9
JD		 2031 .features = RTL_FEATURE_GMII | RTL_FEATURE_MSI,
2032 .default_ver = RTL_GIGA_MAC_VER_11,
0e485150
FR		 2033 },
2034 [RTL_CFG_2] = {
2035 .hw_start = rtl_hw_start_8101,
2036 .region = 2,
2037 .align = 8,
2038 .intr_event = SYSErr | LinkChg | RxOverflow | PCSTimeout |
2039 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
fbac58fc 2040 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
f21b75e9
JD		 2041 .features = RTL_FEATURE_MSI,
2042 .default_ver = RTL_GIGA_MAC_VER_13,
0e485150
FR		 2043 }
2044};
2045
fbac58fc
FR		 2046/* Cfg9346_Unlock assumed. */
2047static unsigned rtl_try_msi(struct pci_dev *pdev, void __iomem *ioaddr,
2048 const struct rtl_cfg_info *cfg)
2049{
2050 unsigned msi = 0;
2051 u8 cfg2;
2052
2053 cfg2 = RTL_R8(Config2) & ~MSIEnable;
ccdffb9a 2054 if (cfg->features & RTL_FEATURE_MSI) {
fbac58fc
FR		 2055 if (pci_enable_msi(pdev)) {
2056 dev_info(&pdev->dev, "no MSI. Back to INTx.\n");
2057 } else {
2058 cfg2 |= MSIEnable;
2059 msi = RTL_FEATURE_MSI;
2060 }
2061 }
2062 RTL_W8(Config2, cfg2);
2063 return msi;
2064}
2065
2066static void rtl_disable_msi(struct pci_dev *pdev, struct rtl8169_private *tp)
2067{
2068 if (tp->features & RTL_FEATURE_MSI) {
2069 pci_disable_msi(pdev);
2070 tp->features &= ~RTL_FEATURE_MSI;
2071 }
2072}
2073
8b4ab28d
FR		 2074static const struct net_device_ops rtl8169_netdev_ops = {
2075 .ndo_open = rtl8169_open,
2076 .ndo_stop = rtl8169_close,
2077 .ndo_get_stats = rtl8169_get_stats,
00829823 2078 .ndo_start_xmit = rtl8169_start_xmit,
8b4ab28d
FR		 2079 .ndo_tx_timeout = rtl8169_tx_timeout,
2080 .ndo_validate_addr = eth_validate_addr,
2081 .ndo_change_mtu = rtl8169_change_mtu,
2082 .ndo_set_mac_address = rtl_set_mac_address,
2083 .ndo_do_ioctl = rtl8169_ioctl,
2084 .ndo_set_multicast_list = rtl_set_rx_mode,
2085#ifdef CONFIG_R8169_VLAN
2086 .ndo_vlan_rx_register = rtl8169_vlan_rx_register,
2087#endif
2088#ifdef CONFIG_NET_POLL_CONTROLLER
2089 .ndo_poll_controller = rtl8169_netpoll,
2090#endif
2091
2092};
2093
1da177e4 2094static int __devinit
4ff96fa6 2095rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1da177e4 2096{
0e485150
FR		 2097 const struct rtl_cfg_info *cfg = rtl_cfg_infos + ent->driver_data;
2098 const unsigned int region = cfg->region;
1da177e4 2099 struct rtl8169_private *tp;
ccdffb9a 2100 struct mii_if_info *mii;
4ff96fa6
FR		 2101 struct net_device *dev;
2102 void __iomem *ioaddr;
07d3f51f
FR		 2103 unsigned int i;
2104 int rc;
1da177e4 2105
4ff96fa6
FR		 2106 if (netif_msg_drv(&debug)) {
2107 printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n",
2108 MODULENAME, RTL8169_VERSION);
2109 }
1da177e4 2110
1da177e4 2111 dev = alloc_etherdev(sizeof (*tp));
4ff96fa6 2112 if (!dev) {
b57b7e5a 2113 if (netif_msg_drv(&debug))
9b91cf9d 2114 dev_err(&pdev->dev, "unable to alloc new ethernet\n");
4ff96fa6
FR		 2115 rc = -ENOMEM;
2116 goto out;
1da177e4
LT		 2117 }
2118
1da177e4 2119 SET_NETDEV_DEV(dev, &pdev->dev);
8b4ab28d 2120 dev->netdev_ops = &rtl8169_netdev_ops;
1da177e4 2121 tp = netdev_priv(dev);
c4028958 2122 tp->dev = dev;
21e197f2 2123 tp->pci_dev = pdev;
b57b7e5a 2124 tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT);
1da177e4 2125
ccdffb9a
FR		 2126 mii = &tp->mii;
2127 mii->dev = dev;
2128 mii->mdio_read = rtl_mdio_read;
2129 mii->mdio_write = rtl_mdio_write;
2130 mii->phy_id_mask = 0x1f;
2131 mii->reg_num_mask = 0x1f;
2132 mii->supports_gmii = !!(cfg->features & RTL_FEATURE_GMII);
2133
1da177e4
LT		 2134 /* enable device (incl. PCI PM wakeup and hotplug setup) */
2135 rc = pci_enable_device(pdev);
b57b7e5a 2136 if (rc < 0) {
2e8a538d 2137 if (netif_msg_probe(tp))
9b91cf9d 2138 dev_err(&pdev->dev, "enable failure\n");
4ff96fa6 2139 goto err_out_free_dev_1;
1da177e4
LT		 2140 }
2141
2142 rc = pci_set_mwi(pdev);
2143 if (rc < 0)
4ff96fa6 2144 goto err_out_disable_2;
1da177e4 2145
1da177e4 2146 /* make sure PCI base addr 1 is MMIO */
bcf0bf90 2147 if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) {
4ff96fa6 2148 if (netif_msg_probe(tp)) {
9b91cf9d 2149 dev_err(&pdev->dev,
bcf0bf90
FR		 2150 "region #%d not an MMIO resource, aborting\n",
2151 region);
4ff96fa6 2152 }
1da177e4 2153 rc = -ENODEV;
4ff96fa6 2154 goto err_out_mwi_3;
1da177e4 2155 }
4ff96fa6 2156
1da177e4 2157 /* check for weird/broken PCI region reporting */
bcf0bf90 2158 if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) {
4ff96fa6 2159 if (netif_msg_probe(tp)) {
9b91cf9d 2160 dev_err(&pdev->dev,
4ff96fa6
FR		 2161 "Invalid PCI region size(s), aborting\n");
2162 }
1da177e4 2163 rc = -ENODEV;
4ff96fa6 2164 goto err_out_mwi_3;
1da177e4
LT		 2165 }
2166
2167 rc = pci_request_regions(pdev, MODULENAME);
b57b7e5a 2168 if (rc < 0) {
2e8a538d 2169 if (netif_msg_probe(tp))
9b91cf9d 2170 dev_err(&pdev->dev, "could not request regions.\n");
4ff96fa6 2171 goto err_out_mwi_3;
1da177e4
LT		 2172 }
2173
2174 tp->cp_cmd = PCIMulRW | RxChkSum;
2175
2176 if ((sizeof(dma_addr_t) > 4) &&
6a35528a 2177 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) && use_dac) {
1da177e4
LT		 2178 tp->cp_cmd |= PCIDAC;
2179 dev->features |= NETIF_F_HIGHDMA;
2180 } else {
284901a9 2181 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
1da177e4 2182 if (rc < 0) {
4ff96fa6 2183 if (netif_msg_probe(tp)) {
9b91cf9d 2184 dev_err(&pdev->dev,
4ff96fa6
FR		 2185 "DMA configuration failed.\n");
2186 }
2187 goto err_out_free_res_4;
1da177e4
LT		 2188 }
2189 }
2190
1da177e4 2191 /* ioremap MMIO region */
bcf0bf90 2192 ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE);
4ff96fa6 2193 if (!ioaddr) {
b57b7e5a 2194 if (netif_msg_probe(tp))
9b91cf9d 2195 dev_err(&pdev->dev, "cannot remap MMIO, aborting\n");
1da177e4 2196 rc = -EIO;
4ff96fa6 2197 goto err_out_free_res_4;
1da177e4
LT		 2198 }
2199
9c14ceaf
FR		 2200 tp->pcie_cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
2201 if (!tp->pcie_cap && netif_msg_probe(tp))
2202 dev_info(&pdev->dev, "no PCI Express capability\n");
2203
d78ad8cb 2204 RTL_W16(IntrMask, 0x0000);
1da177e4
LT		 2205
2206 /* Soft reset the chip. */
2207 RTL_W8(ChipCmd, CmdReset);
2208
2209 /* Check that the chip has finished the reset. */
07d3f51f 2210 for (i = 0; i < 100; i++) {
1da177e4
LT		 2211 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
2212 break;
b518fa8e 2213 msleep_interruptible(1);
1da177e4
LT		 2214 }
2215
d78ad8cb
KW		 2216 RTL_W16(IntrStatus, 0xffff);
2217
ca52efd5 2218 pci_set_master(pdev);
2219
1da177e4
LT		 2220 /* Identify chip attached to board */
2221 rtl8169_get_mac_version(tp, ioaddr);
1da177e4 2222
f21b75e9
JD		 2223 /* Use appropriate default if unknown */
2224 if (tp->mac_version == RTL_GIGA_MAC_NONE) {
2225 if (netif_msg_probe(tp)) {
2226 dev_notice(&pdev->dev,
2227 "unknown MAC, using family default\n");
2228 }
2229 tp->mac_version = cfg->default_ver;
2230 }
2231
1da177e4 2232 rtl8169_print_mac_version(tp);
1da177e4 2233
cee60c37 2234 for (i = 0; i < ARRAY_SIZE(rtl_chip_info); i++) {
1da177e4
LT		 2235 if (tp->mac_version == rtl_chip_info[i].mac_version)
2236 break;
2237 }
cee60c37 2238 if (i == ARRAY_SIZE(rtl_chip_info)) {
f21b75e9
JD		 2239 dev_err(&pdev->dev,
2240 "driver bug, MAC version not found in rtl_chip_info\n");
2241 goto err_out_msi_5;
1da177e4
LT		 2242 }
2243 tp->chipset = i;
2244
5d06a99f
FR		 2245 RTL_W8(Cfg9346, Cfg9346_Unlock);
2246 RTL_W8(Config1, RTL_R8(Config1) | PMEnable);
2247 RTL_W8(Config5, RTL_R8(Config5) & PMEStatus);
20037fa4
BP		 2248 if ((RTL_R8(Config3) & (LinkUp | MagicPacket)) != 0)
2249 tp->features |= RTL_FEATURE_WOL;
2250 if ((RTL_R8(Config5) & (UWF | BWF | MWF)) != 0)
2251 tp->features |= RTL_FEATURE_WOL;
fbac58fc 2252 tp->features |= rtl_try_msi(pdev, ioaddr, cfg);
5d06a99f
FR		 2253 RTL_W8(Cfg9346, Cfg9346_Lock);
2254
66ec5d4f
FR		 2255 if ((tp->mac_version <= RTL_GIGA_MAC_VER_06) &&
2256 (RTL_R8(PHYstatus) & TBI_Enable)) {
1da177e4
LT		 2257 tp->set_speed = rtl8169_set_speed_tbi;
2258 tp->get_settings = rtl8169_gset_tbi;
2259 tp->phy_reset_enable = rtl8169_tbi_reset_enable;
2260 tp->phy_reset_pending = rtl8169_tbi_reset_pending;
2261 tp->link_ok = rtl8169_tbi_link_ok;
8b4ab28d 2262 tp->do_ioctl = rtl_tbi_ioctl;
1da177e4 2263
64e4bfb4 2264 tp->phy_1000_ctrl_reg = ADVERTISE_1000FULL; /* Implied by TBI */
1da177e4
LT		 2265 } else {
2266 tp->set_speed = rtl8169_set_speed_xmii;
2267 tp->get_settings = rtl8169_gset_xmii;
2268 tp->phy_reset_enable = rtl8169_xmii_reset_enable;
2269 tp->phy_reset_pending = rtl8169_xmii_reset_pending;
2270 tp->link_ok = rtl8169_xmii_link_ok;
8b4ab28d 2271 tp->do_ioctl = rtl_xmii_ioctl;
1da177e4
LT		 2272 }
2273
df58ef51
FR		 2274 spin_lock_init(&tp->lock);
2275
738e1e69
PV		 2276 tp->mmio_addr = ioaddr;
2277
7bf6bf48 2278 /* Get MAC address */
1da177e4
LT		 2279 for (i = 0; i < MAC_ADDR_LEN; i++)
2280 dev->dev_addr[i] = RTL_R8(MAC0 + i);
6d6525b7 2281 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
1da177e4 2282
1da177e4 2283 SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops);
1da177e4
LT		 2284 dev->watchdog_timeo = RTL8169_TX_TIMEOUT;
2285 dev->irq = pdev->irq;
2286 dev->base_addr = (unsigned long) ioaddr;
1da177e4 2287
bea3348e 2288 netif_napi_add(dev, &tp->napi, rtl8169_poll, R8169_NAPI_WEIGHT);
1da177e4
LT		 2289
2290#ifdef CONFIG_R8169_VLAN
2291 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
1da177e4
LT		 2292#endif
2293
2294 tp->intr_mask = 0xffff;
0e485150
FR		 2295 tp->align = cfg->align;
2296 tp->hw_start = cfg->hw_start;
2297 tp->intr_event = cfg->intr_event;
2298 tp->napi_event = cfg->napi_event;
1da177e4 2299
2efa53f3
FR		 2300 init_timer(&tp->timer);
2301 tp->timer.data = (unsigned long) dev;
2302 tp->timer.function = rtl8169_phy_timer;
2303
1da177e4 2304 rc = register_netdev(dev);
4ff96fa6 2305 if (rc < 0)
fbac58fc 2306 goto err_out_msi_5;
1da177e4
LT		 2307
2308 pci_set_drvdata(pdev, dev);
2309
b57b7e5a 2310 if (netif_msg_probe(tp)) {
21d57363 2311 u32 xid = RTL_R32(TxConfig) & 0x9cf0f8ff;
96b9709c 2312
b57b7e5a
SH		 2313 printk(KERN_INFO "%s: %s at 0x%lx, "
2314 "%2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x, "
96b9709c 2315 "XID %08x IRQ %d\n",
b57b7e5a 2316 dev->name,
bcf0bf90 2317 rtl_chip_info[tp->chipset].name,
b57b7e5a
SH		 2318 dev->base_addr,
2319 dev->dev_addr[0], dev->dev_addr[1],
2320 dev->dev_addr[2], dev->dev_addr[3],
96b9709c 2321 dev->dev_addr[4], dev->dev_addr[5], xid, dev->irq);
b57b7e5a 2322 }
1da177e4 2323
4ff96fa6 2324 rtl8169_init_phy(dev, tp);
8b76ab39 2325 device_set_wakeup_enable(&pdev->dev, tp->features & RTL_FEATURE_WOL);
1da177e4 2326
4ff96fa6
FR		 2327out:
2328 return rc;
1da177e4 2329
fbac58fc
FR		 2330err_out_msi_5:
2331 rtl_disable_msi(pdev, tp);
4ff96fa6
FR		 2332 iounmap(ioaddr);
2333err_out_free_res_4:
2334 pci_release_regions(pdev);
2335err_out_mwi_3:
2336 pci_clear_mwi(pdev);
2337err_out_disable_2:
2338 pci_disable_device(pdev);
2339err_out_free_dev_1:
2340 free_netdev(dev);
2341 goto out;
1da177e4
LT		 2342}
2343
07d3f51f 2344static void __devexit rtl8169_remove_one(struct pci_dev *pdev)
1da177e4
LT		 2345{
2346 struct net_device *dev = pci_get_drvdata(pdev);
2347 struct rtl8169_private *tp = netdev_priv(dev);
2348
eb2a021c
FR		 2349 flush_scheduled_work();
2350
1da177e4 2351 unregister_netdev(dev);
fbac58fc 2352 rtl_disable_msi(pdev, tp);
1da177e4
LT		 2353 rtl8169_release_board(pdev, dev, tp->mmio_addr);
2354 pci_set_drvdata(pdev, NULL);
2355}
2356
1da177e4
LT		 2357static void rtl8169_set_rxbufsize(struct rtl8169_private *tp,
2358 struct net_device *dev)
2359{
2360 unsigned int mtu = dev->mtu;
2361
2362 tp->rx_buf_sz = (mtu > RX_BUF_SIZE) ? mtu + ETH_HLEN + 8 : RX_BUF_SIZE;
2363}
2364
2365static int rtl8169_open(struct net_device *dev)
2366{
2367 struct rtl8169_private *tp = netdev_priv(dev);
2368 struct pci_dev *pdev = tp->pci_dev;
99f252b0 2369 int retval = -ENOMEM;
1da177e4 2370
1da177e4 2371
99f252b0 2372 rtl8169_set_rxbufsize(tp, dev);
1da177e4
LT		 2373
2374 /*
2375 * Rx and Tx desscriptors needs 256 bytes alignment.
2376 * pci_alloc_consistent provides more.
2377 */
2378 tp->TxDescArray = pci_alloc_consistent(pdev, R8169_TX_RING_BYTES,
2379 &tp->TxPhyAddr);
2380 if (!tp->TxDescArray)
99f252b0 2381 goto out;
1da177e4
LT		 2382
2383 tp->RxDescArray = pci_alloc_consistent(pdev, R8169_RX_RING_BYTES,
2384 &tp->RxPhyAddr);
2385 if (!tp->RxDescArray)
99f252b0 2386 goto err_free_tx_0;
1da177e4
LT		 2387
2388 retval = rtl8169_init_ring(dev);
2389 if (retval < 0)
99f252b0 2390 goto err_free_rx_1;
1da177e4 2391
c4028958 2392 INIT_DELAYED_WORK(&tp->task, NULL);
1da177e4 2393
99f252b0
FR		 2394 smp_mb();
2395
fbac58fc
FR		 2396 retval = request_irq(dev->irq, rtl8169_interrupt,
2397 (tp->features & RTL_FEATURE_MSI) ? 0 : IRQF_SHARED,
99f252b0
FR		 2398 dev->name, dev);
2399 if (retval < 0)
2400 goto err_release_ring_2;
2401
bea3348e 2402 napi_enable(&tp->napi);
bea3348e 2403
07ce4064 2404 rtl_hw_start(dev);
1da177e4
LT		 2405
2406 rtl8169_request_timer(dev);
2407
2408 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
2409out:
2410 return retval;
2411
99f252b0
FR		 2412err_release_ring_2:
2413 rtl8169_rx_clear(tp);
2414err_free_rx_1:
1da177e4
LT		 2415 pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
2416 tp->RxPhyAddr);
99f252b0 2417err_free_tx_0:
1da177e4
LT		 2418 pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
2419 tp->TxPhyAddr);
1da177e4
LT		 2420 goto out;
2421}
2422
2423static void rtl8169_hw_reset(void __iomem *ioaddr)
2424{
2425 /* Disable interrupts */
2426 rtl8169_irq_mask_and_ack(ioaddr);
2427
2428 /* Reset the chipset */
2429 RTL_W8(ChipCmd, CmdReset);
2430
2431 /* PCI commit */
2432 RTL_R8(ChipCmd);
2433}
2434
7f796d83 2435static void rtl_set_rx_tx_config_registers(struct rtl8169_private *tp)
9cb427b6
FR		 2436{
2437 void __iomem *ioaddr = tp->mmio_addr;
2438 u32 cfg = rtl8169_rx_config;
2439
2440 cfg |= (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
2441 RTL_W32(RxConfig, cfg);
2442
2443 /* Set DMA burst size and Interframe Gap Time */
2444 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
2445 (InterFrameGap << TxInterFrameGapShift));
2446}
2447
07ce4064 2448static void rtl_hw_start(struct net_device *dev)
1da177e4
LT		 2449{
2450 struct rtl8169_private *tp = netdev_priv(dev);
2451 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 2452 unsigned int i;
1da177e4
LT		 2453
2454 /* Soft reset the chip. */
2455 RTL_W8(ChipCmd, CmdReset);
2456
2457 /* Check that the chip has finished the reset. */
07d3f51f 2458 for (i = 0; i < 100; i++) {
1da177e4
LT		 2459 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
2460 break;
b518fa8e 2461 msleep_interruptible(1);
1da177e4
LT		 2462 }
2463
07ce4064
FR		 2464 tp->hw_start(dev);
2465
07ce4064
FR		 2466 netif_start_queue(dev);
2467}
2468
2469
7f796d83
FR		 2470static void rtl_set_rx_tx_desc_registers(struct rtl8169_private *tp,
2471 void __iomem *ioaddr)
2472{
2473 /*
2474 * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh
2475 * register to be written before TxDescAddrLow to work.
2476 * Switching from MMIO to I/O access fixes the issue as well.
2477 */
2478 RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr) >> 32);
284901a9 2479 RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr) & DMA_BIT_MASK(32));
7f796d83 2480 RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr) >> 32);
284901a9 2481 RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr) & DMA_BIT_MASK(32));
7f796d83
FR		 2482}
2483
2484static u16 rtl_rw_cpluscmd(void __iomem *ioaddr)
2485{
2486 u16 cmd;
2487
2488 cmd = RTL_R16(CPlusCmd);
2489 RTL_W16(CPlusCmd, cmd);
2490 return cmd;
2491}
2492
fdd7b4c3 2493static void rtl_set_rx_max_size(void __iomem *ioaddr, unsigned int rx_buf_sz)
7f796d83
FR		 2494{
2495 /* Low hurts. Let's disable the filtering. */
fdd7b4c3 2496 RTL_W16(RxMaxSize, rx_buf_sz);
7f796d83
FR		 2497}
2498
6dccd16b
FR		 2499static void rtl8169_set_magic_reg(void __iomem *ioaddr, unsigned mac_version)
2500{
2501 struct {
2502 u32 mac_version;
2503 u32 clk;
2504 u32 val;
2505 } cfg2_info [] = {
2506 { RTL_GIGA_MAC_VER_05, PCI_Clock_33MHz, 0x000fff00 }, // 8110SCd
2507 { RTL_GIGA_MAC_VER_05, PCI_Clock_66MHz, 0x000fffff },
2508 { RTL_GIGA_MAC_VER_06, PCI_Clock_33MHz, 0x00ffff00 }, // 8110SCe
2509 { RTL_GIGA_MAC_VER_06, PCI_Clock_66MHz, 0x00ffffff }
2510 }, *p = cfg2_info;
2511 unsigned int i;
2512 u32 clk;
2513
2514 clk = RTL_R8(Config2) & PCI_Clock_66MHz;
cadf1855 2515 for (i = 0; i < ARRAY_SIZE(cfg2_info); i++, p++) {
6dccd16b
FR		 2516 if ((p->mac_version == mac_version) && (p->clk == clk)) {
2517 RTL_W32(0x7c, p->val);
2518 break;
2519 }
2520 }
2521}
2522
07ce4064
FR		 2523static void rtl_hw_start_8169(struct net_device *dev)
2524{
2525 struct rtl8169_private *tp = netdev_priv(dev);
2526 void __iomem *ioaddr = tp->mmio_addr;
2527 struct pci_dev *pdev = tp->pci_dev;
07ce4064 2528
9cb427b6
FR		 2529 if (tp->mac_version == RTL_GIGA_MAC_VER_05) {
2530 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW);
2531 pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08);
2532 }
2533
1da177e4 2534 RTL_W8(Cfg9346, Cfg9346_Unlock);
9cb427b6
FR		 2535 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
2536 (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
2537 (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
2538 (tp->mac_version == RTL_GIGA_MAC_VER_04))
2539 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2540
1da177e4
LT		 2541 RTL_W8(EarlyTxThres, EarlyTxThld);
2542
fdd7b4c3 2543 rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz);
1da177e4 2544
c946b304
FR		 2545 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
2546 (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
2547 (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
2548 (tp->mac_version == RTL_GIGA_MAC_VER_04))
2549 rtl_set_rx_tx_config_registers(tp);
1da177e4 2550
7f796d83 2551 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
1da177e4 2552
bcf0bf90
FR		 2553 if ((tp->mac_version == RTL_GIGA_MAC_VER_02) ||
2554 (tp->mac_version == RTL_GIGA_MAC_VER_03)) {
06fa7358 2555 dprintk("Set MAC Reg C+CR Offset 0xE0. "
1da177e4 2556 "Bit-3 and bit-14 MUST be 1\n");
bcf0bf90 2557 tp->cp_cmd |= (1 << 14);
1da177e4
LT		 2558 }
2559
bcf0bf90
FR		 2560 RTL_W16(CPlusCmd, tp->cp_cmd);
2561
6dccd16b
FR		 2562 rtl8169_set_magic_reg(ioaddr, tp->mac_version);
2563
1da177e4
LT		 2564 /*
2565 * Undocumented corner. Supposedly:
2566 * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
2567 */
2568 RTL_W16(IntrMitigate, 0x0000);
2569
7f796d83 2570 rtl_set_rx_tx_desc_registers(tp, ioaddr);
9cb427b6 2571
c946b304
FR		 2572 if ((tp->mac_version != RTL_GIGA_MAC_VER_01) &&
2573 (tp->mac_version != RTL_GIGA_MAC_VER_02) &&
2574 (tp->mac_version != RTL_GIGA_MAC_VER_03) &&
2575 (tp->mac_version != RTL_GIGA_MAC_VER_04)) {
2576 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2577 rtl_set_rx_tx_config_registers(tp);
2578 }
2579
1da177e4 2580 RTL_W8(Cfg9346, Cfg9346_Lock);
b518fa8e
FR		 2581
2582 /* Initially a 10 us delay. Turned it into a PCI commit. - FR */
2583 RTL_R8(IntrMask);
1da177e4
LT		 2584
2585 RTL_W32(RxMissed, 0);
2586
07ce4064 2587 rtl_set_rx_mode(dev);
1da177e4
LT		 2588
2589 /* no early-rx interrupts */
2590 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
6dccd16b
FR		 2591
2592 /* Enable all known interrupts by setting the interrupt mask. */
0e485150 2593 RTL_W16(IntrMask, tp->intr_event);
07ce4064 2594}
1da177e4 2595
9c14ceaf 2596static void rtl_tx_performance_tweak(struct pci_dev *pdev, u16 force)
458a9f61 2597{
9c14ceaf
FR		 2598 struct net_device *dev = pci_get_drvdata(pdev);
2599 struct rtl8169_private *tp = netdev_priv(dev);
2600 int cap = tp->pcie_cap;
2601
2602 if (cap) {
2603 u16 ctl;
458a9f61 2604
9c14ceaf
FR		 2605 pci_read_config_word(pdev, cap + PCI_EXP_DEVCTL, &ctl);
2606 ctl = (ctl & ~PCI_EXP_DEVCTL_READRQ) | force;
2607 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL, ctl);
2608 }
458a9f61
FR		 2609}
2610
dacf8154
FR		 2611static void rtl_csi_access_enable(void __iomem *ioaddr)
2612{
2613 u32 csi;
2614
2615 csi = rtl_csi_read(ioaddr, 0x070c) & 0x00ffffff;
2616 rtl_csi_write(ioaddr, 0x070c, csi | 0x27000000);
2617}
2618
2619struct ephy_info {
2620 unsigned int offset;
2621 u16 mask;
2622 u16 bits;
2623};
2624
2625static void rtl_ephy_init(void __iomem *ioaddr, struct ephy_info *e, int len)
2626{
2627 u16 w;
2628
2629 while (len-- > 0) {
2630 w = (rtl_ephy_read(ioaddr, e->offset) & ~e->mask) | e->bits;
2631 rtl_ephy_write(ioaddr, e->offset, w);
2632 e++;
2633 }
2634}
2635
b726e493
FR		 2636static void rtl_disable_clock_request(struct pci_dev *pdev)
2637{
2638 struct net_device *dev = pci_get_drvdata(pdev);
2639 struct rtl8169_private *tp = netdev_priv(dev);
2640 int cap = tp->pcie_cap;
2641
2642 if (cap) {
2643 u16 ctl;
2644
2645 pci_read_config_word(pdev, cap + PCI_EXP_LNKCTL, &ctl);
2646 ctl &= ~PCI_EXP_LNKCTL_CLKREQ_EN;
2647 pci_write_config_word(pdev, cap + PCI_EXP_LNKCTL, ctl);
2648 }
2649}
2650
2651#define R8168_CPCMD_QUIRK_MASK (\
2652 EnableBist | \
2653 Mac_dbgo_oe | \
2654 Force_half_dup | \
2655 Force_rxflow_en | \
2656 Force_txflow_en | \
2657 Cxpl_dbg_sel | \
2658 ASF | \
2659 PktCntrDisable | \
2660 Mac_dbgo_sel)
2661
219a1e9d
FR		 2662static void rtl_hw_start_8168bb(void __iomem *ioaddr, struct pci_dev *pdev)
2663{
b726e493
FR		 2664 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2665
2666 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
2667
2e68ae44
FR		 2668 rtl_tx_performance_tweak(pdev,
2669 (0x5 << MAX_READ_REQUEST_SHIFT) | PCI_EXP_DEVCTL_NOSNOOP_EN);
219a1e9d
FR		 2670}
2671
2672static void rtl_hw_start_8168bef(void __iomem *ioaddr, struct pci_dev *pdev)
2673{
2674 rtl_hw_start_8168bb(ioaddr, pdev);
b726e493
FR		 2675
2676 RTL_W8(EarlyTxThres, EarlyTxThld);
2677
2678 RTL_W8(Config4, RTL_R8(Config4) & ~(1 << 0));
219a1e9d
FR		 2679}
2680
2681static void __rtl_hw_start_8168cp(void __iomem *ioaddr, struct pci_dev *pdev)
2682{
b726e493
FR		 2683 RTL_W8(Config1, RTL_R8(Config1) | Speed_down);
2684
2685 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2686
219a1e9d 2687 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
b726e493
FR		 2688
2689 rtl_disable_clock_request(pdev);
2690
2691 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
219a1e9d
FR		 2692}
2693
ef3386f0 2694static void rtl_hw_start_8168cp_1(void __iomem *ioaddr, struct pci_dev *pdev)
219a1e9d 2695{
b726e493
FR		 2696 static struct ephy_info e_info_8168cp[] = {
2697 { 0x01, 0, 0x0001 },
2698 { 0x02, 0x0800, 0x1000 },
2699 { 0x03, 0, 0x0042 },
2700 { 0x06, 0x0080, 0x0000 },
2701 { 0x07, 0, 0x2000 }
2702 };
2703
2704 rtl_csi_access_enable(ioaddr);
2705
2706 rtl_ephy_init(ioaddr, e_info_8168cp, ARRAY_SIZE(e_info_8168cp));
2707
219a1e9d
FR		 2708 __rtl_hw_start_8168cp(ioaddr, pdev);
2709}
2710
ef3386f0
FR		 2711static void rtl_hw_start_8168cp_2(void __iomem *ioaddr, struct pci_dev *pdev)
2712{
2713 rtl_csi_access_enable(ioaddr);
2714
2715 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2716
2717 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2718
2719 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
2720}
2721
7f3e3d3a
FR		 2722static void rtl_hw_start_8168cp_3(void __iomem *ioaddr, struct pci_dev *pdev)
2723{
2724 rtl_csi_access_enable(ioaddr);
2725
2726 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2727
2728 /* Magic. */
2729 RTL_W8(DBG_REG, 0x20);
2730
2731 RTL_W8(EarlyTxThres, EarlyTxThld);
2732
2733 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2734
2735 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
2736}
2737
219a1e9d
FR		 2738static void rtl_hw_start_8168c_1(void __iomem *ioaddr, struct pci_dev *pdev)
2739{
b726e493
FR		 2740 static struct ephy_info e_info_8168c_1[] = {
2741 { 0x02, 0x0800, 0x1000 },
2742 { 0x03, 0, 0x0002 },
2743 { 0x06, 0x0080, 0x0000 }
2744 };
2745
2746 rtl_csi_access_enable(ioaddr);
2747
2748 RTL_W8(DBG_REG, 0x06 | FIX_NAK_1 | FIX_NAK_2);
2749
2750 rtl_ephy_init(ioaddr, e_info_8168c_1, ARRAY_SIZE(e_info_8168c_1));
2751
219a1e9d
FR		 2752 __rtl_hw_start_8168cp(ioaddr, pdev);
2753}
2754
2755static void rtl_hw_start_8168c_2(void __iomem *ioaddr, struct pci_dev *pdev)
2756{
b726e493
FR		 2757 static struct ephy_info e_info_8168c_2[] = {
2758 { 0x01, 0, 0x0001 },
2759 { 0x03, 0x0400, 0x0220 }
2760 };
2761
2762 rtl_csi_access_enable(ioaddr);
2763
2764 rtl_ephy_init(ioaddr, e_info_8168c_2, ARRAY_SIZE(e_info_8168c_2));
2765
219a1e9d
FR		 2766 __rtl_hw_start_8168cp(ioaddr, pdev);
2767}
2768
197ff761
FR		 2769static void rtl_hw_start_8168c_3(void __iomem *ioaddr, struct pci_dev *pdev)
2770{
2771 rtl_hw_start_8168c_2(ioaddr, pdev);
2772}
2773
6fb07058
FR		 2774static void rtl_hw_start_8168c_4(void __iomem *ioaddr, struct pci_dev *pdev)
2775{
2776 rtl_csi_access_enable(ioaddr);
2777
2778 __rtl_hw_start_8168cp(ioaddr, pdev);
2779}
2780
5b538df9
FR		 2781static void rtl_hw_start_8168d(void __iomem *ioaddr, struct pci_dev *pdev)
2782{
2783 rtl_csi_access_enable(ioaddr);
2784
2785 rtl_disable_clock_request(pdev);
2786
2787 RTL_W8(EarlyTxThres, EarlyTxThld);
2788
2789 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2790
2791 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
2792}
2793
07ce4064
FR		 2794static void rtl_hw_start_8168(struct net_device *dev)
2795{
2dd99530
FR		 2796 struct rtl8169_private *tp = netdev_priv(dev);
2797 void __iomem *ioaddr = tp->mmio_addr;
0e485150 2798 struct pci_dev *pdev = tp->pci_dev;
2dd99530
FR		 2799
2800 RTL_W8(Cfg9346, Cfg9346_Unlock);
2801
2802 RTL_W8(EarlyTxThres, EarlyTxThld);
2803
fdd7b4c3 2804 rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz);
2dd99530 2805
0e485150 2806 tp->cp_cmd |= RTL_R16(CPlusCmd) | PktCntrDisable | INTT_1;
2dd99530
FR		 2807
2808 RTL_W16(CPlusCmd, tp->cp_cmd);
2809
0e485150 2810 RTL_W16(IntrMitigate, 0x5151);
2dd99530 2811
0e485150
FR		 2812 /* Work around for RxFIFO overflow. */
2813 if (tp->mac_version == RTL_GIGA_MAC_VER_11) {
2814 tp->intr_event |= RxFIFOOver | PCSTimeout;
2815 tp->intr_event &= ~RxOverflow;
2816 }
2817
2818 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2dd99530 2819
b8363901
FR		 2820 rtl_set_rx_mode(dev);
2821
2822 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
2823 (InterFrameGap << TxInterFrameGapShift));
2dd99530
FR		 2824
2825 RTL_R8(IntrMask);
2826
219a1e9d
FR		 2827 switch (tp->mac_version) {
2828 case RTL_GIGA_MAC_VER_11:
2829 rtl_hw_start_8168bb(ioaddr, pdev);
2830 break;
2831
2832 case RTL_GIGA_MAC_VER_12:
2833 case RTL_GIGA_MAC_VER_17:
2834 rtl_hw_start_8168bef(ioaddr, pdev);
2835 break;
2836
2837 case RTL_GIGA_MAC_VER_18:
ef3386f0 2838 rtl_hw_start_8168cp_1(ioaddr, pdev);
219a1e9d
FR		 2839 break;
2840
2841 case RTL_GIGA_MAC_VER_19:
2842 rtl_hw_start_8168c_1(ioaddr, pdev);
2843 break;
2844
2845 case RTL_GIGA_MAC_VER_20:
2846 rtl_hw_start_8168c_2(ioaddr, pdev);
2847 break;
2848
197ff761
FR		 2849 case RTL_GIGA_MAC_VER_21:
2850 rtl_hw_start_8168c_3(ioaddr, pdev);
2851 break;
2852
6fb07058
FR		 2853 case RTL_GIGA_MAC_VER_22:
2854 rtl_hw_start_8168c_4(ioaddr, pdev);
2855 break;
2856
ef3386f0
FR		 2857 case RTL_GIGA_MAC_VER_23:
2858 rtl_hw_start_8168cp_2(ioaddr, pdev);
2859 break;
2860
7f3e3d3a
FR		 2861 case RTL_GIGA_MAC_VER_24:
2862 rtl_hw_start_8168cp_3(ioaddr, pdev);
2863 break;
2864
5b538df9
FR		 2865 case RTL_GIGA_MAC_VER_25:
2866 rtl_hw_start_8168d(ioaddr, pdev);
2867 break;
2868
219a1e9d
FR		 2869 default:
2870 printk(KERN_ERR PFX "%s: unknown chipset (mac_version = %d).\n",
2871 dev->name, tp->mac_version);
2872 break;
2873 }
2dd99530 2874
0e485150
FR		 2875 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2876
b8363901
FR		 2877 RTL_W8(Cfg9346, Cfg9346_Lock);
2878
2dd99530 2879 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
6dccd16b 2880
0e485150 2881 RTL_W16(IntrMask, tp->intr_event);
07ce4064 2882}
1da177e4 2883
2857ffb7
FR		 2884#define R810X_CPCMD_QUIRK_MASK (\
2885 EnableBist | \
2886 Mac_dbgo_oe | \
2887 Force_half_dup | \
5edcc537 2888 Force_rxflow_en | \
2857ffb7
FR		 2889 Force_txflow_en | \
2890 Cxpl_dbg_sel | \
2891 ASF | \
2892 PktCntrDisable | \
2893 PCIDAC | \
2894 PCIMulRW)
2895
2896static void rtl_hw_start_8102e_1(void __iomem *ioaddr, struct pci_dev *pdev)
2897{
2898 static struct ephy_info e_info_8102e_1[] = {
2899 { 0x01, 0, 0x6e65 },
2900 { 0x02, 0, 0x091f },
2901 { 0x03, 0, 0xc2f9 },
2902 { 0x06, 0, 0xafb5 },
2903 { 0x07, 0, 0x0e00 },
2904 { 0x19, 0, 0xec80 },
2905 { 0x01, 0, 0x2e65 },
2906 { 0x01, 0, 0x6e65 }
2907 };
2908 u8 cfg1;
2909
2910 rtl_csi_access_enable(ioaddr);
2911
2912 RTL_W8(DBG_REG, FIX_NAK_1);
2913
2914 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2915
2916 RTL_W8(Config1,
2917 LEDS1 | LEDS0 | Speed_down | MEMMAP | IOMAP | VPD | PMEnable);
2918 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2919
2920 cfg1 = RTL_R8(Config1);
2921 if ((cfg1 & LEDS0) && (cfg1 & LEDS1))
2922 RTL_W8(Config1, cfg1 & ~LEDS0);
2923
2924 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK);
2925
2926 rtl_ephy_init(ioaddr, e_info_8102e_1, ARRAY_SIZE(e_info_8102e_1));
2927}
2928
2929static void rtl_hw_start_8102e_2(void __iomem *ioaddr, struct pci_dev *pdev)
2930{
2931 rtl_csi_access_enable(ioaddr);
2932
2933 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2934
2935 RTL_W8(Config1, MEMMAP | IOMAP | VPD | PMEnable);
2936 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2937
2938 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK);
2939}
2940
2941static void rtl_hw_start_8102e_3(void __iomem *ioaddr, struct pci_dev *pdev)
2942{
2943 rtl_hw_start_8102e_2(ioaddr, pdev);
2944
2945 rtl_ephy_write(ioaddr, 0x03, 0xc2f9);
2946}
2947
07ce4064
FR		 2948static void rtl_hw_start_8101(struct net_device *dev)
2949{
cdf1a608
FR		 2950 struct rtl8169_private *tp = netdev_priv(dev);
2951 void __iomem *ioaddr = tp->mmio_addr;
2952 struct pci_dev *pdev = tp->pci_dev;
2953
e3cf0cc0
FR		 2954 if ((tp->mac_version == RTL_GIGA_MAC_VER_13) ||
2955 (tp->mac_version == RTL_GIGA_MAC_VER_16)) {
9c14ceaf
FR		 2956 int cap = tp->pcie_cap;
2957
2958 if (cap) {
2959 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL,
2960 PCI_EXP_DEVCTL_NOSNOOP_EN);
2961 }
cdf1a608
FR		 2962 }
2963
2857ffb7
FR		 2964 switch (tp->mac_version) {
2965 case RTL_GIGA_MAC_VER_07:
2966 rtl_hw_start_8102e_1(ioaddr, pdev);
2967 break;
2968
2969 case RTL_GIGA_MAC_VER_08:
2970 rtl_hw_start_8102e_3(ioaddr, pdev);
2971 break;
2972
2973 case RTL_GIGA_MAC_VER_09:
2974 rtl_hw_start_8102e_2(ioaddr, pdev);
2975 break;
cdf1a608
FR		 2976 }
2977
2978 RTL_W8(Cfg9346, Cfg9346_Unlock);
2979
2980 RTL_W8(EarlyTxThres, EarlyTxThld);
2981
fdd7b4c3 2982 rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz);
cdf1a608
FR		 2983
2984 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
2985
2986 RTL_W16(CPlusCmd, tp->cp_cmd);
2987
2988 RTL_W16(IntrMitigate, 0x0000);
2989
2990 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2991
2992 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2993 rtl_set_rx_tx_config_registers(tp);
2994
2995 RTL_W8(Cfg9346, Cfg9346_Lock);
2996
2997 RTL_R8(IntrMask);
2998
cdf1a608
FR		 2999 rtl_set_rx_mode(dev);
3000
0e485150
FR		 3001 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
3002
cdf1a608 3003 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000);
6dccd16b 3004
0e485150 3005 RTL_W16(IntrMask, tp->intr_event);
1da177e4
LT		 3006}
3007
3008static int rtl8169_change_mtu(struct net_device *dev, int new_mtu)
3009{
3010 struct rtl8169_private *tp = netdev_priv(dev);
3011 int ret = 0;
3012
3013 if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu)
3014 return -EINVAL;
3015
3016 dev->mtu = new_mtu;
3017
3018 if (!netif_running(dev))
3019 goto out;
3020
3021 rtl8169_down(dev);
3022
3023 rtl8169_set_rxbufsize(tp, dev);
3024
3025 ret = rtl8169_init_ring(dev);
3026 if (ret < 0)
3027 goto out;
3028
bea3348e 3029 napi_enable(&tp->napi);
1da177e4 3030
07ce4064 3031 rtl_hw_start(dev);
1da177e4
LT		 3032
3033 rtl8169_request_timer(dev);
3034
3035out:
3036 return ret;
3037}
3038
3039static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc)
3040{
95e0918d 3041 desc->addr = cpu_to_le64(0x0badbadbadbadbadull);
1da177e4
LT		 3042 desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask);
3043}
3044
3045static void rtl8169_free_rx_skb(struct rtl8169_private *tp,
3046 struct sk_buff **sk_buff, struct RxDesc *desc)
3047{
3048 struct pci_dev *pdev = tp->pci_dev;
3049
3050 pci_unmap_single(pdev, le64_to_cpu(desc->addr), tp->rx_buf_sz,
3051 PCI_DMA_FROMDEVICE);
3052 dev_kfree_skb(*sk_buff);
3053 *sk_buff = NULL;
3054 rtl8169_make_unusable_by_asic(desc);
3055}
3056
3057static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz)
3058{
3059 u32 eor = le32_to_cpu(desc->opts1) & RingEnd;
3060
3061 desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz);
3062}
3063
3064static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping,
3065 u32 rx_buf_sz)
3066{
3067 desc->addr = cpu_to_le64(mapping);
3068 wmb();
3069 rtl8169_mark_to_asic(desc, rx_buf_sz);
3070}
3071
15d31758
SH		 3072static struct sk_buff *rtl8169_alloc_rx_skb(struct pci_dev *pdev,
3073 struct net_device *dev,
3074 struct RxDesc *desc, int rx_buf_sz,
3075 unsigned int align)
1da177e4
LT		 3076{
3077 struct sk_buff *skb;
3078 dma_addr_t mapping;
e9f63f30 3079 unsigned int pad;
1da177e4 3080
e9f63f30
FR		 3081 pad = align ? align : NET_IP_ALIGN;
3082
3083 skb = netdev_alloc_skb(dev, rx_buf_sz + pad);
1da177e4
LT		 3084 if (!skb)
3085 goto err_out;
3086
e9f63f30 3087 skb_reserve(skb, align ? ((pad - 1) & (unsigned long)skb->data) : pad);
1da177e4 3088
689be439 3089 mapping = pci_map_single(pdev, skb->data, rx_buf_sz,
1da177e4
LT		 3090 PCI_DMA_FROMDEVICE);
3091
3092 rtl8169_map_to_asic(desc, mapping, rx_buf_sz);
1da177e4 3093out:
15d31758 3094 return skb;
1da177e4
LT		 3095
3096err_out:
1da177e4
LT		 3097 rtl8169_make_unusable_by_asic(desc);
3098 goto out;
3099}
3100
3101static void rtl8169_rx_clear(struct rtl8169_private *tp)
3102{
07d3f51f 3103 unsigned int i;
1da177e4
LT		 3104
3105 for (i = 0; i < NUM_RX_DESC; i++) {
3106 if (tp->Rx_skbuff[i]) {
3107 rtl8169_free_rx_skb(tp, tp->Rx_skbuff + i,
3108 tp->RxDescArray + i);
3109 }
3110 }
3111}
3112
3113static u32 rtl8169_rx_fill(struct rtl8169_private *tp, struct net_device *dev,
3114 u32 start, u32 end)
3115{
3116 u32 cur;
5b0384f4 3117
4ae47c2d 3118 for (cur = start; end - cur != 0; cur++) {
15d31758
SH		 3119 struct sk_buff *skb;
3120 unsigned int i = cur % NUM_RX_DESC;
1da177e4 3121
4ae47c2d
FR		 3122 WARN_ON((s32)(end - cur) < 0);
3123
1da177e4
LT		 3124 if (tp->Rx_skbuff[i])
3125 continue;
bcf0bf90 3126
15d31758
SH		 3127 skb = rtl8169_alloc_rx_skb(tp->pci_dev, dev,
3128 tp->RxDescArray + i,
3129 tp->rx_buf_sz, tp->align);
3130 if (!skb)
1da177e4 3131 break;
15d31758
SH		 3132
3133 tp->Rx_skbuff[i] = skb;
1da177e4
LT		 3134 }
3135 return cur - start;
3136}
3137
3138static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc)
3139{
3140 desc->opts1 |= cpu_to_le32(RingEnd);
3141}
3142
3143static void rtl8169_init_ring_indexes(struct rtl8169_private *tp)
3144{
3145 tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0;
3146}
3147
3148static int rtl8169_init_ring(struct net_device *dev)
3149{
3150 struct rtl8169_private *tp = netdev_priv(dev);
3151
3152 rtl8169_init_ring_indexes(tp);
3153
3154 memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info));
3155 memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *));
3156
3157 if (rtl8169_rx_fill(tp, dev, 0, NUM_RX_DESC) != NUM_RX_DESC)
3158 goto err_out;
3159
3160 rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1);
3161
3162 return 0;
3163
3164err_out:
3165 rtl8169_rx_clear(tp);
3166 return -ENOMEM;
3167}
3168
3169static void rtl8169_unmap_tx_skb(struct pci_dev *pdev, struct ring_info *tx_skb,
3170 struct TxDesc *desc)
3171{
3172 unsigned int len = tx_skb->len;
3173
3174 pci_unmap_single(pdev, le64_to_cpu(desc->addr), len, PCI_DMA_TODEVICE);
3175 desc->opts1 = 0x00;
3176 desc->opts2 = 0x00;
3177 desc->addr = 0x00;
3178 tx_skb->len = 0;
3179}
3180
3181static void rtl8169_tx_clear(struct rtl8169_private *tp)
3182{
3183 unsigned int i;
3184
3185 for (i = tp->dirty_tx; i < tp->dirty_tx + NUM_TX_DESC; i++) {
3186 unsigned int entry = i % NUM_TX_DESC;
3187 struct ring_info *tx_skb = tp->tx_skb + entry;
3188 unsigned int len = tx_skb->len;
3189
3190 if (len) {
3191 struct sk_buff *skb = tx_skb->skb;
3192
3193 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb,
3194 tp->TxDescArray + entry);
3195 if (skb) {
3196 dev_kfree_skb(skb);
3197 tx_skb->skb = NULL;
3198 }
cebf8cc7 3199 tp->dev->stats.tx_dropped++;
1da177e4
LT		 3200 }
3201 }
3202 tp->cur_tx = tp->dirty_tx = 0;
3203}
3204
c4028958 3205static void rtl8169_schedule_work(struct net_device *dev, work_func_t task)
1da177e4
LT		 3206{
3207 struct rtl8169_private *tp = netdev_priv(dev);
3208
c4028958 3209 PREPARE_DELAYED_WORK(&tp->task, task);
1da177e4
LT		 3210 schedule_delayed_work(&tp->task, 4);
3211}
3212
3213static void rtl8169_wait_for_quiescence(struct net_device *dev)
3214{
3215 struct rtl8169_private *tp = netdev_priv(dev);
3216 void __iomem *ioaddr = tp->mmio_addr;
3217
3218 synchronize_irq(dev->irq);
3219
3220 /* Wait for any pending NAPI task to complete */
bea3348e 3221 napi_disable(&tp->napi);
1da177e4
LT		 3222
3223 rtl8169_irq_mask_and_ack(ioaddr);
3224
d1d08d12
DM		 3225 tp->intr_mask = 0xffff;
3226 RTL_W16(IntrMask, tp->intr_event);
bea3348e 3227 napi_enable(&tp->napi);
1da177e4
LT		 3228}
3229
c4028958 3230static void rtl8169_reinit_task(struct work_struct *work)
1da177e4 3231{
c4028958
DH		 3232 struct rtl8169_private *tp =
3233 container_of(work, struct rtl8169_private, task.work);
3234 struct net_device *dev = tp->dev;
1da177e4
LT		 3235 int ret;
3236
eb2a021c
FR		 3237 rtnl_lock();
3238
3239 if (!netif_running(dev))
3240 goto out_unlock;
3241
3242 rtl8169_wait_for_quiescence(dev);
3243 rtl8169_close(dev);
1da177e4
LT		 3244
3245 ret = rtl8169_open(dev);
3246 if (unlikely(ret < 0)) {
07d3f51f 3247 if (net_ratelimit() && netif_msg_drv(tp)) {
53edbecd 3248 printk(KERN_ERR PFX "%s: reinit failure (status = %d)."
07d3f51f 3249 " Rescheduling.\n", dev->name, ret);
1da177e4
LT		 3250 }
3251 rtl8169_schedule_work(dev, rtl8169_reinit_task);
3252 }
eb2a021c
FR		 3253
3254out_unlock:
3255 rtnl_unlock();
1da177e4
LT		 3256}
3257
c4028958 3258static void rtl8169_reset_task(struct work_struct *work)
1da177e4 3259{
c4028958
DH		 3260 struct rtl8169_private *tp =
3261 container_of(work, struct rtl8169_private, task.work);
3262 struct net_device *dev = tp->dev;
1da177e4 3263
eb2a021c
FR		 3264 rtnl_lock();
3265
1da177e4 3266 if (!netif_running(dev))
eb2a021c 3267 goto out_unlock;
1da177e4
LT		 3268
3269 rtl8169_wait_for_quiescence(dev);
3270
bea3348e 3271 rtl8169_rx_interrupt(dev, tp, tp->mmio_addr, ~(u32)0);
1da177e4
LT		 3272 rtl8169_tx_clear(tp);
3273
3274 if (tp->dirty_rx == tp->cur_rx) {
3275 rtl8169_init_ring_indexes(tp);
07ce4064 3276 rtl_hw_start(dev);
1da177e4 3277 netif_wake_queue(dev);
cebf8cc7 3278 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
1da177e4 3279 } else {
07d3f51f 3280 if (net_ratelimit() && netif_msg_intr(tp)) {
53edbecd 3281 printk(KERN_EMERG PFX "%s: Rx buffers shortage\n",
07d3f51f 3282 dev->name);
1da177e4
LT		 3283 }
3284 rtl8169_schedule_work(dev, rtl8169_reset_task);
3285 }
eb2a021c
FR		 3286
3287out_unlock:
3288 rtnl_unlock();
1da177e4
LT		 3289}
3290
3291static void rtl8169_tx_timeout(struct net_device *dev)
3292{
3293 struct rtl8169_private *tp = netdev_priv(dev);
3294
3295 rtl8169_hw_reset(tp->mmio_addr);
3296
3297 /* Let's wait a bit while any (async) irq lands on */
3298 rtl8169_schedule_work(dev, rtl8169_reset_task);
3299}
3300
3301static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb,
3302 u32 opts1)
3303{
3304 struct skb_shared_info *info = skb_shinfo(skb);
3305 unsigned int cur_frag, entry;
a6343afb 3306 struct TxDesc * uninitialized_var(txd);
1da177e4
LT		 3307
3308 entry = tp->cur_tx;
3309 for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) {
3310 skb_frag_t *frag = info->frags + cur_frag;
3311 dma_addr_t mapping;
3312 u32 status, len;
3313 void *addr;
3314
3315 entry = (entry + 1) % NUM_TX_DESC;
3316
3317 txd = tp->TxDescArray + entry;
3318 len = frag->size;
3319 addr = ((void *) page_address(frag->page)) + frag->page_offset;
3320 mapping = pci_map_single(tp->pci_dev, addr, len, PCI_DMA_TODEVICE);
3321
3322 /* anti gcc 2.95.3 bugware (sic) */
3323 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
3324
3325 txd->opts1 = cpu_to_le32(status);
3326 txd->addr = cpu_to_le64(mapping);
3327
3328 tp->tx_skb[entry].len = len;
3329 }
3330
3331 if (cur_frag) {
3332 tp->tx_skb[entry].skb = skb;
3333 txd->opts1 |= cpu_to_le32(LastFrag);
3334 }
3335
3336 return cur_frag;
3337}
3338
3339static inline u32 rtl8169_tso_csum(struct sk_buff *skb, struct net_device *dev)
3340{
3341 if (dev->features & NETIF_F_TSO) {
7967168c 3342 u32 mss = skb_shinfo(skb)->gso_size;
1da177e4
LT		 3343
3344 if (mss)
3345 return LargeSend | ((mss & MSSMask) << MSSShift);
3346 }
84fa7933 3347 if (skb->ip_summed == CHECKSUM_PARTIAL) {
eddc9ec5 3348 const struct iphdr *ip = ip_hdr(skb);
1da177e4
LT		 3349
3350 if (ip->protocol == IPPROTO_TCP)
3351 return IPCS | TCPCS;
3352 else if (ip->protocol == IPPROTO_UDP)
3353 return IPCS | UDPCS;
3354 WARN_ON(1); /* we need a WARN() */
3355 }
3356 return 0;
3357}
3358
3359static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev)
3360{
3361 struct rtl8169_private *tp = netdev_priv(dev);
3362 unsigned int frags, entry = tp->cur_tx % NUM_TX_DESC;
3363 struct TxDesc *txd = tp->TxDescArray + entry;
3364 void __iomem *ioaddr = tp->mmio_addr;
3365 dma_addr_t mapping;
3366 u32 status, len;
3367 u32 opts1;
188f4af0 3368 int ret = NETDEV_TX_OK;
5b0384f4 3369
1da177e4 3370 if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) {
b57b7e5a
SH		 3371 if (netif_msg_drv(tp)) {
3372 printk(KERN_ERR
3373 "%s: BUG! Tx Ring full when queue awake!\n",
3374 dev->name);
3375 }
1da177e4
LT		 3376 goto err_stop;
3377 }
3378
3379 if (unlikely(le32_to_cpu(txd->opts1) & DescOwn))
3380 goto err_stop;
3381
3382 opts1 = DescOwn | rtl8169_tso_csum(skb, dev);
3383
3384 frags = rtl8169_xmit_frags(tp, skb, opts1);
3385 if (frags) {
3386 len = skb_headlen(skb);
3387 opts1 |= FirstFrag;
3388 } else {
3389 len = skb->len;
1da177e4
LT		 3390 opts1 |= FirstFrag | LastFrag;
3391 tp->tx_skb[entry].skb = skb;
3392 }
3393
3394 mapping = pci_map_single(tp->pci_dev, skb->data, len, PCI_DMA_TODEVICE);
3395
3396 tp->tx_skb[entry].len = len;
3397 txd->addr = cpu_to_le64(mapping);
3398 txd->opts2 = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb));
3399
3400 wmb();
3401
3402 /* anti gcc 2.95.3 bugware (sic) */
3403 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
3404 txd->opts1 = cpu_to_le32(status);
3405
1da177e4
LT		 3406 tp->cur_tx += frags + 1;
3407
3408 smp_wmb();
3409
275391a4 3410 RTL_W8(TxPoll, NPQ); /* set polling bit */
1da177e4
LT		 3411
3412 if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) {
3413 netif_stop_queue(dev);
3414 smp_rmb();
3415 if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)
3416 netif_wake_queue(dev);
3417 }
3418
3419out:
3420 return ret;
3421
3422err_stop:
3423 netif_stop_queue(dev);
188f4af0 3424 ret = NETDEV_TX_BUSY;
cebf8cc7 3425 dev->stats.tx_dropped++;
1da177e4
LT		 3426 goto out;
3427}
3428
3429static void rtl8169_pcierr_interrupt(struct net_device *dev)
3430{
3431 struct rtl8169_private *tp = netdev_priv(dev);
3432 struct pci_dev *pdev = tp->pci_dev;
3433 void __iomem *ioaddr = tp->mmio_addr;
3434 u16 pci_status, pci_cmd;
3435
3436 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
3437 pci_read_config_word(pdev, PCI_STATUS, &pci_status);
3438
b57b7e5a
SH		 3439 if (netif_msg_intr(tp)) {
3440 printk(KERN_ERR
3441 "%s: PCI error (cmd = 0x%04x, status = 0x%04x).\n",
3442 dev->name, pci_cmd, pci_status);
3443 }
1da177e4
LT		 3444
3445 /*
3446 * The recovery sequence below admits a very elaborated explanation:
3447 * - it seems to work;
d03902b8
FR		 3448 * - I did not see what else could be done;
3449 * - it makes iop3xx happy.
1da177e4
LT		 3450 *
3451 * Feel free to adjust to your needs.
3452 */
a27993f3 3453 if (pdev->broken_parity_status)
d03902b8
FR		 3454 pci_cmd &= ~PCI_COMMAND_PARITY;
3455 else
3456 pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY;
3457
3458 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
1da177e4
LT		 3459
3460 pci_write_config_word(pdev, PCI_STATUS,
3461 pci_status & (PCI_STATUS_DETECTED_PARITY |
3462 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT |
3463 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT));
3464
3465 /* The infamous DAC f*ckup only happens at boot time */
3466 if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) {
b57b7e5a
SH		 3467 if (netif_msg_intr(tp))
3468 printk(KERN_INFO "%s: disabling PCI DAC.\n", dev->name);
1da177e4
LT		 3469 tp->cp_cmd &= ~PCIDAC;
3470 RTL_W16(CPlusCmd, tp->cp_cmd);
3471 dev->features &= ~NETIF_F_HIGHDMA;
1da177e4
LT		 3472 }
3473
3474 rtl8169_hw_reset(ioaddr);
d03902b8
FR		 3475
3476 rtl8169_schedule_work(dev, rtl8169_reinit_task);
1da177e4
LT		 3477}
3478
07d3f51f
FR		 3479static void rtl8169_tx_interrupt(struct net_device *dev,
3480 struct rtl8169_private *tp,
3481 void __iomem *ioaddr)
1da177e4
LT		 3482{
3483 unsigned int dirty_tx, tx_left;
3484
1da177e4
LT		 3485 dirty_tx = tp->dirty_tx;
3486 smp_rmb();
3487 tx_left = tp->cur_tx - dirty_tx;
3488
3489 while (tx_left > 0) {
3490 unsigned int entry = dirty_tx % NUM_TX_DESC;
3491 struct ring_info *tx_skb = tp->tx_skb + entry;
3492 u32 len = tx_skb->len;
3493 u32 status;
3494
3495 rmb();
3496 status = le32_to_cpu(tp->TxDescArray[entry].opts1);
3497 if (status & DescOwn)
3498 break;
3499
cebf8cc7
FR		 3500 dev->stats.tx_bytes += len;
3501 dev->stats.tx_packets++;
1da177e4
LT		 3502
3503 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, tp->TxDescArray + entry);
3504
3505 if (status & LastFrag) {
87433bfc 3506 dev_kfree_skb(tx_skb->skb);
1da177e4
LT		 3507 tx_skb->skb = NULL;
3508 }
3509 dirty_tx++;
3510 tx_left--;
3511 }
3512
3513 if (tp->dirty_tx != dirty_tx) {
3514 tp->dirty_tx = dirty_tx;
3515 smp_wmb();
3516 if (netif_queue_stopped(dev) &&
3517 (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) {
3518 netif_wake_queue(dev);
3519 }
d78ae2dc
FR		 3520 /*
3521 * 8168 hack: TxPoll requests are lost when the Tx packets are
3522 * too close. Let's kick an extra TxPoll request when a burst
3523 * of start_xmit activity is detected (if it is not detected,
3524 * it is slow enough). -- FR
3525 */
3526 smp_rmb();
3527 if (tp->cur_tx != dirty_tx)
3528 RTL_W8(TxPoll, NPQ);
1da177e4
LT		 3529 }
3530}
3531
126fa4b9
FR		 3532static inline int rtl8169_fragmented_frame(u32 status)
3533{
3534 return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag);
3535}
3536
1da177e4
LT		 3537static inline void rtl8169_rx_csum(struct sk_buff *skb, struct RxDesc *desc)
3538{
3539 u32 opts1 = le32_to_cpu(desc->opts1);
3540 u32 status = opts1 & RxProtoMask;
3541
3542 if (((status == RxProtoTCP) && !(opts1 & TCPFail)) ||
3543 ((status == RxProtoUDP) && !(opts1 & UDPFail)) ||
3544 ((status == RxProtoIP) && !(opts1 & IPFail)))
3545 skb->ip_summed = CHECKSUM_UNNECESSARY;
3546 else
3547 skb->ip_summed = CHECKSUM_NONE;
3548}
3549
07d3f51f
FR		 3550static inline bool rtl8169_try_rx_copy(struct sk_buff **sk_buff,
3551 struct rtl8169_private *tp, int pkt_size,
3552 dma_addr_t addr)
1da177e4 3553{
b449655f
SH		 3554 struct sk_buff *skb;
3555 bool done = false;
1da177e4 3556
b449655f
SH		 3557 if (pkt_size >= rx_copybreak)
3558 goto out;
1da177e4 3559
07d3f51f 3560 skb = netdev_alloc_skb(tp->dev, pkt_size + NET_IP_ALIGN);
b449655f
SH		 3561 if (!skb)
3562 goto out;
3563
07d3f51f
FR		 3564 pci_dma_sync_single_for_cpu(tp->pci_dev, addr, pkt_size,
3565 PCI_DMA_FROMDEVICE);
86402234 3566 skb_reserve(skb, NET_IP_ALIGN);
b449655f
SH		 3567 skb_copy_from_linear_data(*sk_buff, skb->data, pkt_size);
3568 *sk_buff = skb;
3569 done = true;
3570out:
3571 return done;
1da177e4
LT		 3572}
3573
07d3f51f
FR		 3574static int rtl8169_rx_interrupt(struct net_device *dev,
3575 struct rtl8169_private *tp,
bea3348e 3576 void __iomem *ioaddr, u32 budget)
1da177e4
LT		 3577{
3578 unsigned int cur_rx, rx_left;
3579 unsigned int delta, count;
3580
1da177e4
LT		 3581 cur_rx = tp->cur_rx;
3582 rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx;
865c652d 3583 rx_left = min(rx_left, budget);
1da177e4 3584
4dcb7d33 3585 for (; rx_left > 0; rx_left--, cur_rx++) {
1da177e4 3586 unsigned int entry = cur_rx % NUM_RX_DESC;
126fa4b9 3587 struct RxDesc *desc = tp->RxDescArray + entry;
1da177e4
LT		 3588 u32 status;
3589
3590 rmb();
126fa4b9 3591 status = le32_to_cpu(desc->opts1);
1da177e4
LT		 3592
3593 if (status & DescOwn)
3594 break;
4dcb7d33 3595 if (unlikely(status & RxRES)) {
b57b7e5a
SH		 3596 if (netif_msg_rx_err(tp)) {
3597 printk(KERN_INFO
3598 "%s: Rx ERROR. status = %08x\n",
3599 dev->name, status);
3600 }
cebf8cc7 3601 dev->stats.rx_errors++;
1da177e4 3602 if (status & (RxRWT | RxRUNT))
cebf8cc7 3603 dev->stats.rx_length_errors++;
1da177e4 3604 if (status & RxCRC)
cebf8cc7 3605 dev->stats.rx_crc_errors++;
9dccf611
FR		 3606 if (status & RxFOVF) {
3607 rtl8169_schedule_work(dev, rtl8169_reset_task);
cebf8cc7 3608 dev->stats.rx_fifo_errors++;
9dccf611 3609 }
126fa4b9 3610 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
1da177e4 3611 } else {
1da177e4 3612 struct sk_buff *skb = tp->Rx_skbuff[entry];
b449655f 3613 dma_addr_t addr = le64_to_cpu(desc->addr);
1da177e4 3614 int pkt_size = (status & 0x00001FFF) - 4;
b449655f 3615 struct pci_dev *pdev = tp->pci_dev;
1da177e4 3616
126fa4b9
FR		 3617 /*
3618 * The driver does not support incoming fragmented
3619 * frames. They are seen as a symptom of over-mtu
3620 * sized frames.
3621 */
3622 if (unlikely(rtl8169_fragmented_frame(status))) {
cebf8cc7
FR		 3623 dev->stats.rx_dropped++;
3624 dev->stats.rx_length_errors++;
126fa4b9 3625 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
4dcb7d33 3626 continue;
126fa4b9
FR		 3627 }
3628
1da177e4 3629 rtl8169_rx_csum(skb, desc);
bcf0bf90 3630
07d3f51f 3631 if (rtl8169_try_rx_copy(&skb, tp, pkt_size, addr)) {
b449655f
SH		 3632 pci_dma_sync_single_for_device(pdev, addr,
3633 pkt_size, PCI_DMA_FROMDEVICE);
3634 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
3635 } else {
a866bbf6 3636 pci_unmap_single(pdev, addr, tp->rx_buf_sz,
b449655f 3637 PCI_DMA_FROMDEVICE);
1da177e4
LT		 3638 tp->Rx_skbuff[entry] = NULL;
3639 }
3640
1da177e4
LT		 3641 skb_put(skb, pkt_size);
3642 skb->protocol = eth_type_trans(skb, dev);
3643
3644 if (rtl8169_rx_vlan_skb(tp, desc, skb) < 0)
865c652d 3645 netif_receive_skb(skb);
1da177e4 3646
cebf8cc7
FR		 3647 dev->stats.rx_bytes += pkt_size;
3648 dev->stats.rx_packets++;
1da177e4 3649 }
6dccd16b
FR		 3650
3651 /* Work around for AMD plateform. */
95e0918d 3652 if ((desc->opts2 & cpu_to_le32(0xfffe000)) &&
6dccd16b
FR		 3653 (tp->mac_version == RTL_GIGA_MAC_VER_05)) {
3654 desc->opts2 = 0;
3655 cur_rx++;
3656 }
1da177e4
LT		 3657 }
3658
3659 count = cur_rx - tp->cur_rx;
3660 tp->cur_rx = cur_rx;
3661
3662 delta = rtl8169_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx);
b57b7e5a 3663 if (!delta && count && netif_msg_intr(tp))
1da177e4
LT		 3664 printk(KERN_INFO "%s: no Rx buffer allocated\n", dev->name);
3665 tp->dirty_rx += delta;
3666
3667 /*
3668 * FIXME: until there is periodic timer to try and refill the ring,
3669 * a temporary shortage may definitely kill the Rx process.
3670 * - disable the asic to try and avoid an overflow and kick it again
3671 * after refill ?
3672 * - how do others driver handle this condition (Uh oh...).
3673 */
b57b7e5a 3674 if ((tp->dirty_rx + NUM_RX_DESC == tp->cur_rx) && netif_msg_intr(tp))
1da177e4
LT		 3675 printk(KERN_EMERG "%s: Rx buffers exhausted\n", dev->name);
3676
3677 return count;
3678}
3679
07d3f51f 3680static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance)
1da177e4 3681{
07d3f51f 3682 struct net_device *dev = dev_instance;
1da177e4 3683 struct rtl8169_private *tp = netdev_priv(dev);
1da177e4 3684 void __iomem *ioaddr = tp->mmio_addr;
1da177e4 3685 int handled = 0;
865c652d 3686 int status;
1da177e4 3687
f11a377b
DD		 3688 /* loop handling interrupts until we have no new ones or
3689 * we hit a invalid/hotplug case.
3690 */
865c652d 3691 status = RTL_R16(IntrStatus);
f11a377b
DD		 3692 while (status && status != 0xffff) {
3693 handled = 1;
1da177e4 3694
f11a377b
DD		 3695 /* Handle all of the error cases first. These will reset
3696 * the chip, so just exit the loop.
3697 */
3698 if (unlikely(!netif_running(dev))) {
3699 rtl8169_asic_down(ioaddr);
3700 break;
3701 }
1da177e4 3702
f11a377b
DD		 3703 /* Work around for rx fifo overflow */
3704 if (unlikely(status & RxFIFOOver) &&
3705 (tp->mac_version == RTL_GIGA_MAC_VER_11)) {
3706 netif_stop_queue(dev);
3707 rtl8169_tx_timeout(dev);
3708 break;
3709 }
1da177e4 3710
f11a377b
DD		 3711 if (unlikely(status & SYSErr)) {
3712 rtl8169_pcierr_interrupt(dev);
3713 break;
3714 }
1da177e4 3715
f11a377b
DD		 3716 if (status & LinkChg)
3717 rtl8169_check_link_status(dev, tp, ioaddr);
0e485150 3718
f11a377b
DD		 3719 /* We need to see the lastest version of tp->intr_mask to
3720 * avoid ignoring an MSI interrupt and having to wait for
3721 * another event which may never come.
3722 */
3723 smp_rmb();
3724 if (status & tp->intr_mask & tp->napi_event) {
3725 RTL_W16(IntrMask, tp->intr_event & ~tp->napi_event);
3726 tp->intr_mask = ~tp->napi_event;
3727
3728 if (likely(napi_schedule_prep(&tp->napi)))
3729 __napi_schedule(&tp->napi);
3730 else if (netif_msg_intr(tp)) {
3731 printk(KERN_INFO "%s: interrupt %04x in poll\n",
3732 dev->name, status);
3733 }
3734 }
1da177e4 3735
f11a377b
DD		 3736 /* We only get a new MSI interrupt when all active irq
3737 * sources on the chip have been acknowledged. So, ack
3738 * everything we've seen and check if new sources have become
3739 * active to avoid blocking all interrupts from the chip.
3740 */
3741 RTL_W16(IntrStatus,
3742 (status & RxFIFOOver) ? (status | RxOverflow) : status);
3743 status = RTL_R16(IntrStatus);
865c652d 3744 }
1da177e4 3745
1da177e4
LT		 3746 return IRQ_RETVAL(handled);
3747}
3748
bea3348e 3749static int rtl8169_poll(struct napi_struct *napi, int budget)
1da177e4 3750{
bea3348e
SH		 3751 struct rtl8169_private *tp = container_of(napi, struct rtl8169_private, napi);
3752 struct net_device *dev = tp->dev;
1da177e4 3753 void __iomem *ioaddr = tp->mmio_addr;
bea3348e 3754 int work_done;
1da177e4 3755
bea3348e 3756 work_done = rtl8169_rx_interrupt(dev, tp, ioaddr, (u32) budget);
1da177e4
LT		 3757 rtl8169_tx_interrupt(dev, tp, ioaddr);
3758
bea3348e 3759 if (work_done < budget) {
288379f0 3760 napi_complete(napi);
f11a377b
DD		 3761
3762 /* We need for force the visibility of tp->intr_mask
3763 * for other CPUs, as we can loose an MSI interrupt
3764 * and potentially wait for a retransmit timeout if we don't.
3765 * The posted write to IntrMask is safe, as it will
3766 * eventually make it to the chip and we won't loose anything
3767 * until it does.
1da177e4 3768 */
f11a377b 3769 tp->intr_mask = 0xffff;
1da177e4 3770 smp_wmb();
0e485150 3771 RTL_W16(IntrMask, tp->intr_event);
1da177e4
LT		 3772 }
3773
bea3348e 3774 return work_done;
1da177e4 3775}
1da177e4 3776
523a6094
FR		 3777static void rtl8169_rx_missed(struct net_device *dev, void __iomem *ioaddr)
3778{
3779 struct rtl8169_private *tp = netdev_priv(dev);
3780
3781 if (tp->mac_version > RTL_GIGA_MAC_VER_06)
3782 return;
3783
3784 dev->stats.rx_missed_errors += (RTL_R32(RxMissed) & 0xffffff);
3785 RTL_W32(RxMissed, 0);
3786}
3787
1da177e4
LT		 3788static void rtl8169_down(struct net_device *dev)
3789{
3790 struct rtl8169_private *tp = netdev_priv(dev);
3791 void __iomem *ioaddr = tp->mmio_addr;
733b736c 3792 unsigned int intrmask;
1da177e4
LT		 3793
3794 rtl8169_delete_timer(dev);
3795
3796 netif_stop_queue(dev);
3797
93dd79e8 3798 napi_disable(&tp->napi);
93dd79e8 3799
1da177e4
LT		 3800core_down:
3801 spin_lock_irq(&tp->lock);
3802
3803 rtl8169_asic_down(ioaddr);
3804
523a6094 3805 rtl8169_rx_missed(dev, ioaddr);
1da177e4
LT		 3806
3807 spin_unlock_irq(&tp->lock);
3808
3809 synchronize_irq(dev->irq);
3810
1da177e4 3811 /* Give a racing hard_start_xmit a few cycles to complete. */
fbd568a3 3812 synchronize_sched(); /* FIXME: should this be synchronize_irq()? */
1da177e4
LT		 3813
3814 /*
3815 * And now for the 50k$ question: are IRQ disabled or not ?
3816 *
3817 * Two paths lead here:
3818 * 1) dev->close
3819 * -> netif_running() is available to sync the current code and the
3820 * IRQ handler. See rtl8169_interrupt for details.
3821 * 2) dev->change_mtu
3822 * -> rtl8169_poll can not be issued again and re-enable the
3823 * interruptions. Let's simply issue the IRQ down sequence again.
733b736c
AP		 3824 *
3825 * No loop if hotpluged or major error (0xffff).
1da177e4 3826 */
733b736c
AP		 3827 intrmask = RTL_R16(IntrMask);
3828 if (intrmask && (intrmask != 0xffff))
1da177e4
LT		 3829 goto core_down;
3830
3831 rtl8169_tx_clear(tp);
3832
3833 rtl8169_rx_clear(tp);
3834}
3835
3836static int rtl8169_close(struct net_device *dev)
3837{
3838 struct rtl8169_private *tp = netdev_priv(dev);
3839 struct pci_dev *pdev = tp->pci_dev;
3840
355423d0
IV		 3841 /* update counters before going down */
3842 rtl8169_update_counters(dev);
3843
1da177e4
LT		 3844 rtl8169_down(dev);
3845
3846 free_irq(dev->irq, dev);
3847
1da177e4
LT		 3848 pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
3849 tp->RxPhyAddr);
3850 pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
3851 tp->TxPhyAddr);
3852 tp->TxDescArray = NULL;
3853 tp->RxDescArray = NULL;
3854
3855 return 0;
3856}
3857
07ce4064 3858static void rtl_set_rx_mode(struct net_device *dev)
1da177e4
LT		 3859{
3860 struct rtl8169_private *tp = netdev_priv(dev);
3861 void __iomem *ioaddr = tp->mmio_addr;
3862 unsigned long flags;
3863 u32 mc_filter[2]; /* Multicast hash filter */
07d3f51f 3864 int rx_mode;
1da177e4
LT		 3865 u32 tmp = 0;
3866
3867 if (dev->flags & IFF_PROMISC) {
3868 /* Unconditionally log net taps. */
b57b7e5a
SH		 3869 if (netif_msg_link(tp)) {
3870 printk(KERN_NOTICE "%s: Promiscuous mode enabled.\n",
3871 dev->name);
3872 }
1da177e4
LT		 3873 rx_mode =
3874 AcceptBroadcast | AcceptMulticast | AcceptMyPhys |
3875 AcceptAllPhys;
3876 mc_filter[1] = mc_filter[0] = 0xffffffff;
3877 } else if ((dev->mc_count > multicast_filter_limit)
3878 || (dev->flags & IFF_ALLMULTI)) {
3879 /* Too many to filter perfectly -- accept all multicasts. */
3880 rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys;
3881 mc_filter[1] = mc_filter[0] = 0xffffffff;
3882 } else {
3883 struct dev_mc_list *mclist;
07d3f51f
FR		 3884 unsigned int i;
3885
1da177e4
LT		 3886 rx_mode = AcceptBroadcast | AcceptMyPhys;
3887 mc_filter[1] = mc_filter[0] = 0;
3888 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
3889 i++, mclist = mclist->next) {
3890 int bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) >> 26;
3891 mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
3892 rx_mode |= AcceptMulticast;
3893 }
3894 }
3895
3896 spin_lock_irqsave(&tp->lock, flags);
3897
3898 tmp = rtl8169_rx_config | rx_mode |
3899 (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
3900
f887cce8 3901 if (tp->mac_version > RTL_GIGA_MAC_VER_06) {
1087f4f4
FR		 3902 u32 data = mc_filter[0];
3903
3904 mc_filter[0] = swab32(mc_filter[1]);
3905 mc_filter[1] = swab32(data);
bcf0bf90
FR		 3906 }
3907
1da177e4
LT		 3908 RTL_W32(MAR0 + 0, mc_filter[0]);
3909 RTL_W32(MAR0 + 4, mc_filter[1]);
3910
57a9f236
FR		 3911 RTL_W32(RxConfig, tmp);
3912
1da177e4
LT		 3913 spin_unlock_irqrestore(&tp->lock, flags);
3914}
3915
3916/**
3917 * rtl8169_get_stats - Get rtl8169 read/write statistics
3918 * @dev: The Ethernet Device to get statistics for
3919 *
3920 * Get TX/RX statistics for rtl8169
3921 */
3922static struct net_device_stats *rtl8169_get_stats(struct net_device *dev)
3923{
3924 struct rtl8169_private *tp = netdev_priv(dev);
3925 void __iomem *ioaddr = tp->mmio_addr;
3926 unsigned long flags;
3927
3928 if (netif_running(dev)) {
3929 spin_lock_irqsave(&tp->lock, flags);
523a6094 3930 rtl8169_rx_missed(dev, ioaddr);
1da177e4
LT		 3931 spin_unlock_irqrestore(&tp->lock, flags);
3932 }
5b0384f4 3933
cebf8cc7 3934 return &dev->stats;
1da177e4
LT		 3935}
3936
861ab440 3937static void rtl8169_net_suspend(struct net_device *dev)
5d06a99f 3938{
5d06a99f 3939 if (!netif_running(dev))
861ab440 3940 return;
5d06a99f
FR		 3941
3942 netif_device_detach(dev);
3943 netif_stop_queue(dev);
861ab440
RW		 3944}
3945
3946#ifdef CONFIG_PM
3947
3948static int rtl8169_suspend(struct device *device)
3949{
3950 struct pci_dev *pdev = to_pci_dev(device);
3951 struct net_device *dev = pci_get_drvdata(pdev);
5d06a99f 3952
861ab440 3953 rtl8169_net_suspend(dev);
1371fa6d 3954
5d06a99f
FR		 3955 return 0;
3956}
3957
861ab440 3958static int rtl8169_resume(struct device *device)
5d06a99f 3959{
861ab440 3960 struct pci_dev *pdev = to_pci_dev(device);
5d06a99f
FR		 3961 struct net_device *dev = pci_get_drvdata(pdev);
3962
3963 if (!netif_running(dev))
3964 goto out;
3965
3966 netif_device_attach(dev);
3967
5d06a99f
FR		 3968 rtl8169_schedule_work(dev, rtl8169_reset_task);
3969out:
3970 return 0;
3971}
3972
861ab440
RW		 3973static struct dev_pm_ops rtl8169_pm_ops = {
3974 .suspend = rtl8169_suspend,
3975 .resume = rtl8169_resume,
3976 .freeze = rtl8169_suspend,
3977 .thaw = rtl8169_resume,
3978 .poweroff = rtl8169_suspend,
3979 .restore = rtl8169_resume,
3980};
3981
3982#define RTL8169_PM_OPS (&rtl8169_pm_ops)
3983
3984#else /* !CONFIG_PM */
3985
3986#define RTL8169_PM_OPS NULL
3987
3988#endif /* !CONFIG_PM */
3989
1765f95d
FR		 3990static void rtl_shutdown(struct pci_dev *pdev)
3991{
861ab440 3992 struct net_device *dev = pci_get_drvdata(pdev);
4bb3f522 3993 struct rtl8169_private *tp = netdev_priv(dev);
3994 void __iomem *ioaddr = tp->mmio_addr;
861ab440
RW		 3995
3996 rtl8169_net_suspend(dev);
1765f95d 3997
4bb3f522 3998 spin_lock_irq(&tp->lock);
3999
4000 rtl8169_asic_down(ioaddr);
4001
4002 spin_unlock_irq(&tp->lock);
4003
861ab440 4004 if (system_state == SYSTEM_POWER_OFF) {
ca52efd5 4005 /* WoL fails with some 8168 when the receiver is disabled. */
4006 if (tp->features & RTL_FEATURE_WOL) {
4007 pci_clear_master(pdev);
4008
4009 RTL_W8(ChipCmd, CmdRxEnb);
4010 /* PCI commit */
4011 RTL_R8(ChipCmd);
4012 }
4013
861ab440
RW		 4014 pci_wake_from_d3(pdev, true);
4015 pci_set_power_state(pdev, PCI_D3hot);
4016 }
4017}
5d06a99f 4018
1da177e4
LT		 4019static struct pci_driver rtl8169_pci_driver = {
4020 .name = MODULENAME,
4021 .id_table = rtl8169_pci_tbl,
4022 .probe = rtl8169_init_one,
4023 .remove = __devexit_p(rtl8169_remove_one),
1765f95d 4024 .shutdown = rtl_shutdown,
861ab440 4025 .driver.pm = RTL8169_PM_OPS,
1da177e4
LT		 4026};
4027
07d3f51f 4028static int __init rtl8169_init_module(void)
1da177e4 4029{
29917620 4030 return pci_register_driver(&rtl8169_pci_driver);
1da177e4
LT		 4031}
4032
07d3f51f 4033static void __exit rtl8169_cleanup_module(void)
1da177e4
LT		 4034{
4035 pci_unregister_driver(&rtl8169_pci_driver);
4036}
4037
4038module_init(rtl8169_init_module);
4039module_exit(rtl8169_cleanup_module);
Linux kernel - Deliverables
This page took 0.835331 seconds and 5 git commands to generate.