Commit | Line | Data |
---|---|---|
8ceee660 BH |
1 | /**************************************************************************** |
2 | * Driver for Solarflare Solarstorm network controllers and boards | |
3 | * Copyright 2005-2006 Fen Systems Ltd. | |
906bb26c | 4 | * Copyright 2006-2009 Solarflare Communications Inc. |
8ceee660 BH |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License version 2 as published | |
8 | * by the Free Software Foundation, incorporated herein by reference. | |
9 | */ | |
10 | ||
11 | #ifndef EFX_EFX_H | |
12 | #define EFX_EFX_H | |
13 | ||
14 | #include "net_driver.h" | |
64eebcfd | 15 | #include "filter.h" |
8ceee660 BH |
16 | |
17 | /* PCI IDs */ | |
18 | #define EFX_VENDID_SFC 0x1924 | |
19 | #define FALCON_A_P_DEVID 0x0703 | |
20 | #define FALCON_A_S_DEVID 0x6703 | |
21 | #define FALCON_B_P_DEVID 0x0710 | |
8880f4ec BH |
22 | #define BETHPAGE_A_P_DEVID 0x0803 |
23 | #define SIENA_A_P_DEVID 0x0813 | |
8ceee660 | 24 | |
dc803df8 BH |
25 | /* Solarstorm controllers use BAR 0 for I/O space and BAR 2(&3) for memory */ |
26 | #define EFX_MEM_BAR 2 | |
27 | ||
8ceee660 | 28 | /* TX */ |
f5e7adc3 BH |
29 | extern int efx_probe_tx_queue(struct efx_tx_queue *tx_queue); |
30 | extern void efx_remove_tx_queue(struct efx_tx_queue *tx_queue); | |
31 | extern void efx_init_tx_queue(struct efx_tx_queue *tx_queue); | |
60031fcc | 32 | extern void efx_init_tx_queue_core_txq(struct efx_tx_queue *tx_queue); |
f5e7adc3 BH |
33 | extern void efx_fini_tx_queue(struct efx_tx_queue *tx_queue); |
34 | extern void efx_release_tx_buffers(struct efx_tx_queue *tx_queue); | |
35 | extern netdev_tx_t | |
36 | efx_hard_start_xmit(struct sk_buff *skb, struct net_device *net_dev); | |
37 | extern netdev_tx_t | |
38 | efx_enqueue_skb(struct efx_tx_queue *tx_queue, struct sk_buff *skb); | |
59cf09cc | 39 | extern void efx_xmit_done(struct efx_tx_queue *tx_queue, unsigned int index); |
8ceee660 BH |
40 | |
41 | /* RX */ | |
f5e7adc3 BH |
42 | extern int efx_probe_rx_queue(struct efx_rx_queue *rx_queue); |
43 | extern void efx_remove_rx_queue(struct efx_rx_queue *rx_queue); | |
44 | extern void efx_init_rx_queue(struct efx_rx_queue *rx_queue); | |
45 | extern void efx_fini_rx_queue(struct efx_rx_queue *rx_queue); | |
46 | extern void efx_rx_strategy(struct efx_channel *channel); | |
47 | extern void efx_fast_push_rx_descriptors(struct efx_rx_queue *rx_queue); | |
90d683af | 48 | extern void efx_rx_slow_fill(unsigned long context); |
f5e7adc3 BH |
49 | extern void __efx_rx_packet(struct efx_channel *channel, |
50 | struct efx_rx_buffer *rx_buf, bool checksummed); | |
8ceee660 | 51 | extern void efx_rx_packet(struct efx_rx_queue *rx_queue, unsigned int index, |
dc8cfa55 | 52 | unsigned int len, bool checksummed, bool discard); |
90d683af | 53 | extern void efx_schedule_slow_fill(struct efx_rx_queue *rx_queue); |
ecc910f5 SH |
54 | |
55 | #define EFX_MAX_DMAQ_SIZE 4096UL | |
56 | #define EFX_DEFAULT_DMAQ_SIZE 1024UL | |
57 | #define EFX_MIN_DMAQ_SIZE 512UL | |
58 | ||
59 | #define EFX_MAX_EVQ_SIZE 16384UL | |
60 | #define EFX_MIN_EVQ_SIZE 512UL | |
8ceee660 | 61 | |
4642610c BH |
62 | /* The smallest [rt]xq_entries that the driver supports. Callers of |
63 | * efx_wake_queue() assume that they can subsequently send at least one | |
64 | * skb. Falcon/A1 may require up to three descriptors per skb_frag. */ | |
65 | #define EFX_MIN_RING_SIZE (roundup_pow_of_two(2 * 3 * MAX_SKB_FRAGS)) | |
66 | ||
64eebcfd BH |
67 | /* Filters */ |
68 | extern int efx_probe_filters(struct efx_nic *efx); | |
69 | extern void efx_restore_filters(struct efx_nic *efx); | |
70 | extern void efx_remove_filters(struct efx_nic *efx); | |
71 | extern int efx_filter_insert_filter(struct efx_nic *efx, | |
72 | struct efx_filter_spec *spec, | |
73 | bool replace); | |
74 | extern int efx_filter_remove_filter(struct efx_nic *efx, | |
75 | struct efx_filter_spec *spec); | |
8891681a BH |
76 | extern void efx_filter_clear_rx(struct efx_nic *efx, |
77 | enum efx_filter_priority priority); | |
64eebcfd | 78 | |
8ceee660 BH |
79 | /* Channels */ |
80 | extern void efx_process_channel_now(struct efx_channel *channel); | |
4642610c BH |
81 | extern int |
82 | efx_realloc_channels(struct efx_nic *efx, u32 rxq_entries, u32 txq_entries); | |
8ceee660 BH |
83 | |
84 | /* Ports */ | |
d3245b28 BH |
85 | extern int efx_reconfigure_port(struct efx_nic *efx); |
86 | extern int __efx_reconfigure_port(struct efx_nic *efx); | |
8c8661e4 | 87 | |
f5e7adc3 | 88 | /* Ethtool support */ |
f5e7adc3 BH |
89 | extern const struct ethtool_ops efx_ethtool_ops; |
90 | ||
8c8661e4 | 91 | /* Reset handling */ |
eb9f6744 | 92 | extern int efx_reset(struct efx_nic *efx, enum reset_type method); |
d3245b28 BH |
93 | extern void efx_reset_down(struct efx_nic *efx, enum reset_type method); |
94 | extern int efx_reset_up(struct efx_nic *efx, enum reset_type method, bool ok); | |
8ceee660 BH |
95 | |
96 | /* Global */ | |
97 | extern void efx_schedule_reset(struct efx_nic *efx, enum reset_type type); | |
8ceee660 | 98 | extern void efx_init_irq_moderation(struct efx_nic *efx, int tx_usecs, |
6fb70fd1 | 99 | int rx_usecs, bool rx_adaptive); |
8ceee660 BH |
100 | |
101 | /* Dummy PHY ops for PHY drivers */ | |
102 | extern int efx_port_dummy_op_int(struct efx_nic *efx); | |
103 | extern void efx_port_dummy_op_void(struct efx_nic *efx); | |
d215697f | 104 | |
8ceee660 | 105 | |
f4150724 BH |
106 | /* MTD */ |
107 | #ifdef CONFIG_SFC_MTD | |
108 | extern int efx_mtd_probe(struct efx_nic *efx); | |
109 | extern void efx_mtd_rename(struct efx_nic *efx); | |
110 | extern void efx_mtd_remove(struct efx_nic *efx); | |
111 | #else | |
112 | static inline int efx_mtd_probe(struct efx_nic *efx) { return 0; } | |
113 | static inline void efx_mtd_rename(struct efx_nic *efx) {} | |
114 | static inline void efx_mtd_remove(struct efx_nic *efx) {} | |
115 | #endif | |
8ceee660 | 116 | |
8ceee660 BH |
117 | static inline void efx_schedule_channel(struct efx_channel *channel) |
118 | { | |
62776d03 BH |
119 | netif_vdbg(channel->efx, intr, channel->efx->net_dev, |
120 | "channel %d scheduling NAPI poll on CPU%d\n", | |
121 | channel->channel, raw_smp_processor_id()); | |
dc8cfa55 | 122 | channel->work_pending = true; |
8ceee660 | 123 | |
288379f0 | 124 | napi_schedule(&channel->napi_str); |
8ceee660 BH |
125 | } |
126 | ||
fdaa9aed | 127 | extern void efx_link_status_changed(struct efx_nic *efx); |
d3245b28 BH |
128 | extern void efx_link_set_advertising(struct efx_nic *efx, u32); |
129 | extern void efx_link_set_wanted_fc(struct efx_nic *efx, enum efx_fc_type); | |
fdaa9aed | 130 | |
8ceee660 | 131 | #endif /* EFX_EFX_H */ |