Merge branch 'master' of master.kernel.org:/pub/scm/linux/kernel/git/davem/net-2.6
[deliverable/linux.git] / drivers / net / sfc / efx.h
CommitLineData
8ceee660
BH
1/****************************************************************************
2 * Driver for Solarflare Solarstorm network controllers and boards
3 * Copyright 2005-2006 Fen Systems Ltd.
0a6f40c6 4 * Copyright 2006-2010 Solarflare Communications Inc.
8ceee660
BH
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published
8 * by the Free Software Foundation, incorporated herein by reference.
9 */
10
11#ifndef EFX_EFX_H
12#define EFX_EFX_H
13
14#include "net_driver.h"
64eebcfd 15#include "filter.h"
8ceee660
BH
16
17/* PCI IDs */
18#define EFX_VENDID_SFC 0x1924
19#define FALCON_A_P_DEVID 0x0703
20#define FALCON_A_S_DEVID 0x6703
21#define FALCON_B_P_DEVID 0x0710
8880f4ec
BH
22#define BETHPAGE_A_P_DEVID 0x0803
23#define SIENA_A_P_DEVID 0x0813
8ceee660 24
dc803df8
BH
25/* Solarstorm controllers use BAR 0 for I/O space and BAR 2(&3) for memory */
26#define EFX_MEM_BAR 2
27
8ceee660 28/* TX */
f5e7adc3
BH
29extern int efx_probe_tx_queue(struct efx_tx_queue *tx_queue);
30extern void efx_remove_tx_queue(struct efx_tx_queue *tx_queue);
31extern void efx_init_tx_queue(struct efx_tx_queue *tx_queue);
60031fcc 32extern void efx_init_tx_queue_core_txq(struct efx_tx_queue *tx_queue);
f5e7adc3
BH
33extern void efx_fini_tx_queue(struct efx_tx_queue *tx_queue);
34extern void efx_release_tx_buffers(struct efx_tx_queue *tx_queue);
35extern netdev_tx_t
36efx_hard_start_xmit(struct sk_buff *skb, struct net_device *net_dev);
37extern netdev_tx_t
38efx_enqueue_skb(struct efx_tx_queue *tx_queue, struct sk_buff *skb);
59cf09cc 39extern void efx_xmit_done(struct efx_tx_queue *tx_queue, unsigned int index);
94b274bf 40extern int efx_setup_tc(struct net_device *net_dev, u8 num_tc);
8ceee660
BH
41
42/* RX */
f5e7adc3
BH
43extern int efx_probe_rx_queue(struct efx_rx_queue *rx_queue);
44extern void efx_remove_rx_queue(struct efx_rx_queue *rx_queue);
45extern void efx_init_rx_queue(struct efx_rx_queue *rx_queue);
46extern void efx_fini_rx_queue(struct efx_rx_queue *rx_queue);
47extern void efx_rx_strategy(struct efx_channel *channel);
48extern void efx_fast_push_rx_descriptors(struct efx_rx_queue *rx_queue);
90d683af 49extern void efx_rx_slow_fill(unsigned long context);
f5e7adc3
BH
50extern void __efx_rx_packet(struct efx_channel *channel,
51 struct efx_rx_buffer *rx_buf, bool checksummed);
8ceee660 52extern void efx_rx_packet(struct efx_rx_queue *rx_queue, unsigned int index,
dc8cfa55 53 unsigned int len, bool checksummed, bool discard);
90d683af 54extern void efx_schedule_slow_fill(struct efx_rx_queue *rx_queue);
ecc910f5
SH
55
56#define EFX_MAX_DMAQ_SIZE 4096UL
57#define EFX_DEFAULT_DMAQ_SIZE 1024UL
58#define EFX_MIN_DMAQ_SIZE 512UL
59
60#define EFX_MAX_EVQ_SIZE 16384UL
61#define EFX_MIN_EVQ_SIZE 512UL
8ceee660 62
4642610c
BH
63/* The smallest [rt]xq_entries that the driver supports. Callers of
64 * efx_wake_queue() assume that they can subsequently send at least one
65 * skb. Falcon/A1 may require up to three descriptors per skb_frag. */
66#define EFX_MIN_RING_SIZE (roundup_pow_of_two(2 * 3 * MAX_SKB_FRAGS))
67
64eebcfd
BH
68/* Filters */
69extern int efx_probe_filters(struct efx_nic *efx);
70extern void efx_restore_filters(struct efx_nic *efx);
71extern void efx_remove_filters(struct efx_nic *efx);
72extern int efx_filter_insert_filter(struct efx_nic *efx,
73 struct efx_filter_spec *spec,
74 bool replace);
75extern int efx_filter_remove_filter(struct efx_nic *efx,
76 struct efx_filter_spec *spec);
8891681a
BH
77extern void efx_filter_clear_rx(struct efx_nic *efx,
78 enum efx_filter_priority priority);
64d8ad6d
BH
79#ifdef CONFIG_RFS_ACCEL
80extern int efx_filter_rfs(struct net_device *net_dev, const struct sk_buff *skb,
81 u16 rxq_index, u32 flow_id);
82extern bool __efx_filter_rfs_expire(struct efx_nic *efx, unsigned quota);
83static inline void efx_filter_rfs_expire(struct efx_channel *channel)
84{
85 if (channel->rfs_filters_added >= 60 &&
86 __efx_filter_rfs_expire(channel->efx, 100))
87 channel->rfs_filters_added -= 60;
88}
89#define efx_filter_rfs_enabled() 1
90#else
91static inline void efx_filter_rfs_expire(struct efx_channel *channel) {}
92#define efx_filter_rfs_enabled() 0
93#endif
64eebcfd 94
8ceee660
BH
95/* Channels */
96extern void efx_process_channel_now(struct efx_channel *channel);
4642610c
BH
97extern int
98efx_realloc_channels(struct efx_nic *efx, u32 rxq_entries, u32 txq_entries);
8ceee660
BH
99
100/* Ports */
d3245b28
BH
101extern int efx_reconfigure_port(struct efx_nic *efx);
102extern int __efx_reconfigure_port(struct efx_nic *efx);
8c8661e4 103
f5e7adc3 104/* Ethtool support */
f5e7adc3
BH
105extern const struct ethtool_ops efx_ethtool_ops;
106
8c8661e4 107/* Reset handling */
eb9f6744 108extern int efx_reset(struct efx_nic *efx, enum reset_type method);
d3245b28
BH
109extern void efx_reset_down(struct efx_nic *efx, enum reset_type method);
110extern int efx_reset_up(struct efx_nic *efx, enum reset_type method, bool ok);
8ceee660
BH
111
112/* Global */
113extern void efx_schedule_reset(struct efx_nic *efx, enum reset_type type);
8ceee660 114extern void efx_init_irq_moderation(struct efx_nic *efx, int tx_usecs,
6fb70fd1 115 int rx_usecs, bool rx_adaptive);
8ceee660
BH
116
117/* Dummy PHY ops for PHY drivers */
118extern int efx_port_dummy_op_int(struct efx_nic *efx);
119extern void efx_port_dummy_op_void(struct efx_nic *efx);
d215697f 120
8ceee660 121
f4150724
BH
122/* MTD */
123#ifdef CONFIG_SFC_MTD
124extern int efx_mtd_probe(struct efx_nic *efx);
125extern void efx_mtd_rename(struct efx_nic *efx);
126extern void efx_mtd_remove(struct efx_nic *efx);
127#else
128static inline int efx_mtd_probe(struct efx_nic *efx) { return 0; }
129static inline void efx_mtd_rename(struct efx_nic *efx) {}
130static inline void efx_mtd_remove(struct efx_nic *efx) {}
131#endif
8ceee660 132
8ceee660
BH
133static inline void efx_schedule_channel(struct efx_channel *channel)
134{
62776d03
BH
135 netif_vdbg(channel->efx, intr, channel->efx->net_dev,
136 "channel %d scheduling NAPI poll on CPU%d\n",
137 channel->channel, raw_smp_processor_id());
dc8cfa55 138 channel->work_pending = true;
8ceee660 139
288379f0 140 napi_schedule(&channel->napi_str);
8ceee660
BH
141}
142
fdaa9aed 143extern void efx_link_status_changed(struct efx_nic *efx);
d3245b28
BH
144extern void efx_link_set_advertising(struct efx_nic *efx, u32);
145extern void efx_link_set_wanted_fc(struct efx_nic *efx, enum efx_fc_type);
fdaa9aed 146
8ceee660 147#endif /* EFX_EFX_H */
This page took 0.40926 seconds and 5 git commands to generate.