Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * This code is derived from the VIA reference driver (copyright message | |
3 | * below) provided to Red Hat by VIA Networking Technologies, Inc. for | |
4 | * addition to the Linux kernel. | |
5 | * | |
6 | * The code has been merged into one source file, cleaned up to follow | |
7 | * Linux coding style, ported to the Linux 2.6 kernel tree and cleaned | |
8 | * for 64bit hardware platforms. | |
9 | * | |
10 | * TODO | |
1da177e4 | 11 | * rx_copybreak/alignment |
1da177e4 LT |
12 | * More testing |
13 | * | |
113aa838 | 14 | * The changes are (c) Copyright 2004, Red Hat Inc. <alan@lxorguk.ukuu.org.uk> |
1da177e4 LT |
15 | * Additional fixes and clean up: Francois Romieu |
16 | * | |
17 | * This source has not been verified for use in safety critical systems. | |
18 | * | |
19 | * Please direct queries about the revamped driver to the linux-kernel | |
20 | * list not VIA. | |
21 | * | |
22 | * Original code: | |
23 | * | |
24 | * Copyright (c) 1996, 2003 VIA Networking Technologies, Inc. | |
25 | * All rights reserved. | |
26 | * | |
27 | * This software may be redistributed and/or modified under | |
28 | * the terms of the GNU General Public License as published by the Free | |
29 | * Software Foundation; either version 2 of the License, or | |
30 | * any later version. | |
31 | * | |
32 | * This program is distributed in the hope that it will be useful, but | |
33 | * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
34 | * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
35 | * for more details. | |
36 | * | |
37 | * Author: Chuang Liang-Shing, AJ Jiang | |
38 | * | |
39 | * Date: Jan 24, 2003 | |
40 | * | |
41 | * MODULE_LICENSE("GPL"); | |
42 | * | |
43 | */ | |
44 | ||
45 | ||
46 | #include <linux/module.h> | |
47 | #include <linux/types.h> | |
73b54688 | 48 | #include <linux/bitops.h> |
1da177e4 LT |
49 | #include <linux/init.h> |
50 | #include <linux/mm.h> | |
51 | #include <linux/errno.h> | |
52 | #include <linux/ioport.h> | |
53 | #include <linux/pci.h> | |
54 | #include <linux/kernel.h> | |
55 | #include <linux/netdevice.h> | |
56 | #include <linux/etherdevice.h> | |
57 | #include <linux/skbuff.h> | |
58 | #include <linux/delay.h> | |
59 | #include <linux/timer.h> | |
60 | #include <linux/slab.h> | |
61 | #include <linux/interrupt.h> | |
1da177e4 LT |
62 | #include <linux/string.h> |
63 | #include <linux/wait.h> | |
c4067400 | 64 | #include <linux/io.h> |
1da177e4 | 65 | #include <linux/if.h> |
c4067400 | 66 | #include <linux/uaccess.h> |
1da177e4 LT |
67 | #include <linux/proc_fs.h> |
68 | #include <linux/inetdevice.h> | |
69 | #include <linux/reboot.h> | |
70 | #include <linux/ethtool.h> | |
71 | #include <linux/mii.h> | |
72 | #include <linux/in.h> | |
73 | #include <linux/if_arp.h> | |
501e4d24 | 74 | #include <linux/if_vlan.h> |
1da177e4 LT |
75 | #include <linux/ip.h> |
76 | #include <linux/tcp.h> | |
77 | #include <linux/udp.h> | |
78 | #include <linux/crc-ccitt.h> | |
79 | #include <linux/crc32.h> | |
80 | ||
81 | #include "via-velocity.h" | |
82 | ||
83 | ||
c4067400 | 84 | static int velocity_nics; |
1da177e4 LT |
85 | static int msglevel = MSG_LEVEL_INFO; |
86 | ||
01faccbf SH |
87 | /** |
88 | * mac_get_cam_mask - Read a CAM mask | |
89 | * @regs: register block for this velocity | |
90 | * @mask: buffer to store mask | |
91 | * | |
92 | * Fetch the mask bits of the selected CAM and store them into the | |
93 | * provided mask buffer. | |
94 | */ | |
c4067400 | 95 | static void mac_get_cam_mask(struct mac_regs __iomem *regs, u8 *mask) |
01faccbf SH |
96 | { |
97 | int i; | |
98 | ||
99 | /* Select CAM mask */ | |
100 | BYTE_REG_BITS_SET(CAMCR_PS_CAM_MASK, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
101 | ||
102 | writeb(0, ®s->CAMADDR); | |
103 | ||
104 | /* read mask */ | |
105 | for (i = 0; i < 8; i++) | |
106 | *mask++ = readb(&(regs->MARCAM[i])); | |
107 | ||
108 | /* disable CAMEN */ | |
109 | writeb(0, ®s->CAMADDR); | |
110 | ||
111 | /* Select mar */ | |
112 | BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
01faccbf SH |
113 | } |
114 | ||
115 | ||
116 | /** | |
117 | * mac_set_cam_mask - Set a CAM mask | |
118 | * @regs: register block for this velocity | |
119 | * @mask: CAM mask to load | |
120 | * | |
121 | * Store a new mask into a CAM | |
122 | */ | |
c4067400 | 123 | static void mac_set_cam_mask(struct mac_regs __iomem *regs, u8 *mask) |
01faccbf SH |
124 | { |
125 | int i; | |
126 | /* Select CAM mask */ | |
127 | BYTE_REG_BITS_SET(CAMCR_PS_CAM_MASK, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
128 | ||
129 | writeb(CAMADDR_CAMEN, ®s->CAMADDR); | |
130 | ||
c4067400 | 131 | for (i = 0; i < 8; i++) |
01faccbf | 132 | writeb(*mask++, &(regs->MARCAM[i])); |
c4067400 | 133 | |
01faccbf SH |
134 | /* disable CAMEN */ |
135 | writeb(0, ®s->CAMADDR); | |
136 | ||
137 | /* Select mar */ | |
138 | BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
139 | } | |
140 | ||
c4067400 | 141 | static void mac_set_vlan_cam_mask(struct mac_regs __iomem *regs, u8 *mask) |
01faccbf SH |
142 | { |
143 | int i; | |
144 | /* Select CAM mask */ | |
145 | BYTE_REG_BITS_SET(CAMCR_PS_CAM_MASK, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
146 | ||
147 | writeb(CAMADDR_CAMEN | CAMADDR_VCAMSL, ®s->CAMADDR); | |
148 | ||
c4067400 | 149 | for (i = 0; i < 8; i++) |
01faccbf | 150 | writeb(*mask++, &(regs->MARCAM[i])); |
c4067400 | 151 | |
01faccbf SH |
152 | /* disable CAMEN */ |
153 | writeb(0, ®s->CAMADDR); | |
154 | ||
155 | /* Select mar */ | |
156 | BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
157 | } | |
158 | ||
159 | /** | |
160 | * mac_set_cam - set CAM data | |
161 | * @regs: register block of this velocity | |
162 | * @idx: Cam index | |
163 | * @addr: 2 or 6 bytes of CAM data | |
164 | * | |
165 | * Load an address or vlan tag into a CAM | |
166 | */ | |
c4067400 | 167 | static void mac_set_cam(struct mac_regs __iomem *regs, int idx, const u8 *addr) |
01faccbf SH |
168 | { |
169 | int i; | |
170 | ||
171 | /* Select CAM mask */ | |
172 | BYTE_REG_BITS_SET(CAMCR_PS_CAM_DATA, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
173 | ||
174 | idx &= (64 - 1); | |
175 | ||
176 | writeb(CAMADDR_CAMEN | idx, ®s->CAMADDR); | |
177 | ||
c4067400 | 178 | for (i = 0; i < 6; i++) |
01faccbf | 179 | writeb(*addr++, &(regs->MARCAM[i])); |
c4067400 | 180 | |
01faccbf SH |
181 | BYTE_REG_BITS_ON(CAMCR_CAMWR, ®s->CAMCR); |
182 | ||
183 | udelay(10); | |
184 | ||
185 | writeb(0, ®s->CAMADDR); | |
186 | ||
187 | /* Select mar */ | |
188 | BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
189 | } | |
190 | ||
c4067400 | 191 | static void mac_set_vlan_cam(struct mac_regs __iomem *regs, int idx, |
01faccbf SH |
192 | const u8 *addr) |
193 | { | |
194 | ||
195 | /* Select CAM mask */ | |
196 | BYTE_REG_BITS_SET(CAMCR_PS_CAM_DATA, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
197 | ||
198 | idx &= (64 - 1); | |
199 | ||
200 | writeb(CAMADDR_CAMEN | CAMADDR_VCAMSL | idx, ®s->CAMADDR); | |
201 | writew(*((u16 *) addr), ®s->MARCAM[0]); | |
202 | ||
203 | BYTE_REG_BITS_ON(CAMCR_CAMWR, ®s->CAMCR); | |
204 | ||
205 | udelay(10); | |
206 | ||
207 | writeb(0, ®s->CAMADDR); | |
208 | ||
209 | /* Select mar */ | |
210 | BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, ®s->CAMCR); | |
211 | } | |
212 | ||
213 | ||
214 | /** | |
215 | * mac_wol_reset - reset WOL after exiting low power | |
216 | * @regs: register block of this velocity | |
217 | * | |
218 | * Called after we drop out of wake on lan mode in order to | |
219 | * reset the Wake on lan features. This function doesn't restore | |
220 | * the rest of the logic from the result of sleep/wakeup | |
221 | */ | |
c4067400 | 222 | static void mac_wol_reset(struct mac_regs __iomem *regs) |
01faccbf SH |
223 | { |
224 | ||
225 | /* Turn off SWPTAG right after leaving power mode */ | |
226 | BYTE_REG_BITS_OFF(STICKHW_SWPTAG, ®s->STICKHW); | |
227 | /* clear sticky bits */ | |
228 | BYTE_REG_BITS_OFF((STICKHW_DS1 | STICKHW_DS0), ®s->STICKHW); | |
229 | ||
230 | BYTE_REG_BITS_OFF(CHIPGCR_FCGMII, ®s->CHIPGCR); | |
231 | BYTE_REG_BITS_OFF(CHIPGCR_FCMODE, ®s->CHIPGCR); | |
232 | /* disable force PME-enable */ | |
233 | writeb(WOLCFG_PMEOVR, ®s->WOLCFGClr); | |
234 | /* disable power-event config bit */ | |
235 | writew(0xFFFF, ®s->WOLCRClr); | |
236 | /* clear power status */ | |
237 | writew(0xFFFF, ®s->WOLSRClr); | |
238 | } | |
1da177e4 | 239 | |
7282d491 | 240 | static const struct ethtool_ops velocity_ethtool_ops; |
1da177e4 LT |
241 | |
242 | /* | |
243 | Define module options | |
244 | */ | |
245 | ||
246 | MODULE_AUTHOR("VIA Networking Technologies, Inc."); | |
247 | MODULE_LICENSE("GPL"); | |
248 | MODULE_DESCRIPTION("VIA Networking Velocity Family Gigabit Ethernet Adapter Driver"); | |
249 | ||
c4067400 DJ |
250 | #define VELOCITY_PARAM(N, D) \ |
251 | static int N[MAX_UNITS] = OPTION_DEFAULT;\ | |
1da177e4 | 252 | module_param_array(N, int, NULL, 0); \ |
c4067400 | 253 | MODULE_PARM_DESC(N, D); |
1da177e4 LT |
254 | |
255 | #define RX_DESC_MIN 64 | |
256 | #define RX_DESC_MAX 255 | |
257 | #define RX_DESC_DEF 64 | |
258 | VELOCITY_PARAM(RxDescriptors, "Number of receive descriptors"); | |
259 | ||
260 | #define TX_DESC_MIN 16 | |
261 | #define TX_DESC_MAX 256 | |
262 | #define TX_DESC_DEF 64 | |
263 | VELOCITY_PARAM(TxDescriptors, "Number of transmit descriptors"); | |
264 | ||
1da177e4 LT |
265 | #define RX_THRESH_MIN 0 |
266 | #define RX_THRESH_MAX 3 | |
267 | #define RX_THRESH_DEF 0 | |
268 | /* rx_thresh[] is used for controlling the receive fifo threshold. | |
269 | 0: indicate the rxfifo threshold is 128 bytes. | |
270 | 1: indicate the rxfifo threshold is 512 bytes. | |
271 | 2: indicate the rxfifo threshold is 1024 bytes. | |
272 | 3: indicate the rxfifo threshold is store & forward. | |
273 | */ | |
274 | VELOCITY_PARAM(rx_thresh, "Receive fifo threshold"); | |
275 | ||
276 | #define DMA_LENGTH_MIN 0 | |
277 | #define DMA_LENGTH_MAX 7 | |
2a5774f7 | 278 | #define DMA_LENGTH_DEF 6 |
1da177e4 LT |
279 | |
280 | /* DMA_length[] is used for controlling the DMA length | |
281 | 0: 8 DWORDs | |
282 | 1: 16 DWORDs | |
283 | 2: 32 DWORDs | |
284 | 3: 64 DWORDs | |
285 | 4: 128 DWORDs | |
286 | 5: 256 DWORDs | |
287 | 6: SF(flush till emply) | |
288 | 7: SF(flush till emply) | |
289 | */ | |
290 | VELOCITY_PARAM(DMA_length, "DMA length"); | |
291 | ||
1da177e4 LT |
292 | #define IP_ALIG_DEF 0 |
293 | /* IP_byte_align[] is used for IP header DWORD byte aligned | |
294 | 0: indicate the IP header won't be DWORD byte aligned.(Default) . | |
295 | 1: indicate the IP header will be DWORD byte aligned. | |
25985edc | 296 | In some environment, the IP header should be DWORD byte aligned, |
1da177e4 LT |
297 | or the packet will be droped when we receive it. (eg: IPVS) |
298 | */ | |
299 | VELOCITY_PARAM(IP_byte_align, "Enable IP header dword aligned"); | |
300 | ||
1da177e4 LT |
301 | #define FLOW_CNTL_DEF 1 |
302 | #define FLOW_CNTL_MIN 1 | |
303 | #define FLOW_CNTL_MAX 5 | |
304 | ||
305 | /* flow_control[] is used for setting the flow control ability of NIC. | |
306 | 1: hardware deafult - AUTO (default). Use Hardware default value in ANAR. | |
307 | 2: enable TX flow control. | |
308 | 3: enable RX flow control. | |
309 | 4: enable RX/TX flow control. | |
310 | 5: disable | |
311 | */ | |
312 | VELOCITY_PARAM(flow_control, "Enable flow control ability"); | |
313 | ||
314 | #define MED_LNK_DEF 0 | |
315 | #define MED_LNK_MIN 0 | |
15419227 | 316 | #define MED_LNK_MAX 5 |
1da177e4 LT |
317 | /* speed_duplex[] is used for setting the speed and duplex mode of NIC. |
318 | 0: indicate autonegotiation for both speed and duplex mode | |
319 | 1: indicate 100Mbps half duplex mode | |
320 | 2: indicate 100Mbps full duplex mode | |
321 | 3: indicate 10Mbps half duplex mode | |
322 | 4: indicate 10Mbps full duplex mode | |
15419227 | 323 | 5: indicate 1000Mbps full duplex mode |
1da177e4 LT |
324 | |
325 | Note: | |
c4067400 DJ |
326 | if EEPROM have been set to the force mode, this option is ignored |
327 | by driver. | |
1da177e4 LT |
328 | */ |
329 | VELOCITY_PARAM(speed_duplex, "Setting the speed and duplex mode"); | |
330 | ||
331 | #define VAL_PKT_LEN_DEF 0 | |
332 | /* ValPktLen[] is used for setting the checksum offload ability of NIC. | |
333 | 0: Receive frame with invalid layer 2 length (Default) | |
334 | 1: Drop frame with invalid layer 2 length | |
335 | */ | |
336 | VELOCITY_PARAM(ValPktLen, "Receiving or Drop invalid 802.3 frame"); | |
337 | ||
338 | #define WOL_OPT_DEF 0 | |
339 | #define WOL_OPT_MIN 0 | |
340 | #define WOL_OPT_MAX 7 | |
341 | /* wol_opts[] is used for controlling wake on lan behavior. | |
342 | 0: Wake up if recevied a magic packet. (Default) | |
343 | 1: Wake up if link status is on/off. | |
344 | 2: Wake up if recevied an arp packet. | |
345 | 4: Wake up if recevied any unicast packet. | |
346 | Those value can be sumed up to support more than one option. | |
347 | */ | |
348 | VELOCITY_PARAM(wol_opts, "Wake On Lan options"); | |
349 | ||
1da177e4 LT |
350 | static int rx_copybreak = 200; |
351 | module_param(rx_copybreak, int, 0644); | |
352 | MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames"); | |
353 | ||
1da177e4 LT |
354 | /* |
355 | * Internal board variants. At the moment we have only one | |
356 | */ | |
4f14b92f | 357 | static struct velocity_info_tbl chip_info_table[] = { |
cabb7667 JG |
358 | {CHIP_TYPE_VT6110, "VIA Networking Velocity Family Gigabit Ethernet Adapter", 1, 0x00FFFFFFUL}, |
359 | { } | |
1da177e4 LT |
360 | }; |
361 | ||
362 | /* | |
363 | * Describe the PCI device identifiers that we support in this | |
364 | * device driver. Used for hotplug autoloading. | |
365 | */ | |
a3aa1884 | 366 | static DEFINE_PCI_DEVICE_TABLE(velocity_id_table) = { |
e54f4893 JG |
367 | { PCI_DEVICE(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_612X) }, |
368 | { } | |
1da177e4 LT |
369 | }; |
370 | ||
371 | MODULE_DEVICE_TABLE(pci, velocity_id_table); | |
372 | ||
373 | /** | |
374 | * get_chip_name - identifier to name | |
375 | * @id: chip identifier | |
376 | * | |
377 | * Given a chip identifier return a suitable description. Returns | |
378 | * a pointer a static string valid while the driver is loaded. | |
379 | */ | |
01faccbf | 380 | static const char __devinit *get_chip_name(enum chip_type chip_id) |
1da177e4 LT |
381 | { |
382 | int i; | |
383 | for (i = 0; chip_info_table[i].name != NULL; i++) | |
384 | if (chip_info_table[i].chip_id == chip_id) | |
385 | break; | |
386 | return chip_info_table[i].name; | |
387 | } | |
388 | ||
389 | /** | |
390 | * velocity_remove1 - device unplug | |
391 | * @pdev: PCI device being removed | |
392 | * | |
393 | * Device unload callback. Called on an unplug or on module | |
394 | * unload for each active device that is present. Disconnects | |
395 | * the device from the network layer and frees all the resources | |
396 | */ | |
1da177e4 LT |
397 | static void __devexit velocity_remove1(struct pci_dev *pdev) |
398 | { | |
399 | struct net_device *dev = pci_get_drvdata(pdev); | |
8ab6f3f7 | 400 | struct velocity_info *vptr = netdev_priv(dev); |
1da177e4 | 401 | |
1da177e4 LT |
402 | unregister_netdev(dev); |
403 | iounmap(vptr->mac_regs); | |
404 | pci_release_regions(pdev); | |
405 | pci_disable_device(pdev); | |
406 | pci_set_drvdata(pdev, NULL); | |
407 | free_netdev(dev); | |
408 | ||
409 | velocity_nics--; | |
410 | } | |
411 | ||
412 | /** | |
413 | * velocity_set_int_opt - parser for integer options | |
414 | * @opt: pointer to option value | |
415 | * @val: value the user requested (or -1 for default) | |
416 | * @min: lowest value allowed | |
417 | * @max: highest value allowed | |
418 | * @def: default value | |
419 | * @name: property name | |
420 | * @dev: device name | |
421 | * | |
422 | * Set an integer property in the module options. This function does | |
423 | * all the verification and checking as well as reporting so that | |
424 | * we don't duplicate code for each option. | |
425 | */ | |
07b5f6a6 | 426 | static void __devinit velocity_set_int_opt(int *opt, int val, int min, int max, int def, char *name, const char *devname) |
1da177e4 LT |
427 | { |
428 | if (val == -1) | |
429 | *opt = def; | |
430 | else if (val < min || val > max) { | |
431 | VELOCITY_PRT(MSG_LEVEL_INFO, KERN_NOTICE "%s: the value of parameter %s is invalid, the valid range is (%d-%d)\n", | |
432 | devname, name, min, max); | |
433 | *opt = def; | |
434 | } else { | |
435 | VELOCITY_PRT(MSG_LEVEL_INFO, KERN_INFO "%s: set value of parameter %s to %d\n", | |
436 | devname, name, val); | |
437 | *opt = val; | |
438 | } | |
439 | } | |
440 | ||
441 | /** | |
442 | * velocity_set_bool_opt - parser for boolean options | |
443 | * @opt: pointer to option value | |
444 | * @val: value the user requested (or -1 for default) | |
445 | * @def: default value (yes/no) | |
446 | * @flag: numeric value to set for true. | |
447 | * @name: property name | |
448 | * @dev: device name | |
449 | * | |
450 | * Set a boolean property in the module options. This function does | |
451 | * all the verification and checking as well as reporting so that | |
452 | * we don't duplicate code for each option. | |
453 | */ | |
c4067400 | 454 | static void __devinit velocity_set_bool_opt(u32 *opt, int val, int def, u32 flag, char *name, const char *devname) |
1da177e4 LT |
455 | { |
456 | (*opt) &= (~flag); | |
457 | if (val == -1) | |
458 | *opt |= (def ? flag : 0); | |
459 | else if (val < 0 || val > 1) { | |
6aa20a22 | 460 | printk(KERN_NOTICE "%s: the value of parameter %s is invalid, the valid range is (0-1)\n", |
1da177e4 LT |
461 | devname, name); |
462 | *opt |= (def ? flag : 0); | |
463 | } else { | |
6aa20a22 | 464 | printk(KERN_INFO "%s: set parameter %s to %s\n", |
1da177e4 LT |
465 | devname, name, val ? "TRUE" : "FALSE"); |
466 | *opt |= (val ? flag : 0); | |
467 | } | |
468 | } | |
469 | ||
470 | /** | |
471 | * velocity_get_options - set options on device | |
472 | * @opts: option structure for the device | |
473 | * @index: index of option to use in module options array | |
474 | * @devname: device name | |
475 | * | |
476 | * Turn the module and command options into a single structure | |
477 | * for the current device | |
478 | */ | |
07b5f6a6 | 479 | static void __devinit velocity_get_options(struct velocity_opt *opts, int index, const char *devname) |
1da177e4 LT |
480 | { |
481 | ||
482 | velocity_set_int_opt(&opts->rx_thresh, rx_thresh[index], RX_THRESH_MIN, RX_THRESH_MAX, RX_THRESH_DEF, "rx_thresh", devname); | |
483 | velocity_set_int_opt(&opts->DMA_length, DMA_length[index], DMA_LENGTH_MIN, DMA_LENGTH_MAX, DMA_LENGTH_DEF, "DMA_length", devname); | |
484 | velocity_set_int_opt(&opts->numrx, RxDescriptors[index], RX_DESC_MIN, RX_DESC_MAX, RX_DESC_DEF, "RxDescriptors", devname); | |
485 | velocity_set_int_opt(&opts->numtx, TxDescriptors[index], TX_DESC_MIN, TX_DESC_MAX, TX_DESC_DEF, "TxDescriptors", devname); | |
501e4d24 | 486 | |
1da177e4 LT |
487 | velocity_set_int_opt(&opts->flow_cntl, flow_control[index], FLOW_CNTL_MIN, FLOW_CNTL_MAX, FLOW_CNTL_DEF, "flow_control", devname); |
488 | velocity_set_bool_opt(&opts->flags, IP_byte_align[index], IP_ALIG_DEF, VELOCITY_FLAGS_IP_ALIGN, "IP_byte_align", devname); | |
489 | velocity_set_bool_opt(&opts->flags, ValPktLen[index], VAL_PKT_LEN_DEF, VELOCITY_FLAGS_VAL_PKT_LEN, "ValPktLen", devname); | |
490 | velocity_set_int_opt((int *) &opts->spd_dpx, speed_duplex[index], MED_LNK_MIN, MED_LNK_MAX, MED_LNK_DEF, "Media link mode", devname); | |
491 | velocity_set_int_opt((int *) &opts->wol_opts, wol_opts[index], WOL_OPT_MIN, WOL_OPT_MAX, WOL_OPT_DEF, "Wake On Lan options", devname); | |
1da177e4 LT |
492 | opts->numrx = (opts->numrx & ~3); |
493 | } | |
494 | ||
495 | /** | |
496 | * velocity_init_cam_filter - initialise CAM | |
497 | * @vptr: velocity to program | |
498 | * | |
499 | * Initialize the content addressable memory used for filters. Load | |
500 | * appropriately according to the presence of VLAN | |
501 | */ | |
1da177e4 LT |
502 | static void velocity_init_cam_filter(struct velocity_info *vptr) |
503 | { | |
c4067400 | 504 | struct mac_regs __iomem *regs = vptr->mac_regs; |
73b54688 | 505 | unsigned int vid, i = 0; |
1da177e4 LT |
506 | |
507 | /* Turn on MCFG_PQEN, turn off MCFG_RTGOPT */ | |
508 | WORD_REG_BITS_SET(MCFG_PQEN, MCFG_RTGOPT, ®s->MCFG); | |
509 | WORD_REG_BITS_ON(MCFG_VIDFR, ®s->MCFG); | |
510 | ||
511 | /* Disable all CAMs */ | |
512 | memset(vptr->vCAMmask, 0, sizeof(u8) * 8); | |
513 | memset(vptr->mCAMmask, 0, sizeof(u8) * 8); | |
01faccbf SH |
514 | mac_set_vlan_cam_mask(regs, vptr->vCAMmask); |
515 | mac_set_cam_mask(regs, vptr->mCAMmask); | |
1da177e4 | 516 | |
d4f73c8e | 517 | /* Enable VCAMs */ |
1da177e4 | 518 | |
73b54688 JP |
519 | if (test_bit(0, vptr->active_vlans)) |
520 | WORD_REG_BITS_ON(MCFG_RTGOPT, ®s->MCFG); | |
d4f73c8e | 521 | |
73b54688 JP |
522 | for_each_set_bit(vid, vptr->active_vlans, VLAN_N_VID) { |
523 | mac_set_vlan_cam(regs, i, (u8 *) &vid); | |
524 | vptr->vCAMmask[i / 8] |= 0x1 << (i % 8); | |
525 | if (++i >= VCAM_SIZE) | |
526 | break; | |
527 | } | |
528 | mac_set_vlan_cam_mask(regs, vptr->vCAMmask); | |
d4f73c8e FR |
529 | } |
530 | ||
501e4d24 SH |
531 | static void velocity_vlan_rx_add_vid(struct net_device *dev, unsigned short vid) |
532 | { | |
533 | struct velocity_info *vptr = netdev_priv(dev); | |
534 | ||
c4067400 | 535 | spin_lock_irq(&vptr->lock); |
73b54688 | 536 | set_bit(vid, vptr->active_vlans); |
501e4d24 | 537 | velocity_init_cam_filter(vptr); |
c4067400 | 538 | spin_unlock_irq(&vptr->lock); |
501e4d24 SH |
539 | } |
540 | ||
541 | static void velocity_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid) | |
542 | { | |
543 | struct velocity_info *vptr = netdev_priv(dev); | |
544 | ||
c4067400 | 545 | spin_lock_irq(&vptr->lock); |
73b54688 | 546 | clear_bit(vid, vptr->active_vlans); |
501e4d24 | 547 | velocity_init_cam_filter(vptr); |
c4067400 | 548 | spin_unlock_irq(&vptr->lock); |
501e4d24 SH |
549 | } |
550 | ||
3c4dc711 FR |
551 | static void velocity_init_rx_ring_indexes(struct velocity_info *vptr) |
552 | { | |
553 | vptr->rx.dirty = vptr->rx.filled = vptr->rx.curr = 0; | |
554 | } | |
501e4d24 | 555 | |
1da177e4 LT |
556 | /** |
557 | * velocity_rx_reset - handle a receive reset | |
558 | * @vptr: velocity we are resetting | |
559 | * | |
560 | * Reset the ownership and status for the receive ring side. | |
561 | * Hand all the receive queue to the NIC. | |
562 | */ | |
1da177e4 LT |
563 | static void velocity_rx_reset(struct velocity_info *vptr) |
564 | { | |
565 | ||
c4067400 | 566 | struct mac_regs __iomem *regs = vptr->mac_regs; |
1da177e4 LT |
567 | int i; |
568 | ||
3c4dc711 | 569 | velocity_init_rx_ring_indexes(vptr); |
1da177e4 LT |
570 | |
571 | /* | |
572 | * Init state, all RD entries belong to the NIC | |
573 | */ | |
574 | for (i = 0; i < vptr->options.numrx; ++i) | |
0fe9f15e | 575 | vptr->rx.ring[i].rdesc0.len |= OWNED_BY_NIC; |
1da177e4 LT |
576 | |
577 | writew(vptr->options.numrx, ®s->RBRDU); | |
0fe9f15e | 578 | writel(vptr->rx.pool_dma, ®s->RDBaseLo); |
1da177e4 LT |
579 | writew(0, ®s->RDIdx); |
580 | writew(vptr->options.numrx - 1, ®s->RDCSize); | |
581 | } | |
582 | ||
583 | /** | |
2cf71d2e DJ |
584 | * velocity_get_opt_media_mode - get media selection |
585 | * @vptr: velocity adapter | |
1da177e4 | 586 | * |
2cf71d2e DJ |
587 | * Get the media mode stored in EEPROM or module options and load |
588 | * mii_status accordingly. The requested link state information | |
589 | * is also returned. | |
1da177e4 | 590 | */ |
2cf71d2e | 591 | static u32 velocity_get_opt_media_mode(struct velocity_info *vptr) |
1da177e4 | 592 | { |
2cf71d2e | 593 | u32 status = 0; |
1da177e4 | 594 | |
2cf71d2e DJ |
595 | switch (vptr->options.spd_dpx) { |
596 | case SPD_DPX_AUTO: | |
597 | status = VELOCITY_AUTONEG_ENABLE; | |
1da177e4 | 598 | break; |
2cf71d2e DJ |
599 | case SPD_DPX_100_FULL: |
600 | status = VELOCITY_SPEED_100 | VELOCITY_DUPLEX_FULL; | |
601 | break; | |
602 | case SPD_DPX_10_FULL: | |
603 | status = VELOCITY_SPEED_10 | VELOCITY_DUPLEX_FULL; | |
604 | break; | |
605 | case SPD_DPX_100_HALF: | |
606 | status = VELOCITY_SPEED_100; | |
607 | break; | |
608 | case SPD_DPX_10_HALF: | |
609 | status = VELOCITY_SPEED_10; | |
610 | break; | |
15419227 | 611 | case SPD_DPX_1000_FULL: |
612 | status = VELOCITY_SPEED_1000 | VELOCITY_DUPLEX_FULL; | |
613 | break; | |
2cf71d2e DJ |
614 | } |
615 | vptr->mii_status = status; | |
616 | return status; | |
617 | } | |
1da177e4 | 618 | |
2cf71d2e DJ |
619 | /** |
620 | * safe_disable_mii_autopoll - autopoll off | |
621 | * @regs: velocity registers | |
622 | * | |
623 | * Turn off the autopoll and wait for it to disable on the chip | |
624 | */ | |
625 | static void safe_disable_mii_autopoll(struct mac_regs __iomem *regs) | |
626 | { | |
627 | u16 ww; | |
1da177e4 | 628 | |
2cf71d2e DJ |
629 | /* turn off MAUTO */ |
630 | writeb(0, ®s->MIICR); | |
631 | for (ww = 0; ww < W_MAX_TIMEOUT; ww++) { | |
632 | udelay(1); | |
633 | if (BYTE_REG_BITS_IS_ON(MIISR_MIDLE, ®s->MIISR)) | |
634 | break; | |
635 | } | |
636 | } | |
1da177e4 | 637 | |
2cf71d2e DJ |
638 | /** |
639 | * enable_mii_autopoll - turn on autopolling | |
640 | * @regs: velocity registers | |
641 | * | |
642 | * Enable the MII link status autopoll feature on the Velocity | |
643 | * hardware. Wait for it to enable. | |
644 | */ | |
645 | static void enable_mii_autopoll(struct mac_regs __iomem *regs) | |
646 | { | |
647 | int ii; | |
1da177e4 | 648 | |
2cf71d2e DJ |
649 | writeb(0, &(regs->MIICR)); |
650 | writeb(MIIADR_SWMPL, ®s->MIIADR); | |
1da177e4 | 651 | |
2cf71d2e DJ |
652 | for (ii = 0; ii < W_MAX_TIMEOUT; ii++) { |
653 | udelay(1); | |
654 | if (BYTE_REG_BITS_IS_ON(MIISR_MIDLE, ®s->MIISR)) | |
655 | break; | |
656 | } | |
1da177e4 | 657 | |
2cf71d2e | 658 | writeb(MIICR_MAUTO, ®s->MIICR); |
1da177e4 | 659 | |
2cf71d2e DJ |
660 | for (ii = 0; ii < W_MAX_TIMEOUT; ii++) { |
661 | udelay(1); | |
662 | if (!BYTE_REG_BITS_IS_ON(MIISR_MIDLE, ®s->MIISR)) | |
663 | break; | |
664 | } | |
1da177e4 | 665 | |
2cf71d2e | 666 | } |
1da177e4 | 667 | |
2cf71d2e DJ |
668 | /** |
669 | * velocity_mii_read - read MII data | |
670 | * @regs: velocity registers | |
671 | * @index: MII register index | |
672 | * @data: buffer for received data | |
673 | * | |
674 | * Perform a single read of an MII 16bit register. Returns zero | |
675 | * on success or -ETIMEDOUT if the PHY did not respond. | |
676 | */ | |
677 | static int velocity_mii_read(struct mac_regs __iomem *regs, u8 index, u16 *data) | |
678 | { | |
679 | u16 ww; | |
1da177e4 | 680 | |
2cf71d2e DJ |
681 | /* |
682 | * Disable MIICR_MAUTO, so that mii addr can be set normally | |
683 | */ | |
684 | safe_disable_mii_autopoll(regs); | |
1da177e4 | 685 | |
2cf71d2e | 686 | writeb(index, ®s->MIIADR); |
1da177e4 | 687 | |
2cf71d2e | 688 | BYTE_REG_BITS_ON(MIICR_RCMD, ®s->MIICR); |
1da177e4 | 689 | |
2cf71d2e DJ |
690 | for (ww = 0; ww < W_MAX_TIMEOUT; ww++) { |
691 | if (!(readb(®s->MIICR) & MIICR_RCMD)) | |
692 | break; | |
693 | } | |
1da177e4 | 694 | |
2cf71d2e | 695 | *data = readw(®s->MIIDATA); |
1da177e4 | 696 | |
2cf71d2e DJ |
697 | enable_mii_autopoll(regs); |
698 | if (ww == W_MAX_TIMEOUT) | |
699 | return -ETIMEDOUT; | |
700 | return 0; | |
1da177e4 LT |
701 | } |
702 | ||
2cf71d2e | 703 | |
1da177e4 | 704 | /** |
2cf71d2e DJ |
705 | * mii_check_media_mode - check media state |
706 | * @regs: velocity registers | |
1da177e4 | 707 | * |
2cf71d2e DJ |
708 | * Check the current MII status and determine the link status |
709 | * accordingly | |
1da177e4 | 710 | */ |
2cf71d2e | 711 | static u32 mii_check_media_mode(struct mac_regs __iomem *regs) |
1da177e4 | 712 | { |
2cf71d2e DJ |
713 | u32 status = 0; |
714 | u16 ANAR; | |
1da177e4 | 715 | |
3a7f8681 | 716 | if (!MII_REG_BITS_IS_ON(BMSR_LSTATUS, MII_BMSR, regs)) |
2cf71d2e | 717 | status |= VELOCITY_LINK_FAIL; |
1da177e4 | 718 | |
3a7f8681 | 719 | if (MII_REG_BITS_IS_ON(ADVERTISE_1000FULL, MII_CTRL1000, regs)) |
2cf71d2e | 720 | status |= VELOCITY_SPEED_1000 | VELOCITY_DUPLEX_FULL; |
3a7f8681 | 721 | else if (MII_REG_BITS_IS_ON(ADVERTISE_1000HALF, MII_CTRL1000, regs)) |
2cf71d2e DJ |
722 | status |= (VELOCITY_SPEED_1000); |
723 | else { | |
3a7f8681 FR |
724 | velocity_mii_read(regs, MII_ADVERTISE, &ANAR); |
725 | if (ANAR & ADVERTISE_100FULL) | |
2cf71d2e | 726 | status |= (VELOCITY_SPEED_100 | VELOCITY_DUPLEX_FULL); |
3a7f8681 | 727 | else if (ANAR & ADVERTISE_100HALF) |
2cf71d2e | 728 | status |= VELOCITY_SPEED_100; |
3a7f8681 | 729 | else if (ANAR & ADVERTISE_10FULL) |
2cf71d2e DJ |
730 | status |= (VELOCITY_SPEED_10 | VELOCITY_DUPLEX_FULL); |
731 | else | |
732 | status |= (VELOCITY_SPEED_10); | |
1da177e4 LT |
733 | } |
734 | ||
3a7f8681 FR |
735 | if (MII_REG_BITS_IS_ON(BMCR_ANENABLE, MII_BMCR, regs)) { |
736 | velocity_mii_read(regs, MII_ADVERTISE, &ANAR); | |
737 | if ((ANAR & (ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF)) | |
738 | == (ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF)) { | |
739 | if (MII_REG_BITS_IS_ON(ADVERTISE_1000HALF | ADVERTISE_1000FULL, MII_CTRL1000, regs)) | |
2cf71d2e DJ |
740 | status |= VELOCITY_AUTONEG_ENABLE; |
741 | } | |
1da177e4 | 742 | } |
1da177e4 | 743 | |
2cf71d2e DJ |
744 | return status; |
745 | } | |
39a11bd9 | 746 | |
1da177e4 | 747 | /** |
2cf71d2e DJ |
748 | * velocity_mii_write - write MII data |
749 | * @regs: velocity registers | |
750 | * @index: MII register index | |
751 | * @data: 16bit data for the MII register | |
1da177e4 | 752 | * |
2cf71d2e DJ |
753 | * Perform a single write to an MII 16bit register. Returns zero |
754 | * on success or -ETIMEDOUT if the PHY did not respond. | |
1da177e4 | 755 | */ |
2cf71d2e | 756 | static int velocity_mii_write(struct mac_regs __iomem *regs, u8 mii_addr, u16 data) |
1da177e4 | 757 | { |
2cf71d2e | 758 | u16 ww; |
1da177e4 | 759 | |
2cf71d2e DJ |
760 | /* |
761 | * Disable MIICR_MAUTO, so that mii addr can be set normally | |
e54f4893 | 762 | */ |
2cf71d2e | 763 | safe_disable_mii_autopoll(regs); |
1da177e4 | 764 | |
2cf71d2e DJ |
765 | /* MII reg offset */ |
766 | writeb(mii_addr, ®s->MIIADR); | |
767 | /* set MII data */ | |
768 | writew(data, ®s->MIIDATA); | |
769 | ||
770 | /* turn on MIICR_WCMD */ | |
771 | BYTE_REG_BITS_ON(MIICR_WCMD, ®s->MIICR); | |
772 | ||
773 | /* W_MAX_TIMEOUT is the timeout period */ | |
774 | for (ww = 0; ww < W_MAX_TIMEOUT; ww++) { | |
775 | udelay(5); | |
776 | if (!(readb(®s->MIICR) & MIICR_WCMD)) | |
777 | break; | |
1da177e4 | 778 | } |
2cf71d2e | 779 | enable_mii_autopoll(regs); |
6aa20a22 | 780 | |
2cf71d2e DJ |
781 | if (ww == W_MAX_TIMEOUT) |
782 | return -ETIMEDOUT; | |
783 | return 0; | |
784 | } | |
6aa20a22 | 785 | |
2cf71d2e DJ |
786 | /** |
787 | * set_mii_flow_control - flow control setup | |
788 | * @vptr: velocity interface | |
789 | * | |
790 | * Set up the flow control on this interface according to | |
791 | * the supplied user/eeprom options. | |
792 | */ | |
793 | static void set_mii_flow_control(struct velocity_info *vptr) | |
794 | { | |
795 | /*Enable or Disable PAUSE in ANAR */ | |
796 | switch (vptr->options.flow_cntl) { | |
797 | case FLOW_CNTL_TX: | |
3a7f8681 FR |
798 | MII_REG_BITS_OFF(ADVERTISE_PAUSE_CAP, MII_ADVERTISE, vptr->mac_regs); |
799 | MII_REG_BITS_ON(ADVERTISE_PAUSE_ASYM, MII_ADVERTISE, vptr->mac_regs); | |
2cf71d2e | 800 | break; |
1da177e4 | 801 | |
2cf71d2e | 802 | case FLOW_CNTL_RX: |
3a7f8681 FR |
803 | MII_REG_BITS_ON(ADVERTISE_PAUSE_CAP, MII_ADVERTISE, vptr->mac_regs); |
804 | MII_REG_BITS_ON(ADVERTISE_PAUSE_ASYM, MII_ADVERTISE, vptr->mac_regs); | |
2cf71d2e | 805 | break; |
1da177e4 | 806 | |
2cf71d2e | 807 | case FLOW_CNTL_TX_RX: |
3a7f8681 | 808 | MII_REG_BITS_ON(ADVERTISE_PAUSE_CAP, MII_ADVERTISE, vptr->mac_regs); |
4a35ecf8 | 809 | MII_REG_BITS_OFF(ADVERTISE_PAUSE_ASYM, MII_ADVERTISE, vptr->mac_regs); |
2cf71d2e | 810 | break; |
1da177e4 | 811 | |
2cf71d2e | 812 | case FLOW_CNTL_DISABLE: |
3a7f8681 FR |
813 | MII_REG_BITS_OFF(ADVERTISE_PAUSE_CAP, MII_ADVERTISE, vptr->mac_regs); |
814 | MII_REG_BITS_OFF(ADVERTISE_PAUSE_ASYM, MII_ADVERTISE, vptr->mac_regs); | |
2cf71d2e DJ |
815 | break; |
816 | default: | |
817 | break; | |
818 | } | |
819 | } | |
1da177e4 | 820 | |
2cf71d2e DJ |
821 | /** |
822 | * mii_set_auto_on - autonegotiate on | |
823 | * @vptr: velocity | |
824 | * | |
825 | * Enable autonegotation on this interface | |
826 | */ | |
827 | static void mii_set_auto_on(struct velocity_info *vptr) | |
828 | { | |
3a7f8681 FR |
829 | if (MII_REG_BITS_IS_ON(BMCR_ANENABLE, MII_BMCR, vptr->mac_regs)) |
830 | MII_REG_BITS_ON(BMCR_ANRESTART, MII_BMCR, vptr->mac_regs); | |
2cf71d2e | 831 | else |
3a7f8681 | 832 | MII_REG_BITS_ON(BMCR_ANENABLE, MII_BMCR, vptr->mac_regs); |
2cf71d2e | 833 | } |
1da177e4 | 834 | |
2cf71d2e DJ |
835 | static u32 check_connection_type(struct mac_regs __iomem *regs) |
836 | { | |
837 | u32 status = 0; | |
838 | u8 PHYSR0; | |
839 | u16 ANAR; | |
840 | PHYSR0 = readb(®s->PHYSR0); | |
1da177e4 | 841 | |
2cf71d2e DJ |
842 | /* |
843 | if (!(PHYSR0 & PHYSR0_LINKGD)) | |
844 | status|=VELOCITY_LINK_FAIL; | |
845 | */ | |
1da177e4 | 846 | |
2cf71d2e DJ |
847 | if (PHYSR0 & PHYSR0_FDPX) |
848 | status |= VELOCITY_DUPLEX_FULL; | |
1da177e4 | 849 | |
2cf71d2e DJ |
850 | if (PHYSR0 & PHYSR0_SPDG) |
851 | status |= VELOCITY_SPEED_1000; | |
852 | else if (PHYSR0 & PHYSR0_SPD10) | |
853 | status |= VELOCITY_SPEED_10; | |
854 | else | |
855 | status |= VELOCITY_SPEED_100; | |
1da177e4 | 856 | |
3a7f8681 FR |
857 | if (MII_REG_BITS_IS_ON(BMCR_ANENABLE, MII_BMCR, regs)) { |
858 | velocity_mii_read(regs, MII_ADVERTISE, &ANAR); | |
859 | if ((ANAR & (ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF)) | |
860 | == (ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF)) { | |
861 | if (MII_REG_BITS_IS_ON(ADVERTISE_1000HALF | ADVERTISE_1000FULL, MII_CTRL1000, regs)) | |
2cf71d2e DJ |
862 | status |= VELOCITY_AUTONEG_ENABLE; |
863 | } | |
1da177e4 LT |
864 | } |
865 | ||
2cf71d2e DJ |
866 | return status; |
867 | } | |
1da177e4 | 868 | |
1da177e4 | 869 | |
1da177e4 | 870 | |
2cf71d2e DJ |
871 | /** |
872 | * velocity_set_media_mode - set media mode | |
873 | * @mii_status: old MII link state | |
874 | * | |
875 | * Check the media link state and configure the flow control | |
876 | * PHY and also velocity hardware setup accordingly. In particular | |
877 | * we need to set up CD polling and frame bursting. | |
878 | */ | |
879 | static int velocity_set_media_mode(struct velocity_info *vptr, u32 mii_status) | |
880 | { | |
881 | u32 curr_status; | |
882 | struct mac_regs __iomem *regs = vptr->mac_regs; | |
1da177e4 | 883 | |
2cf71d2e DJ |
884 | vptr->mii_status = mii_check_media_mode(vptr->mac_regs); |
885 | curr_status = vptr->mii_status & (~VELOCITY_LINK_FAIL); | |
07b5f6a6 | 886 | |
2cf71d2e DJ |
887 | /* Set mii link status */ |
888 | set_mii_flow_control(vptr); | |
1da177e4 | 889 | |
6aa20a22 | 890 | /* |
a34f0b31 | 891 | Check if new status is consistent with current status |
8e95a202 JP |
892 | if (((mii_status & curr_status) & VELOCITY_AUTONEG_ENABLE) || |
893 | (mii_status==curr_status)) { | |
2cf71d2e DJ |
894 | vptr->mii_status=mii_check_media_mode(vptr->mac_regs); |
895 | vptr->mii_status=check_connection_type(vptr->mac_regs); | |
896 | VELOCITY_PRT(MSG_LEVEL_INFO, "Velocity link no change\n"); | |
897 | return 0; | |
898 | } | |
1da177e4 | 899 | */ |
6aa20a22 | 900 | |
2cf71d2e | 901 | if (PHYID_GET_PHY_ID(vptr->phy_id) == PHYID_CICADA_CS8201) |
3a7f8681 | 902 | MII_REG_BITS_ON(AUXCR_MDPPS, MII_NCONFIG, vptr->mac_regs); |
1da177e4 LT |
903 | |
904 | /* | |
2cf71d2e | 905 | * If connection type is AUTO |
1da177e4 | 906 | */ |
2cf71d2e DJ |
907 | if (mii_status & VELOCITY_AUTONEG_ENABLE) { |
908 | VELOCITY_PRT(MSG_LEVEL_INFO, "Velocity is AUTO mode\n"); | |
909 | /* clear force MAC mode bit */ | |
910 | BYTE_REG_BITS_OFF(CHIPGCR_FCMODE, ®s->CHIPGCR); | |
911 | /* set duplex mode of MAC according to duplex mode of MII */ | |
3a7f8681 FR |
912 | MII_REG_BITS_ON(ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF, MII_ADVERTISE, vptr->mac_regs); |
913 | MII_REG_BITS_ON(ADVERTISE_1000FULL | ADVERTISE_1000HALF, MII_CTRL1000, vptr->mac_regs); | |
914 | MII_REG_BITS_ON(BMCR_SPEED1000, MII_BMCR, vptr->mac_regs); | |
6aa20a22 | 915 | |
2cf71d2e DJ |
916 | /* enable AUTO-NEGO mode */ |
917 | mii_set_auto_on(vptr); | |
918 | } else { | |
15419227 | 919 | u16 CTRL1000; |
2cf71d2e DJ |
920 | u16 ANAR; |
921 | u8 CHIPGCR; | |
1da177e4 | 922 | |
2cf71d2e DJ |
923 | /* |
924 | * 1. if it's 3119, disable frame bursting in halfduplex mode | |
925 | * and enable it in fullduplex mode | |
926 | * 2. set correct MII/GMII and half/full duplex mode in CHIPGCR | |
927 | * 3. only enable CD heart beat counter in 10HD mode | |
928 | */ | |
1da177e4 | 929 | |
2cf71d2e DJ |
930 | /* set force MAC mode bit */ |
931 | BYTE_REG_BITS_ON(CHIPGCR_FCMODE, ®s->CHIPGCR); | |
1da177e4 | 932 | |
2cf71d2e | 933 | CHIPGCR = readb(®s->CHIPGCR); |
15419227 | 934 | |
935 | if (mii_status & VELOCITY_SPEED_1000) | |
936 | CHIPGCR |= CHIPGCR_FCGMII; | |
937 | else | |
938 | CHIPGCR &= ~CHIPGCR_FCGMII; | |
501e4d24 | 939 | |
2cf71d2e DJ |
940 | if (mii_status & VELOCITY_DUPLEX_FULL) { |
941 | CHIPGCR |= CHIPGCR_FCFDX; | |
942 | writeb(CHIPGCR, ®s->CHIPGCR); | |
943 | VELOCITY_PRT(MSG_LEVEL_INFO, "set Velocity to forced full mode\n"); | |
944 | if (vptr->rev_id < REV_ID_VT3216_A0) | |
945 | BYTE_REG_BITS_OFF(TCR_TB2BDIS, ®s->TCR); | |
946 | } else { | |
947 | CHIPGCR &= ~CHIPGCR_FCFDX; | |
948 | VELOCITY_PRT(MSG_LEVEL_INFO, "set Velocity to forced half mode\n"); | |
949 | writeb(CHIPGCR, ®s->CHIPGCR); | |
950 | if (vptr->rev_id < REV_ID_VT3216_A0) | |
951 | BYTE_REG_BITS_ON(TCR_TB2BDIS, ®s->TCR); | |
952 | } | |
1da177e4 | 953 | |
15419227 | 954 | velocity_mii_read(vptr->mac_regs, MII_CTRL1000, &CTRL1000); |
955 | CTRL1000 &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF); | |
956 | if ((mii_status & VELOCITY_SPEED_1000) && | |
957 | (mii_status & VELOCITY_DUPLEX_FULL)) { | |
958 | CTRL1000 |= ADVERTISE_1000FULL; | |
959 | } | |
960 | velocity_mii_write(vptr->mac_regs, MII_CTRL1000, CTRL1000); | |
1da177e4 | 961 | |
2cf71d2e DJ |
962 | if (!(mii_status & VELOCITY_DUPLEX_FULL) && (mii_status & VELOCITY_SPEED_10)) |
963 | BYTE_REG_BITS_OFF(TESTCFG_HBDIS, ®s->TESTCFG); | |
964 | else | |
965 | BYTE_REG_BITS_ON(TESTCFG_HBDIS, ®s->TESTCFG); | |
1da177e4 | 966 | |
3a7f8681 FR |
967 | /* MII_REG_BITS_OFF(BMCR_SPEED1000, MII_BMCR, vptr->mac_regs); */ |
968 | velocity_mii_read(vptr->mac_regs, MII_ADVERTISE, &ANAR); | |
969 | ANAR &= (~(ADVERTISE_100FULL | ADVERTISE_100HALF | ADVERTISE_10FULL | ADVERTISE_10HALF)); | |
2cf71d2e DJ |
970 | if (mii_status & VELOCITY_SPEED_100) { |
971 | if (mii_status & VELOCITY_DUPLEX_FULL) | |
3a7f8681 | 972 | ANAR |= ADVERTISE_100FULL; |
2cf71d2e | 973 | else |
3a7f8681 | 974 | ANAR |= ADVERTISE_100HALF; |
15419227 | 975 | } else if (mii_status & VELOCITY_SPEED_10) { |
2cf71d2e | 976 | if (mii_status & VELOCITY_DUPLEX_FULL) |
3a7f8681 | 977 | ANAR |= ADVERTISE_10FULL; |
2cf71d2e | 978 | else |
3a7f8681 | 979 | ANAR |= ADVERTISE_10HALF; |
2cf71d2e | 980 | } |
3a7f8681 | 981 | velocity_mii_write(vptr->mac_regs, MII_ADVERTISE, ANAR); |
2cf71d2e DJ |
982 | /* enable AUTO-NEGO mode */ |
983 | mii_set_auto_on(vptr); | |
3a7f8681 | 984 | /* MII_REG_BITS_ON(BMCR_ANENABLE, MII_BMCR, vptr->mac_regs); */ |
d3b238a0 | 985 | } |
2cf71d2e DJ |
986 | /* vptr->mii_status=mii_check_media_mode(vptr->mac_regs); */ |
987 | /* vptr->mii_status=check_connection_type(vptr->mac_regs); */ | |
988 | return VELOCITY_LINK_CHANGE; | |
989 | } | |
8a22dddb | 990 | |
2cf71d2e DJ |
991 | /** |
992 | * velocity_print_link_status - link status reporting | |
993 | * @vptr: velocity to report on | |
994 | * | |
995 | * Turn the link status of the velocity card into a kernel log | |
996 | * description of the new link state, detailing speed and duplex | |
997 | * status | |
998 | */ | |
999 | static void velocity_print_link_status(struct velocity_info *vptr) | |
1000 | { | |
6aa20a22 | 1001 | |
2cf71d2e DJ |
1002 | if (vptr->mii_status & VELOCITY_LINK_FAIL) { |
1003 | VELOCITY_PRT(MSG_LEVEL_INFO, KERN_NOTICE "%s: failed to detect cable link\n", vptr->dev->name); | |
1004 | } else if (vptr->options.spd_dpx == SPD_DPX_AUTO) { | |
1005 | VELOCITY_PRT(MSG_LEVEL_INFO, KERN_NOTICE "%s: Link auto-negotiation", vptr->dev->name); | |
6aa20a22 | 1006 | |
2cf71d2e DJ |
1007 | if (vptr->mii_status & VELOCITY_SPEED_1000) |
1008 | VELOCITY_PRT(MSG_LEVEL_INFO, " speed 1000M bps"); | |
1009 | else if (vptr->mii_status & VELOCITY_SPEED_100) | |
1010 | VELOCITY_PRT(MSG_LEVEL_INFO, " speed 100M bps"); | |
1011 | else | |
1012 | VELOCITY_PRT(MSG_LEVEL_INFO, " speed 10M bps"); | |
1da177e4 | 1013 | |
2cf71d2e DJ |
1014 | if (vptr->mii_status & VELOCITY_DUPLEX_FULL) |
1015 | VELOCITY_PRT(MSG_LEVEL_INFO, " full duplex\n"); | |
1016 | else | |
1017 | VELOCITY_PRT(MSG_LEVEL_INFO, " half duplex\n"); | |
1018 | } else { | |
1019 | VELOCITY_PRT(MSG_LEVEL_INFO, KERN_NOTICE "%s: Link forced", vptr->dev->name); | |
1020 | switch (vptr->options.spd_dpx) { | |
15419227 | 1021 | case SPD_DPX_1000_FULL: |
1022 | VELOCITY_PRT(MSG_LEVEL_INFO, " speed 1000M bps full duplex\n"); | |
1023 | break; | |
2cf71d2e DJ |
1024 | case SPD_DPX_100_HALF: |
1025 | VELOCITY_PRT(MSG_LEVEL_INFO, " speed 100M bps half duplex\n"); | |
1026 | break; | |
1027 | case SPD_DPX_100_FULL: | |
1028 | VELOCITY_PRT(MSG_LEVEL_INFO, " speed 100M bps full duplex\n"); | |
1029 | break; | |
1030 | case SPD_DPX_10_HALF: | |
1031 | VELOCITY_PRT(MSG_LEVEL_INFO, " speed 10M bps half duplex\n"); | |
1032 | break; | |
1033 | case SPD_DPX_10_FULL: | |
1034 | VELOCITY_PRT(MSG_LEVEL_INFO, " speed 10M bps full duplex\n"); | |
1035 | break; | |
1036 | default: | |
1037 | break; | |
1038 | } | |
1da177e4 | 1039 | } |
1da177e4 LT |
1040 | } |
1041 | ||
1042 | /** | |
2cf71d2e DJ |
1043 | * enable_flow_control_ability - flow control |
1044 | * @vptr: veloity to configure | |
1da177e4 | 1045 | * |
2cf71d2e DJ |
1046 | * Set up flow control according to the flow control options |
1047 | * determined by the eeprom/configuration. | |
1da177e4 | 1048 | */ |
2cf71d2e | 1049 | static void enable_flow_control_ability(struct velocity_info *vptr) |
1da177e4 | 1050 | { |
1da177e4 | 1051 | |
2cf71d2e | 1052 | struct mac_regs __iomem *regs = vptr->mac_regs; |
1da177e4 | 1053 | |
2cf71d2e | 1054 | switch (vptr->options.flow_cntl) { |
1da177e4 | 1055 | |
2cf71d2e DJ |
1056 | case FLOW_CNTL_DEFAULT: |
1057 | if (BYTE_REG_BITS_IS_ON(PHYSR0_RXFLC, ®s->PHYSR0)) | |
1058 | writel(CR0_FDXRFCEN, ®s->CR0Set); | |
1059 | else | |
1060 | writel(CR0_FDXRFCEN, ®s->CR0Clr); | |
1061 | ||
1062 | if (BYTE_REG_BITS_IS_ON(PHYSR0_TXFLC, ®s->PHYSR0)) | |
1063 | writel(CR0_FDXTFCEN, ®s->CR0Set); | |
1064 | else | |
1065 | writel(CR0_FDXTFCEN, ®s->CR0Clr); | |
1066 | break; | |
1067 | ||
1068 | case FLOW_CNTL_TX: | |
1069 | writel(CR0_FDXTFCEN, ®s->CR0Set); | |
1070 | writel(CR0_FDXRFCEN, ®s->CR0Clr); | |
1071 | break; | |
1072 | ||
1073 | case FLOW_CNTL_RX: | |
1074 | writel(CR0_FDXRFCEN, ®s->CR0Set); | |
1075 | writel(CR0_FDXTFCEN, ®s->CR0Clr); | |
1076 | break; | |
1077 | ||
1078 | case FLOW_CNTL_TX_RX: | |
1079 | writel(CR0_FDXTFCEN, ®s->CR0Set); | |
1080 | writel(CR0_FDXRFCEN, ®s->CR0Set); | |
1081 | break; | |
1082 | ||
1083 | case FLOW_CNTL_DISABLE: | |
1084 | writel(CR0_FDXRFCEN, ®s->CR0Clr); | |
1085 | writel(CR0_FDXTFCEN, ®s->CR0Clr); | |
1086 | break; | |
1087 | ||
1088 | default: | |
1089 | break; | |
1090 | } | |
1da177e4 | 1091 | |
1da177e4 LT |
1092 | } |
1093 | ||
1094 | /** | |
2cf71d2e DJ |
1095 | * velocity_soft_reset - soft reset |
1096 | * @vptr: velocity to reset | |
1da177e4 | 1097 | * |
2cf71d2e DJ |
1098 | * Kick off a soft reset of the velocity adapter and then poll |
1099 | * until the reset sequence has completed before returning. | |
1da177e4 | 1100 | */ |
2cf71d2e | 1101 | static int velocity_soft_reset(struct velocity_info *vptr) |
1da177e4 | 1102 | { |
2cf71d2e DJ |
1103 | struct mac_regs __iomem *regs = vptr->mac_regs; |
1104 | int i = 0; | |
6aa20a22 | 1105 | |
2cf71d2e | 1106 | writel(CR0_SFRST, ®s->CR0Set); |
1da177e4 | 1107 | |
2cf71d2e DJ |
1108 | for (i = 0; i < W_MAX_TIMEOUT; i++) { |
1109 | udelay(5); | |
1110 | if (!DWORD_REG_BITS_IS_ON(CR0_SFRST, ®s->CR0Set)) | |
1111 | break; | |
1da177e4 LT |
1112 | } |
1113 | ||
2cf71d2e DJ |
1114 | if (i == W_MAX_TIMEOUT) { |
1115 | writel(CR0_FORSRST, ®s->CR0Set); | |
1116 | /* FIXME: PCI POSTING */ | |
1117 | /* delay 2ms */ | |
1118 | mdelay(2); | |
1da177e4 | 1119 | } |
1da177e4 LT |
1120 | return 0; |
1121 | } | |
1122 | ||
1123 | /** | |
2cf71d2e DJ |
1124 | * velocity_set_multi - filter list change callback |
1125 | * @dev: network device | |
1da177e4 | 1126 | * |
2cf71d2e DJ |
1127 | * Called by the network layer when the filter lists need to change |
1128 | * for a velocity adapter. Reload the CAMs with the new address | |
1129 | * filter ruleset. | |
1da177e4 | 1130 | */ |
2cf71d2e | 1131 | static void velocity_set_multi(struct net_device *dev) |
1da177e4 | 1132 | { |
2cf71d2e | 1133 | struct velocity_info *vptr = netdev_priv(dev); |
1da177e4 | 1134 | struct mac_regs __iomem *regs = vptr->mac_regs; |
2cf71d2e DJ |
1135 | u8 rx_mode; |
1136 | int i; | |
22bedad3 | 1137 | struct netdev_hw_addr *ha; |
1da177e4 | 1138 | |
2cf71d2e DJ |
1139 | if (dev->flags & IFF_PROMISC) { /* Set promiscuous. */ |
1140 | writel(0xffffffff, ®s->MARCAM[0]); | |
1141 | writel(0xffffffff, ®s->MARCAM[4]); | |
1142 | rx_mode = (RCR_AM | RCR_AB | RCR_PROM); | |
4cd24eaf | 1143 | } else if ((netdev_mc_count(dev) > vptr->multicast_limit) || |
8e95a202 | 1144 | (dev->flags & IFF_ALLMULTI)) { |
2cf71d2e DJ |
1145 | writel(0xffffffff, ®s->MARCAM[0]); |
1146 | writel(0xffffffff, ®s->MARCAM[4]); | |
1147 | rx_mode = (RCR_AM | RCR_AB); | |
1148 | } else { | |
1149 | int offset = MCAM_SIZE - vptr->multicast_limit; | |
1150 | mac_get_cam_mask(regs, vptr->mCAMmask); | |
1da177e4 | 1151 | |
567ec874 | 1152 | i = 0; |
22bedad3 JP |
1153 | netdev_for_each_mc_addr(ha, dev) { |
1154 | mac_set_cam(regs, i + offset, ha->addr); | |
2cf71d2e | 1155 | vptr->mCAMmask[(offset + i) / 8] |= 1 << ((offset + i) & 7); |
567ec874 | 1156 | i++; |
1da177e4 | 1157 | } |
1da177e4 | 1158 | |
2cf71d2e DJ |
1159 | mac_set_cam_mask(regs, vptr->mCAMmask); |
1160 | rx_mode = RCR_AM | RCR_AB | RCR_AP; | |
1da177e4 | 1161 | } |
2cf71d2e DJ |
1162 | if (dev->mtu > 1500) |
1163 | rx_mode |= RCR_AL; | |
1da177e4 | 1164 | |
2cf71d2e | 1165 | BYTE_REG_BITS_ON(rx_mode, ®s->RCR); |
1da177e4 | 1166 | |
9088d9a4 FR |
1167 | } |
1168 | ||
2cf71d2e DJ |
1169 | /* |
1170 | * MII access , media link mode setting functions | |
1da177e4 LT |
1171 | */ |
1172 | ||
1da177e4 | 1173 | /** |
2cf71d2e DJ |
1174 | * mii_init - set up MII |
1175 | * @vptr: velocity adapter | |
1176 | * @mii_status: links tatus | |
1da177e4 | 1177 | * |
2cf71d2e | 1178 | * Set up the PHY for the current link state. |
1da177e4 | 1179 | */ |
2cf71d2e | 1180 | static void mii_init(struct velocity_info *vptr, u32 mii_status) |
1da177e4 | 1181 | { |
2cf71d2e | 1182 | u16 BMCR; |
1da177e4 | 1183 | |
2cf71d2e DJ |
1184 | switch (PHYID_GET_PHY_ID(vptr->phy_id)) { |
1185 | case PHYID_CICADA_CS8201: | |
1186 | /* | |
1187 | * Reset to hardware default | |
1188 | */ | |
3a7f8681 | 1189 | MII_REG_BITS_OFF((ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP), MII_ADVERTISE, vptr->mac_regs); |
2cf71d2e DJ |
1190 | /* |
1191 | * Turn on ECHODIS bit in NWay-forced full mode and turn it | |
1192 | * off it in NWay-forced half mode for NWay-forced v.s. | |
1193 | * legacy-forced issue. | |
1194 | */ | |
1195 | if (vptr->mii_status & VELOCITY_DUPLEX_FULL) | |
3a7f8681 | 1196 | MII_REG_BITS_ON(TCSR_ECHODIS, MII_SREVISION, vptr->mac_regs); |
2cf71d2e | 1197 | else |
3a7f8681 | 1198 | MII_REG_BITS_OFF(TCSR_ECHODIS, MII_SREVISION, vptr->mac_regs); |
2cf71d2e DJ |
1199 | /* |
1200 | * Turn on Link/Activity LED enable bit for CIS8201 | |
1201 | */ | |
3a7f8681 | 1202 | MII_REG_BITS_ON(PLED_LALBE, MII_TPISTATUS, vptr->mac_regs); |
2cf71d2e DJ |
1203 | break; |
1204 | case PHYID_VT3216_32BIT: | |
1205 | case PHYID_VT3216_64BIT: | |
1206 | /* | |
1207 | * Reset to hardware default | |
1208 | */ | |
3a7f8681 | 1209 | MII_REG_BITS_ON((ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP), MII_ADVERTISE, vptr->mac_regs); |
2cf71d2e DJ |
1210 | /* |
1211 | * Turn on ECHODIS bit in NWay-forced full mode and turn it | |
1212 | * off it in NWay-forced half mode for NWay-forced v.s. | |
1213 | * legacy-forced issue | |
1214 | */ | |
1215 | if (vptr->mii_status & VELOCITY_DUPLEX_FULL) | |
3a7f8681 | 1216 | MII_REG_BITS_ON(TCSR_ECHODIS, MII_SREVISION, vptr->mac_regs); |
2cf71d2e | 1217 | else |
3a7f8681 | 1218 | MII_REG_BITS_OFF(TCSR_ECHODIS, MII_SREVISION, vptr->mac_regs); |
2cf71d2e | 1219 | break; |
1da177e4 | 1220 | |
2cf71d2e DJ |
1221 | case PHYID_MARVELL_1000: |
1222 | case PHYID_MARVELL_1000S: | |
1223 | /* | |
1224 | * Assert CRS on Transmit | |
1225 | */ | |
1226 | MII_REG_BITS_ON(PSCR_ACRSTX, MII_REG_PSCR, vptr->mac_regs); | |
1227 | /* | |
1228 | * Reset to hardware default | |
1229 | */ | |
3a7f8681 | 1230 | MII_REG_BITS_ON((ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP), MII_ADVERTISE, vptr->mac_regs); |
2cf71d2e DJ |
1231 | break; |
1232 | default: | |
1233 | ; | |
1234 | } | |
3a7f8681 FR |
1235 | velocity_mii_read(vptr->mac_regs, MII_BMCR, &BMCR); |
1236 | if (BMCR & BMCR_ISOLATE) { | |
1237 | BMCR &= ~BMCR_ISOLATE; | |
1238 | velocity_mii_write(vptr->mac_regs, MII_BMCR, BMCR); | |
1da177e4 | 1239 | } |
1da177e4 LT |
1240 | } |
1241 | ||
6dfc4b95 SK |
1242 | /** |
1243 | * setup_queue_timers - Setup interrupt timers | |
1244 | * | |
1245 | * Setup interrupt frequency during suppression (timeout if the frame | |
1246 | * count isn't filled). | |
1247 | */ | |
1248 | static void setup_queue_timers(struct velocity_info *vptr) | |
1249 | { | |
1250 | /* Only for newer revisions */ | |
1251 | if (vptr->rev_id >= REV_ID_VT3216_A0) { | |
1252 | u8 txqueue_timer = 0; | |
1253 | u8 rxqueue_timer = 0; | |
1254 | ||
1255 | if (vptr->mii_status & (VELOCITY_SPEED_1000 | | |
1256 | VELOCITY_SPEED_100)) { | |
1257 | txqueue_timer = vptr->options.txqueue_timer; | |
1258 | rxqueue_timer = vptr->options.rxqueue_timer; | |
1259 | } | |
1260 | ||
1261 | writeb(txqueue_timer, &vptr->mac_regs->TQETMR); | |
1262 | writeb(rxqueue_timer, &vptr->mac_regs->RQETMR); | |
1263 | } | |
1264 | } | |
1265 | /** | |
1266 | * setup_adaptive_interrupts - Setup interrupt suppression | |
1267 | * | |
1268 | * @vptr velocity adapter | |
1269 | * | |
1270 | * The velocity is able to suppress interrupt during high interrupt load. | |
1271 | * This function turns on that feature. | |
1272 | */ | |
1273 | static void setup_adaptive_interrupts(struct velocity_info *vptr) | |
1274 | { | |
1275 | struct mac_regs __iomem *regs = vptr->mac_regs; | |
1276 | u16 tx_intsup = vptr->options.tx_intsup; | |
1277 | u16 rx_intsup = vptr->options.rx_intsup; | |
1278 | ||
1279 | /* Setup default interrupt mask (will be changed below) */ | |
1280 | vptr->int_mask = INT_MASK_DEF; | |
1281 | ||
1282 | /* Set Tx Interrupt Suppression Threshold */ | |
1283 | writeb(CAMCR_PS0, ®s->CAMCR); | |
1284 | if (tx_intsup != 0) { | |
1285 | vptr->int_mask &= ~(ISR_PTXI | ISR_PTX0I | ISR_PTX1I | | |
1286 | ISR_PTX2I | ISR_PTX3I); | |
1287 | writew(tx_intsup, ®s->ISRCTL); | |
1288 | } else | |
1289 | writew(ISRCTL_TSUPDIS, ®s->ISRCTL); | |
1290 | ||
1291 | /* Set Rx Interrupt Suppression Threshold */ | |
1292 | writeb(CAMCR_PS1, ®s->CAMCR); | |
1293 | if (rx_intsup != 0) { | |
1294 | vptr->int_mask &= ~ISR_PRXI; | |
1295 | writew(rx_intsup, ®s->ISRCTL); | |
1296 | } else | |
1297 | writew(ISRCTL_RSUPDIS, ®s->ISRCTL); | |
1298 | ||
1299 | /* Select page to interrupt hold timer */ | |
1300 | writeb(0, ®s->CAMCR); | |
1301 | } | |
2cf71d2e | 1302 | |
1da177e4 | 1303 | /** |
2cf71d2e DJ |
1304 | * velocity_init_registers - initialise MAC registers |
1305 | * @vptr: velocity to init | |
1306 | * @type: type of initialisation (hot or cold) | |
1da177e4 | 1307 | * |
2cf71d2e DJ |
1308 | * Initialise the MAC on a reset or on first set up on the |
1309 | * hardware. | |
1da177e4 | 1310 | */ |
2cf71d2e DJ |
1311 | static void velocity_init_registers(struct velocity_info *vptr, |
1312 | enum velocity_init_type type) | |
1da177e4 | 1313 | { |
2cf71d2e DJ |
1314 | struct mac_regs __iomem *regs = vptr->mac_regs; |
1315 | int i, mii_status; | |
1da177e4 | 1316 | |
2cf71d2e | 1317 | mac_wol_reset(regs); |
1da177e4 | 1318 | |
2cf71d2e DJ |
1319 | switch (type) { |
1320 | case VELOCITY_INIT_RESET: | |
1321 | case VELOCITY_INIT_WOL: | |
1da177e4 | 1322 | |
2cf71d2e | 1323 | netif_stop_queue(vptr->dev); |
6aa20a22 | 1324 | |
2cf71d2e DJ |
1325 | /* |
1326 | * Reset RX to prevent RX pointer not on the 4X location | |
1327 | */ | |
1328 | velocity_rx_reset(vptr); | |
1329 | mac_rx_queue_run(regs); | |
1330 | mac_rx_queue_wake(regs); | |
6aa20a22 | 1331 | |
2cf71d2e DJ |
1332 | mii_status = velocity_get_opt_media_mode(vptr); |
1333 | if (velocity_set_media_mode(vptr, mii_status) != VELOCITY_LINK_CHANGE) { | |
1334 | velocity_print_link_status(vptr); | |
1335 | if (!(vptr->mii_status & VELOCITY_LINK_FAIL)) | |
1336 | netif_wake_queue(vptr->dev); | |
1da177e4 | 1337 | } |
1da177e4 | 1338 | |
2cf71d2e | 1339 | enable_flow_control_ability(vptr); |
1da177e4 | 1340 | |
2cf71d2e DJ |
1341 | mac_clear_isr(regs); |
1342 | writel(CR0_STOP, ®s->CR0Clr); | |
1343 | writel((CR0_DPOLL | CR0_TXON | CR0_RXON | CR0_STRT), | |
1344 | ®s->CR0Set); | |
6aa20a22 | 1345 | |
2cf71d2e | 1346 | break; |
1da177e4 | 1347 | |
2cf71d2e DJ |
1348 | case VELOCITY_INIT_COLD: |
1349 | default: | |
1350 | /* | |
1351 | * Do reset | |
1352 | */ | |
1353 | velocity_soft_reset(vptr); | |
1354 | mdelay(5); | |
1da177e4 | 1355 | |
2cf71d2e DJ |
1356 | mac_eeprom_reload(regs); |
1357 | for (i = 0; i < 6; i++) | |
1358 | writeb(vptr->dev->dev_addr[i], &(regs->PAR[i])); | |
1da177e4 | 1359 | |
2cf71d2e DJ |
1360 | /* |
1361 | * clear Pre_ACPI bit. | |
1362 | */ | |
1363 | BYTE_REG_BITS_OFF(CFGA_PACPI, &(regs->CFGA)); | |
1364 | mac_set_rx_thresh(regs, vptr->options.rx_thresh); | |
1365 | mac_set_dma_length(regs, vptr->options.DMA_length); | |
1da177e4 | 1366 | |
2cf71d2e DJ |
1367 | writeb(WOLCFG_SAM | WOLCFG_SAB, ®s->WOLCFGSet); |
1368 | /* | |
1369 | * Back off algorithm use original IEEE standard | |
1370 | */ | |
1371 | BYTE_REG_BITS_SET(CFGB_OFSET, (CFGB_CRANDOM | CFGB_CAP | CFGB_MBA | CFGB_BAKOPT), ®s->CFGB); | |
1da177e4 LT |
1372 | |
1373 | /* | |
2cf71d2e | 1374 | * Init CAM filter |
1da177e4 | 1375 | */ |
2cf71d2e | 1376 | velocity_init_cam_filter(vptr); |
1da177e4 | 1377 | |
2cf71d2e DJ |
1378 | /* |
1379 | * Set packet filter: Receive directed and broadcast address | |
1380 | */ | |
1381 | velocity_set_multi(vptr->dev); | |
1da177e4 | 1382 | |
2cf71d2e DJ |
1383 | /* |
1384 | * Enable MII auto-polling | |
1385 | */ | |
1386 | enable_mii_autopoll(regs); | |
1da177e4 | 1387 | |
6dfc4b95 | 1388 | setup_adaptive_interrupts(vptr); |
1da177e4 | 1389 | |
2cf71d2e DJ |
1390 | writel(vptr->rx.pool_dma, ®s->RDBaseLo); |
1391 | writew(vptr->options.numrx - 1, ®s->RDCSize); | |
1392 | mac_rx_queue_run(regs); | |
1393 | mac_rx_queue_wake(regs); | |
1da177e4 | 1394 | |
2cf71d2e | 1395 | writew(vptr->options.numtx - 1, ®s->TDCSize); |
1da177e4 | 1396 | |
2cf71d2e DJ |
1397 | for (i = 0; i < vptr->tx.numq; i++) { |
1398 | writel(vptr->tx.pool_dma[i], ®s->TDBaseLo[i]); | |
1399 | mac_tx_queue_run(regs, i); | |
1400 | } | |
1da177e4 | 1401 | |
2cf71d2e | 1402 | init_flow_control_register(vptr); |
6aa20a22 | 1403 | |
2cf71d2e DJ |
1404 | writel(CR0_STOP, ®s->CR0Clr); |
1405 | writel((CR0_DPOLL | CR0_TXON | CR0_RXON | CR0_STRT), ®s->CR0Set); | |
1da177e4 | 1406 | |
2cf71d2e DJ |
1407 | mii_status = velocity_get_opt_media_mode(vptr); |
1408 | netif_stop_queue(vptr->dev); | |
1da177e4 | 1409 | |
2cf71d2e | 1410 | mii_init(vptr, mii_status); |
1da177e4 | 1411 | |
2cf71d2e DJ |
1412 | if (velocity_set_media_mode(vptr, mii_status) != VELOCITY_LINK_CHANGE) { |
1413 | velocity_print_link_status(vptr); | |
1414 | if (!(vptr->mii_status & VELOCITY_LINK_FAIL)) | |
1415 | netif_wake_queue(vptr->dev); | |
1da177e4 | 1416 | } |
6aa20a22 | 1417 | |
2cf71d2e DJ |
1418 | enable_flow_control_ability(vptr); |
1419 | mac_hw_mibs_init(regs); | |
1420 | mac_write_int_mask(vptr->int_mask, regs); | |
1421 | mac_clear_isr(regs); | |
1422 | ||
1da177e4 | 1423 | } |
1da177e4 LT |
1424 | } |
1425 | ||
2cf71d2e | 1426 | static void velocity_give_many_rx_descs(struct velocity_info *vptr) |
1da177e4 | 1427 | { |
2cf71d2e DJ |
1428 | struct mac_regs __iomem *regs = vptr->mac_regs; |
1429 | int avail, dirty, unusable; | |
1430 | ||
1431 | /* | |
1432 | * RD number must be equal to 4X per hardware spec | |
1433 | * (programming guide rev 1.20, p.13) | |
1434 | */ | |
1435 | if (vptr->rx.filled < 4) | |
1436 | return; | |
1437 | ||
1438 | wmb(); | |
1439 | ||
1440 | unusable = vptr->rx.filled & 0x0003; | |
1441 | dirty = vptr->rx.dirty - unusable; | |
1442 | for (avail = vptr->rx.filled & 0xfffc; avail; avail--) { | |
1443 | dirty = (dirty > 0) ? dirty - 1 : vptr->options.numrx - 1; | |
1444 | vptr->rx.ring[dirty].rdesc0.len |= OWNED_BY_NIC; | |
1da177e4 | 1445 | } |
2cf71d2e DJ |
1446 | |
1447 | writew(vptr->rx.filled & 0xfffc, ®s->RBRDU); | |
1448 | vptr->rx.filled = unusable; | |
1da177e4 LT |
1449 | } |
1450 | ||
1451 | /** | |
2cf71d2e DJ |
1452 | * velocity_init_dma_rings - set up DMA rings |
1453 | * @vptr: Velocity to set up | |
6aa20a22 | 1454 | * |
2cf71d2e DJ |
1455 | * Allocate PCI mapped DMA rings for the receive and transmit layer |
1456 | * to use. | |
1da177e4 | 1457 | */ |
2cf71d2e | 1458 | static int velocity_init_dma_rings(struct velocity_info *vptr) |
1da177e4 | 1459 | { |
2cf71d2e DJ |
1460 | struct velocity_opt *opt = &vptr->options; |
1461 | const unsigned int rx_ring_size = opt->numrx * sizeof(struct rx_desc); | |
1462 | const unsigned int tx_ring_size = opt->numtx * sizeof(struct tx_desc); | |
1463 | struct pci_dev *pdev = vptr->pdev; | |
1464 | dma_addr_t pool_dma; | |
1465 | void *pool; | |
1466 | unsigned int i; | |
1da177e4 LT |
1467 | |
1468 | /* | |
2cf71d2e DJ |
1469 | * Allocate all RD/TD rings a single pool. |
1470 | * | |
1471 | * pci_alloc_consistent() fulfills the requirement for 64 bytes | |
1472 | * alignment | |
1da177e4 | 1473 | */ |
2cf71d2e DJ |
1474 | pool = pci_alloc_consistent(pdev, tx_ring_size * vptr->tx.numq + |
1475 | rx_ring_size, &pool_dma); | |
1476 | if (!pool) { | |
1477 | dev_err(&pdev->dev, "%s : DMA memory allocation failed.\n", | |
1478 | vptr->dev->name); | |
1479 | return -ENOMEM; | |
1da177e4 LT |
1480 | } |
1481 | ||
2cf71d2e DJ |
1482 | vptr->rx.ring = pool; |
1483 | vptr->rx.pool_dma = pool_dma; | |
1da177e4 | 1484 | |
2cf71d2e DJ |
1485 | pool += rx_ring_size; |
1486 | pool_dma += rx_ring_size; | |
d4f73c8e | 1487 | |
2cf71d2e DJ |
1488 | for (i = 0; i < vptr->tx.numq; i++) { |
1489 | vptr->tx.rings[i] = pool; | |
1490 | vptr->tx.pool_dma[i] = pool_dma; | |
1491 | pool += tx_ring_size; | |
1492 | pool_dma += tx_ring_size; | |
1493 | } | |
1da177e4 LT |
1494 | |
1495 | return 0; | |
1496 | } | |
1497 | ||
2cf71d2e DJ |
1498 | static void velocity_set_rxbufsize(struct velocity_info *vptr, int mtu) |
1499 | { | |
1500 | vptr->rx.buf_sz = (mtu <= ETH_DATA_LEN) ? PKT_BUF_SZ : mtu + 32; | |
1501 | } | |
1502 | ||
1da177e4 LT |
1503 | /** |
1504 | * velocity_alloc_rx_buf - allocate aligned receive buffer | |
1505 | * @vptr: velocity | |
1506 | * @idx: ring index | |
1507 | * | |
1508 | * Allocate a new full sized buffer for the reception of a frame and | |
1509 | * map it into PCI space for the hardware to use. The hardware | |
1510 | * requires *64* byte alignment of the buffer which makes life | |
1511 | * less fun than would be ideal. | |
1512 | */ | |
1da177e4 LT |
1513 | static int velocity_alloc_rx_buf(struct velocity_info *vptr, int idx) |
1514 | { | |
0fe9f15e FR |
1515 | struct rx_desc *rd = &(vptr->rx.ring[idx]); |
1516 | struct velocity_rd_info *rd_info = &(vptr->rx.info[idx]); | |
1da177e4 | 1517 | |
0fe9f15e | 1518 | rd_info->skb = dev_alloc_skb(vptr->rx.buf_sz + 64); |
1da177e4 LT |
1519 | if (rd_info->skb == NULL) |
1520 | return -ENOMEM; | |
1521 | ||
1522 | /* | |
1523 | * Do the gymnastics to get the buffer head for data at | |
1524 | * 64byte alignment. | |
1525 | */ | |
da95b2d4 SK |
1526 | skb_reserve(rd_info->skb, |
1527 | 64 - ((unsigned long) rd_info->skb->data & 63)); | |
0fe9f15e FR |
1528 | rd_info->skb_dma = pci_map_single(vptr->pdev, rd_info->skb->data, |
1529 | vptr->rx.buf_sz, PCI_DMA_FROMDEVICE); | |
6aa20a22 | 1530 | |
1da177e4 LT |
1531 | /* |
1532 | * Fill in the descriptor to match | |
0fe9f15e | 1533 | */ |
6aa20a22 | 1534 | |
1da177e4 | 1535 | *((u32 *) & (rd->rdesc0)) = 0; |
0fe9f15e | 1536 | rd->size = cpu_to_le16(vptr->rx.buf_sz) | RX_INTEN; |
1da177e4 LT |
1537 | rd->pa_low = cpu_to_le32(rd_info->skb_dma); |
1538 | rd->pa_high = 0; | |
1539 | return 0; | |
1540 | } | |
1541 | ||
6aa20a22 | 1542 | |
2cf71d2e | 1543 | static int velocity_rx_refill(struct velocity_info *vptr) |
1da177e4 | 1544 | { |
2cf71d2e | 1545 | int dirty = vptr->rx.dirty, done = 0; |
1da177e4 | 1546 | |
2cf71d2e DJ |
1547 | do { |
1548 | struct rx_desc *rd = vptr->rx.ring + dirty; | |
1da177e4 | 1549 | |
2cf71d2e DJ |
1550 | /* Fine for an all zero Rx desc at init time as well */ |
1551 | if (rd->rdesc0.len & OWNED_BY_NIC) | |
1552 | break; | |
1da177e4 | 1553 | |
2cf71d2e DJ |
1554 | if (!vptr->rx.info[dirty].skb) { |
1555 | if (velocity_alloc_rx_buf(vptr, dirty) < 0) | |
1da177e4 | 1556 | break; |
1da177e4 | 1557 | } |
2cf71d2e DJ |
1558 | done++; |
1559 | dirty = (dirty < vptr->options.numrx - 1) ? dirty + 1 : 0; | |
1560 | } while (dirty != vptr->rx.curr); | |
1da177e4 | 1561 | |
2cf71d2e DJ |
1562 | if (done) { |
1563 | vptr->rx.dirty = dirty; | |
1564 | vptr->rx.filled += done; | |
1da177e4 | 1565 | } |
2cf71d2e DJ |
1566 | |
1567 | return done; | |
1da177e4 LT |
1568 | } |
1569 | ||
1570 | /** | |
2cf71d2e DJ |
1571 | * velocity_free_rd_ring - free receive ring |
1572 | * @vptr: velocity to clean up | |
1da177e4 | 1573 | * |
2cf71d2e DJ |
1574 | * Free the receive buffers for each ring slot and any |
1575 | * attached socket buffers that need to go away. | |
1da177e4 | 1576 | */ |
2cf71d2e | 1577 | static void velocity_free_rd_ring(struct velocity_info *vptr) |
1da177e4 | 1578 | { |
2cf71d2e | 1579 | int i; |
1da177e4 | 1580 | |
2cf71d2e DJ |
1581 | if (vptr->rx.info == NULL) |
1582 | return; | |
6aa20a22 | 1583 | |
2cf71d2e DJ |
1584 | for (i = 0; i < vptr->options.numrx; i++) { |
1585 | struct velocity_rd_info *rd_info = &(vptr->rx.info[i]); | |
1586 | struct rx_desc *rd = vptr->rx.ring + i; | |
1da177e4 | 1587 | |
2cf71d2e | 1588 | memset(rd, 0, sizeof(*rd)); |
1da177e4 | 1589 | |
2cf71d2e DJ |
1590 | if (!rd_info->skb) |
1591 | continue; | |
1592 | pci_unmap_single(vptr->pdev, rd_info->skb_dma, vptr->rx.buf_sz, | |
1593 | PCI_DMA_FROMDEVICE); | |
1594 | rd_info->skb_dma = 0; | |
6aa20a22 | 1595 | |
2cf71d2e DJ |
1596 | dev_kfree_skb(rd_info->skb); |
1597 | rd_info->skb = NULL; | |
1da177e4 LT |
1598 | } |
1599 | ||
2cf71d2e DJ |
1600 | kfree(vptr->rx.info); |
1601 | vptr->rx.info = NULL; | |
1602 | } | |
1da177e4 | 1603 | |
1da177e4 | 1604 | |
1da177e4 | 1605 | |
2cf71d2e DJ |
1606 | /** |
1607 | * velocity_init_rd_ring - set up receive ring | |
1608 | * @vptr: velocity to configure | |
1609 | * | |
1610 | * Allocate and set up the receive buffers for each ring slot and | |
1611 | * assign them to the network adapter. | |
1612 | */ | |
1613 | static int velocity_init_rd_ring(struct velocity_info *vptr) | |
1614 | { | |
1615 | int ret = -ENOMEM; | |
1da177e4 | 1616 | |
2cf71d2e DJ |
1617 | vptr->rx.info = kcalloc(vptr->options.numrx, |
1618 | sizeof(struct velocity_rd_info), GFP_KERNEL); | |
1619 | if (!vptr->rx.info) | |
1620 | goto out; | |
6aa20a22 | 1621 | |
2cf71d2e | 1622 | velocity_init_rx_ring_indexes(vptr); |
1da177e4 | 1623 | |
2cf71d2e DJ |
1624 | if (velocity_rx_refill(vptr) != vptr->options.numrx) { |
1625 | VELOCITY_PRT(MSG_LEVEL_ERR, KERN_ERR | |
1626 | "%s: failed to allocate RX buffer.\n", vptr->dev->name); | |
1627 | velocity_free_rd_ring(vptr); | |
1628 | goto out; | |
1629 | } | |
1da177e4 | 1630 | |
2cf71d2e DJ |
1631 | ret = 0; |
1632 | out: | |
1633 | return ret; | |
1da177e4 LT |
1634 | } |
1635 | ||
1636 | /** | |
2cf71d2e DJ |
1637 | * velocity_init_td_ring - set up transmit ring |
1638 | * @vptr: velocity | |
1da177e4 | 1639 | * |
2cf71d2e DJ |
1640 | * Set up the transmit ring and chain the ring pointers together. |
1641 | * Returns zero on success or a negative posix errno code for | |
1642 | * failure. | |
1da177e4 | 1643 | */ |
2cf71d2e | 1644 | static int velocity_init_td_ring(struct velocity_info *vptr) |
1da177e4 | 1645 | { |
2cf71d2e | 1646 | int j; |
1da177e4 | 1647 | |
2cf71d2e DJ |
1648 | /* Init the TD ring entries */ |
1649 | for (j = 0; j < vptr->tx.numq; j++) { | |
1da177e4 | 1650 | |
2cf71d2e DJ |
1651 | vptr->tx.infos[j] = kcalloc(vptr->options.numtx, |
1652 | sizeof(struct velocity_td_info), | |
1653 | GFP_KERNEL); | |
1654 | if (!vptr->tx.infos[j]) { | |
1655 | while (--j >= 0) | |
1656 | kfree(vptr->tx.infos[j]); | |
1657 | return -ENOMEM; | |
1da177e4 | 1658 | } |
2cf71d2e DJ |
1659 | |
1660 | vptr->tx.tail[j] = vptr->tx.curr[j] = vptr->tx.used[j] = 0; | |
1da177e4 | 1661 | } |
2cf71d2e DJ |
1662 | return 0; |
1663 | } | |
1664 | ||
1665 | /** | |
1666 | * velocity_free_dma_rings - free PCI ring pointers | |
1667 | * @vptr: Velocity to free from | |
1668 | * | |
1669 | * Clean up the PCI ring buffers allocated to this velocity. | |
1670 | */ | |
1671 | static void velocity_free_dma_rings(struct velocity_info *vptr) | |
1672 | { | |
1673 | const int size = vptr->options.numrx * sizeof(struct rx_desc) + | |
1674 | vptr->options.numtx * sizeof(struct tx_desc) * vptr->tx.numq; | |
1675 | ||
1676 | pci_free_consistent(vptr->pdev, size, vptr->rx.ring, vptr->rx.pool_dma); | |
1da177e4 LT |
1677 | } |
1678 | ||
2cf71d2e | 1679 | |
3c4dc711 FR |
1680 | static int velocity_init_rings(struct velocity_info *vptr, int mtu) |
1681 | { | |
1682 | int ret; | |
1683 | ||
1684 | velocity_set_rxbufsize(vptr, mtu); | |
1685 | ||
1686 | ret = velocity_init_dma_rings(vptr); | |
1687 | if (ret < 0) | |
1688 | goto out; | |
1689 | ||
1690 | ret = velocity_init_rd_ring(vptr); | |
1691 | if (ret < 0) | |
1692 | goto err_free_dma_rings_0; | |
1693 | ||
1694 | ret = velocity_init_td_ring(vptr); | |
1695 | if (ret < 0) | |
1696 | goto err_free_rd_ring_1; | |
1697 | out: | |
1698 | return ret; | |
1699 | ||
1700 | err_free_rd_ring_1: | |
1701 | velocity_free_rd_ring(vptr); | |
1702 | err_free_dma_rings_0: | |
1703 | velocity_free_dma_rings(vptr); | |
1704 | goto out; | |
1705 | } | |
1706 | ||
1da177e4 | 1707 | /** |
2cf71d2e DJ |
1708 | * velocity_free_tx_buf - free transmit buffer |
1709 | * @vptr: velocity | |
1710 | * @tdinfo: buffer | |
1da177e4 | 1711 | * |
2cf71d2e DJ |
1712 | * Release an transmit buffer. If the buffer was preallocated then |
1713 | * recycle it, if not then unmap the buffer. | |
1da177e4 | 1714 | */ |
c79992fd SK |
1715 | static void velocity_free_tx_buf(struct velocity_info *vptr, |
1716 | struct velocity_td_info *tdinfo, struct tx_desc *td) | |
1da177e4 | 1717 | { |
2cf71d2e | 1718 | struct sk_buff *skb = tdinfo->skb; |
28133176 | 1719 | |
2cf71d2e DJ |
1720 | /* |
1721 | * Don't unmap the pre-allocated tx_bufs | |
1722 | */ | |
1723 | if (tdinfo->skb_dma) { | |
c79992fd | 1724 | int i; |
1da177e4 | 1725 | |
2cf71d2e | 1726 | for (i = 0; i < tdinfo->nskb_dma; i++) { |
c79992fd SK |
1727 | size_t pktlen = max_t(size_t, skb->len, ETH_ZLEN); |
1728 | ||
1729 | /* For scatter-gather */ | |
1730 | if (skb_shinfo(skb)->nr_frags > 0) | |
1731 | pktlen = max_t(size_t, pktlen, | |
1732 | td->td_buf[i].size & ~TD_QUEUE); | |
1733 | ||
1734 | pci_unmap_single(vptr->pdev, tdinfo->skb_dma[i], | |
1735 | le16_to_cpu(pktlen), PCI_DMA_TODEVICE); | |
2cf71d2e | 1736 | } |
1da177e4 | 1737 | } |
2cf71d2e DJ |
1738 | dev_kfree_skb_irq(skb); |
1739 | tdinfo->skb = NULL; | |
1da177e4 LT |
1740 | } |
1741 | ||
6aa20a22 | 1742 | |
2cf71d2e DJ |
1743 | /* |
1744 | * FIXME: could we merge this with velocity_free_tx_buf ? | |
1745 | */ | |
1746 | static void velocity_free_td_ring_entry(struct velocity_info *vptr, | |
1747 | int q, int n) | |
1da177e4 | 1748 | { |
2cf71d2e DJ |
1749 | struct velocity_td_info *td_info = &(vptr->tx.infos[q][n]); |
1750 | int i; | |
bd7b3f34 | 1751 | |
2cf71d2e DJ |
1752 | if (td_info == NULL) |
1753 | return; | |
3c4dc711 | 1754 | |
2cf71d2e DJ |
1755 | if (td_info->skb) { |
1756 | for (i = 0; i < td_info->nskb_dma; i++) { | |
1757 | if (td_info->skb_dma[i]) { | |
1758 | pci_unmap_single(vptr->pdev, td_info->skb_dma[i], | |
1759 | td_info->skb->len, PCI_DMA_TODEVICE); | |
1760 | td_info->skb_dma[i] = 0; | |
1761 | } | |
3c4dc711 | 1762 | } |
2cf71d2e DJ |
1763 | dev_kfree_skb(td_info->skb); |
1764 | td_info->skb = NULL; | |
3c4dc711 | 1765 | } |
1da177e4 LT |
1766 | } |
1767 | ||
1768 | /** | |
2cf71d2e DJ |
1769 | * velocity_free_td_ring - free td ring |
1770 | * @vptr: velocity | |
1da177e4 | 1771 | * |
2cf71d2e DJ |
1772 | * Free up the transmit ring for this particular velocity adapter. |
1773 | * We free the ring contents but not the ring itself. | |
1774 | */ | |
1775 | static void velocity_free_td_ring(struct velocity_info *vptr) | |
1776 | { | |
1777 | int i, j; | |
1da177e4 | 1778 | |
2cf71d2e DJ |
1779 | for (j = 0; j < vptr->tx.numq; j++) { |
1780 | if (vptr->tx.infos[j] == NULL) | |
1781 | continue; | |
1782 | for (i = 0; i < vptr->options.numtx; i++) | |
1783 | velocity_free_td_ring_entry(vptr, j, i); | |
6aa20a22 | 1784 | |
2cf71d2e DJ |
1785 | kfree(vptr->tx.infos[j]); |
1786 | vptr->tx.infos[j] = NULL; | |
1787 | } | |
1788 | } | |
6aa20a22 | 1789 | |
1da177e4 | 1790 | |
2cf71d2e DJ |
1791 | static void velocity_free_rings(struct velocity_info *vptr) |
1792 | { | |
1793 | velocity_free_td_ring(vptr); | |
1794 | velocity_free_rd_ring(vptr); | |
1795 | velocity_free_dma_rings(vptr); | |
1da177e4 LT |
1796 | } |
1797 | ||
1798 | /** | |
2cf71d2e DJ |
1799 | * velocity_error - handle error from controller |
1800 | * @vptr: velocity | |
1801 | * @status: card status | |
1802 | * | |
1803 | * Process an error report from the hardware and attempt to recover | |
1804 | * the card itself. At the moment we cannot recover from some | |
1805 | * theoretically impossible errors but this could be fixed using | |
1806 | * the pci_device_failed logic to bounce the hardware | |
1da177e4 | 1807 | * |
1da177e4 | 1808 | */ |
2cf71d2e | 1809 | static void velocity_error(struct velocity_info *vptr, int status) |
1da177e4 | 1810 | { |
580a6902 | 1811 | |
2cf71d2e DJ |
1812 | if (status & ISR_TXSTLI) { |
1813 | struct mac_regs __iomem *regs = vptr->mac_regs; | |
1da177e4 | 1814 | |
2cf71d2e DJ |
1815 | printk(KERN_ERR "TD structure error TDindex=%hx\n", readw(®s->TDIdx[0])); |
1816 | BYTE_REG_BITS_ON(TXESR_TDSTR, ®s->TXESR); | |
1817 | writew(TRDCSR_RUN, ®s->TDCSRClr); | |
1818 | netif_stop_queue(vptr->dev); | |
1da177e4 | 1819 | |
2cf71d2e DJ |
1820 | /* FIXME: port over the pci_device_failed code and use it |
1821 | here */ | |
1822 | } | |
1da177e4 | 1823 | |
2cf71d2e DJ |
1824 | if (status & ISR_SRCI) { |
1825 | struct mac_regs __iomem *regs = vptr->mac_regs; | |
1826 | int linked; | |
1da177e4 | 1827 | |
2cf71d2e DJ |
1828 | if (vptr->options.spd_dpx == SPD_DPX_AUTO) { |
1829 | vptr->mii_status = check_connection_type(regs); | |
1da177e4 | 1830 | |
2cf71d2e DJ |
1831 | /* |
1832 | * If it is a 3119, disable frame bursting in | |
1833 | * halfduplex mode and enable it in fullduplex | |
1834 | * mode | |
1835 | */ | |
1836 | if (vptr->rev_id < REV_ID_VT3216_A0) { | |
0527a1a8 | 1837 | if (vptr->mii_status & VELOCITY_DUPLEX_FULL) |
2cf71d2e DJ |
1838 | BYTE_REG_BITS_ON(TCR_TB2BDIS, ®s->TCR); |
1839 | else | |
1840 | BYTE_REG_BITS_OFF(TCR_TB2BDIS, ®s->TCR); | |
1841 | } | |
1842 | /* | |
1843 | * Only enable CD heart beat counter in 10HD mode | |
1844 | */ | |
1845 | if (!(vptr->mii_status & VELOCITY_DUPLEX_FULL) && (vptr->mii_status & VELOCITY_SPEED_10)) | |
1846 | BYTE_REG_BITS_OFF(TESTCFG_HBDIS, ®s->TESTCFG); | |
1847 | else | |
1848 | BYTE_REG_BITS_ON(TESTCFG_HBDIS, ®s->TESTCFG); | |
6dfc4b95 SK |
1849 | |
1850 | setup_queue_timers(vptr); | |
2cf71d2e DJ |
1851 | } |
1852 | /* | |
1853 | * Get link status from PHYSR0 | |
1854 | */ | |
1855 | linked = readb(®s->PHYSR0) & PHYSR0_LINKGD; | |
1da177e4 | 1856 | |
2cf71d2e DJ |
1857 | if (linked) { |
1858 | vptr->mii_status &= ~VELOCITY_LINK_FAIL; | |
1859 | netif_carrier_on(vptr->dev); | |
1860 | } else { | |
1861 | vptr->mii_status |= VELOCITY_LINK_FAIL; | |
1862 | netif_carrier_off(vptr->dev); | |
1863 | } | |
1da177e4 | 1864 | |
2cf71d2e DJ |
1865 | velocity_print_link_status(vptr); |
1866 | enable_flow_control_ability(vptr); | |
1da177e4 | 1867 | |
2cf71d2e DJ |
1868 | /* |
1869 | * Re-enable auto-polling because SRCI will disable | |
1870 | * auto-polling | |
1871 | */ | |
1da177e4 | 1872 | |
2cf71d2e | 1873 | enable_mii_autopoll(regs); |
1da177e4 | 1874 | |
2cf71d2e DJ |
1875 | if (vptr->mii_status & VELOCITY_LINK_FAIL) |
1876 | netif_stop_queue(vptr->dev); | |
1877 | else | |
1878 | netif_wake_queue(vptr->dev); | |
1da177e4 | 1879 | |
6403eab1 | 1880 | } |
2cf71d2e DJ |
1881 | if (status & ISR_MIBFI) |
1882 | velocity_update_hw_mibs(vptr); | |
1883 | if (status & ISR_LSTEI) | |
1884 | mac_rx_queue_wake(vptr->mac_regs); | |
1da177e4 LT |
1885 | } |
1886 | ||
1887 | /** | |
2cf71d2e DJ |
1888 | * tx_srv - transmit interrupt service |
1889 | * @vptr; Velocity | |
1da177e4 | 1890 | * |
2cf71d2e DJ |
1891 | * Scan the queues looking for transmitted packets that |
1892 | * we can complete and clean up. Update any statistics as | |
1893 | * necessary/ | |
1da177e4 | 1894 | */ |
d6cade0f | 1895 | static int velocity_tx_srv(struct velocity_info *vptr) |
1da177e4 | 1896 | { |
2cf71d2e DJ |
1897 | struct tx_desc *td; |
1898 | int qnum; | |
1899 | int full = 0; | |
1900 | int idx; | |
1901 | int works = 0; | |
1902 | struct velocity_td_info *tdinfo; | |
1903 | struct net_device_stats *stats = &vptr->dev->stats; | |
1da177e4 | 1904 | |
2cf71d2e DJ |
1905 | for (qnum = 0; qnum < vptr->tx.numq; qnum++) { |
1906 | for (idx = vptr->tx.tail[qnum]; vptr->tx.used[qnum] > 0; | |
1907 | idx = (idx + 1) % vptr->options.numtx) { | |
1da177e4 | 1908 | |
2cf71d2e DJ |
1909 | /* |
1910 | * Get Tx Descriptor | |
1911 | */ | |
1912 | td = &(vptr->tx.rings[qnum][idx]); | |
1913 | tdinfo = &(vptr->tx.infos[qnum][idx]); | |
1da177e4 | 1914 | |
2cf71d2e DJ |
1915 | if (td->tdesc0.len & OWNED_BY_NIC) |
1916 | break; | |
1da177e4 | 1917 | |
2cf71d2e DJ |
1918 | if ((works++ > 15)) |
1919 | break; | |
1920 | ||
1921 | if (td->tdesc0.TSR & TSR0_TERR) { | |
1922 | stats->tx_errors++; | |
1923 | stats->tx_dropped++; | |
1924 | if (td->tdesc0.TSR & TSR0_CDH) | |
1925 | stats->tx_heartbeat_errors++; | |
1926 | if (td->tdesc0.TSR & TSR0_CRS) | |
1927 | stats->tx_carrier_errors++; | |
1928 | if (td->tdesc0.TSR & TSR0_ABT) | |
1929 | stats->tx_aborted_errors++; | |
1930 | if (td->tdesc0.TSR & TSR0_OWC) | |
1931 | stats->tx_window_errors++; | |
1932 | } else { | |
1933 | stats->tx_packets++; | |
1934 | stats->tx_bytes += tdinfo->skb->len; | |
1935 | } | |
c79992fd | 1936 | velocity_free_tx_buf(vptr, tdinfo, td); |
2cf71d2e DJ |
1937 | vptr->tx.used[qnum]--; |
1938 | } | |
1939 | vptr->tx.tail[qnum] = idx; | |
1da177e4 | 1940 | |
2cf71d2e DJ |
1941 | if (AVAIL_TD(vptr, qnum) < 1) |
1942 | full = 1; | |
1943 | } | |
1da177e4 | 1944 | /* |
2cf71d2e DJ |
1945 | * Look to see if we should kick the transmit network |
1946 | * layer for more work. | |
1da177e4 | 1947 | */ |
8e95a202 JP |
1948 | if (netif_queue_stopped(vptr->dev) && (full == 0) && |
1949 | (!(vptr->mii_status & VELOCITY_LINK_FAIL))) { | |
2cf71d2e DJ |
1950 | netif_wake_queue(vptr->dev); |
1951 | } | |
1952 | return works; | |
1953 | } | |
1954 | ||
1955 | /** | |
1956 | * velocity_rx_csum - checksum process | |
1957 | * @rd: receive packet descriptor | |
1958 | * @skb: network layer packet buffer | |
1959 | * | |
1960 | * Process the status bits for the received packet and determine | |
1961 | * if the checksum was computed and verified by the hardware | |
1962 | */ | |
1963 | static inline void velocity_rx_csum(struct rx_desc *rd, struct sk_buff *skb) | |
1964 | { | |
bc8acf2c | 1965 | skb_checksum_none_assert(skb); |
6aa20a22 | 1966 | |
2cf71d2e DJ |
1967 | if (rd->rdesc1.CSM & CSM_IPKT) { |
1968 | if (rd->rdesc1.CSM & CSM_IPOK) { | |
1969 | if ((rd->rdesc1.CSM & CSM_TCPKT) || | |
1970 | (rd->rdesc1.CSM & CSM_UDPKT)) { | |
1971 | if (!(rd->rdesc1.CSM & CSM_TUPOK)) | |
1972 | return; | |
1973 | } | |
1974 | skb->ip_summed = CHECKSUM_UNNECESSARY; | |
1da177e4 LT |
1975 | } |
1976 | } | |
1da177e4 LT |
1977 | } |
1978 | ||
1da177e4 | 1979 | /** |
2cf71d2e DJ |
1980 | * velocity_rx_copy - in place Rx copy for small packets |
1981 | * @rx_skb: network layer packet buffer candidate | |
1982 | * @pkt_size: received data size | |
1983 | * @rd: receive packet descriptor | |
1da177e4 LT |
1984 | * @dev: network device |
1985 | * | |
2cf71d2e | 1986 | * Replace the current skb that is scheduled for Rx processing by a |
25985edc | 1987 | * shorter, immediately allocated skb, if the received packet is small |
2cf71d2e DJ |
1988 | * enough. This function returns a negative value if the received |
1989 | * packet is too big or if memory is exhausted. | |
1da177e4 | 1990 | */ |
2cf71d2e DJ |
1991 | static int velocity_rx_copy(struct sk_buff **rx_skb, int pkt_size, |
1992 | struct velocity_info *vptr) | |
1da177e4 | 1993 | { |
2cf71d2e DJ |
1994 | int ret = -1; |
1995 | if (pkt_size < rx_copybreak) { | |
1996 | struct sk_buff *new_skb; | |
1da177e4 | 1997 | |
89d71a66 | 1998 | new_skb = netdev_alloc_skb_ip_align(vptr->dev, pkt_size); |
2cf71d2e DJ |
1999 | if (new_skb) { |
2000 | new_skb->ip_summed = rx_skb[0]->ip_summed; | |
2cf71d2e DJ |
2001 | skb_copy_from_linear_data(*rx_skb, new_skb->data, pkt_size); |
2002 | *rx_skb = new_skb; | |
2003 | ret = 0; | |
1da177e4 LT |
2004 | } |
2005 | ||
1da177e4 | 2006 | } |
2cf71d2e | 2007 | return ret; |
1da177e4 LT |
2008 | } |
2009 | ||
2010 | /** | |
2cf71d2e DJ |
2011 | * velocity_iph_realign - IP header alignment |
2012 | * @vptr: velocity we are handling | |
2013 | * @skb: network layer packet buffer | |
2014 | * @pkt_size: received data size | |
1da177e4 | 2015 | * |
2cf71d2e DJ |
2016 | * Align IP header on a 2 bytes boundary. This behavior can be |
2017 | * configured by the user. | |
1da177e4 | 2018 | */ |
2cf71d2e DJ |
2019 | static inline void velocity_iph_realign(struct velocity_info *vptr, |
2020 | struct sk_buff *skb, int pkt_size) | |
1da177e4 | 2021 | { |
2cf71d2e DJ |
2022 | if (vptr->flags & VELOCITY_FLAGS_IP_ALIGN) { |
2023 | memmove(skb->data + 2, skb->data, pkt_size); | |
2024 | skb_reserve(skb, 2); | |
2025 | } | |
2026 | } | |
6aa20a22 | 2027 | |
1da177e4 | 2028 | |
2cf71d2e DJ |
2029 | /** |
2030 | * velocity_receive_frame - received packet processor | |
2031 | * @vptr: velocity we are handling | |
2032 | * @idx: ring index | |
2033 | * | |
2034 | * A packet has arrived. We process the packet and if appropriate | |
2035 | * pass the frame up the network stack | |
2036 | */ | |
2037 | static int velocity_receive_frame(struct velocity_info *vptr, int idx) | |
2038 | { | |
2039 | void (*pci_action)(struct pci_dev *, dma_addr_t, size_t, int); | |
2040 | struct net_device_stats *stats = &vptr->dev->stats; | |
2041 | struct velocity_rd_info *rd_info = &(vptr->rx.info[idx]); | |
2042 | struct rx_desc *rd = &(vptr->rx.ring[idx]); | |
2043 | int pkt_len = le16_to_cpu(rd->rdesc0.len) & 0x3fff; | |
2044 | struct sk_buff *skb; | |
1da177e4 | 2045 | |
2cf71d2e DJ |
2046 | if (rd->rdesc0.RSR & (RSR_STP | RSR_EDP)) { |
2047 | VELOCITY_PRT(MSG_LEVEL_VERBOSE, KERN_ERR " %s : the received frame span multple RDs.\n", vptr->dev->name); | |
2048 | stats->rx_length_errors++; | |
2049 | return -EINVAL; | |
2050 | } | |
1da177e4 | 2051 | |
2cf71d2e DJ |
2052 | if (rd->rdesc0.RSR & RSR_MAR) |
2053 | stats->multicast++; | |
1da177e4 | 2054 | |
2cf71d2e | 2055 | skb = rd_info->skb; |
1da177e4 | 2056 | |
2cf71d2e DJ |
2057 | pci_dma_sync_single_for_cpu(vptr->pdev, rd_info->skb_dma, |
2058 | vptr->rx.buf_sz, PCI_DMA_FROMDEVICE); | |
1da177e4 | 2059 | |
2cf71d2e DJ |
2060 | /* |
2061 | * Drop frame not meeting IEEE 802.3 | |
2062 | */ | |
1da177e4 | 2063 | |
2cf71d2e DJ |
2064 | if (vptr->flags & VELOCITY_FLAGS_VAL_PKT_LEN) { |
2065 | if (rd->rdesc0.RSR & RSR_RL) { | |
2066 | stats->rx_length_errors++; | |
2067 | return -EINVAL; | |
2068 | } | |
2069 | } | |
6aa20a22 | 2070 | |
2cf71d2e | 2071 | pci_action = pci_dma_sync_single_for_device; |
1da177e4 | 2072 | |
2cf71d2e | 2073 | velocity_rx_csum(rd, skb); |
6aa20a22 | 2074 | |
2cf71d2e DJ |
2075 | if (velocity_rx_copy(&skb, pkt_len, vptr) < 0) { |
2076 | velocity_iph_realign(vptr, skb, pkt_len); | |
2077 | pci_action = pci_unmap_single; | |
2078 | rd_info->skb = NULL; | |
2079 | } | |
6aa20a22 | 2080 | |
2cf71d2e DJ |
2081 | pci_action(vptr->pdev, rd_info->skb_dma, vptr->rx.buf_sz, |
2082 | PCI_DMA_FROMDEVICE); | |
1da177e4 | 2083 | |
2cf71d2e DJ |
2084 | skb_put(skb, pkt_len - 4); |
2085 | skb->protocol = eth_type_trans(skb, vptr->dev); | |
2086 | ||
73b54688 JP |
2087 | if (rd->rdesc0.RSR & RSR_DETAG) { |
2088 | u16 vid = swab16(le16_to_cpu(rd->rdesc1.PQTAG)); | |
2089 | ||
2090 | __vlan_hwaccel_put_tag(skb, vid); | |
2091 | } | |
2092 | netif_rx(skb); | |
6aa20a22 | 2093 | |
2cf71d2e | 2094 | stats->rx_bytes += pkt_len; |
6aa20a22 | 2095 | |
2cf71d2e | 2096 | return 0; |
1da177e4 LT |
2097 | } |
2098 | ||
1da177e4 LT |
2099 | |
2100 | /** | |
2cf71d2e DJ |
2101 | * velocity_rx_srv - service RX interrupt |
2102 | * @vptr: velocity | |
1da177e4 | 2103 | * |
2cf71d2e DJ |
2104 | * Walk the receive ring of the velocity adapter and remove |
2105 | * any received packets from the receive queue. Hand the ring | |
2106 | * slots back to the adapter for reuse. | |
1da177e4 | 2107 | */ |
d6cade0f | 2108 | static int velocity_rx_srv(struct velocity_info *vptr, int budget_left) |
1da177e4 | 2109 | { |
2cf71d2e DJ |
2110 | struct net_device_stats *stats = &vptr->dev->stats; |
2111 | int rd_curr = vptr->rx.curr; | |
2112 | int works = 0; | |
2113 | ||
dfff7144 | 2114 | while (works < budget_left) { |
2cf71d2e DJ |
2115 | struct rx_desc *rd = vptr->rx.ring + rd_curr; |
2116 | ||
2117 | if (!vptr->rx.info[rd_curr].skb) | |
2118 | break; | |
2119 | ||
2120 | if (rd->rdesc0.len & OWNED_BY_NIC) | |
2121 | break; | |
2122 | ||
2123 | rmb(); | |
1da177e4 | 2124 | |
2cf71d2e DJ |
2125 | /* |
2126 | * Don't drop CE or RL error frame although RXOK is off | |
2127 | */ | |
2128 | if (rd->rdesc0.RSR & (RSR_RXOK | RSR_CE | RSR_RL)) { | |
2129 | if (velocity_receive_frame(vptr, rd_curr) < 0) | |
2130 | stats->rx_dropped++; | |
2131 | } else { | |
2132 | if (rd->rdesc0.RSR & RSR_CRC) | |
2133 | stats->rx_crc_errors++; | |
2134 | if (rd->rdesc0.RSR & RSR_FAE) | |
2135 | stats->rx_frame_errors++; | |
1da177e4 | 2136 | |
2cf71d2e DJ |
2137 | stats->rx_dropped++; |
2138 | } | |
6aa20a22 | 2139 | |
2cf71d2e | 2140 | rd->size |= RX_INTEN; |
1da177e4 | 2141 | |
2cf71d2e DJ |
2142 | rd_curr++; |
2143 | if (rd_curr >= vptr->options.numrx) | |
2144 | rd_curr = 0; | |
dfff7144 SK |
2145 | works++; |
2146 | } | |
1da177e4 | 2147 | |
2cf71d2e | 2148 | vptr->rx.curr = rd_curr; |
1da177e4 | 2149 | |
2cf71d2e DJ |
2150 | if ((works > 0) && (velocity_rx_refill(vptr) > 0)) |
2151 | velocity_give_many_rx_descs(vptr); | |
2152 | ||
2153 | VAR_USED(stats); | |
2154 | return works; | |
2155 | } | |
6aa20a22 | 2156 | |
dfff7144 SK |
2157 | static int velocity_poll(struct napi_struct *napi, int budget) |
2158 | { | |
2159 | struct velocity_info *vptr = container_of(napi, | |
2160 | struct velocity_info, napi); | |
2161 | unsigned int rx_done; | |
3f2e8d9f | 2162 | unsigned long flags; |
dfff7144 | 2163 | |
3f2e8d9f | 2164 | spin_lock_irqsave(&vptr->lock, flags); |
dfff7144 SK |
2165 | /* |
2166 | * Do rx and tx twice for performance (taken from the VIA | |
2167 | * out-of-tree driver). | |
2168 | */ | |
d6cade0f SK |
2169 | rx_done = velocity_rx_srv(vptr, budget / 2); |
2170 | velocity_tx_srv(vptr); | |
2171 | rx_done += velocity_rx_srv(vptr, budget - rx_done); | |
2172 | velocity_tx_srv(vptr); | |
dfff7144 SK |
2173 | |
2174 | /* If budget not fully consumed, exit the polling mode */ | |
2175 | if (rx_done < budget) { | |
2176 | napi_complete(napi); | |
2177 | mac_enable_int(vptr->mac_regs); | |
2178 | } | |
3f2e8d9f | 2179 | spin_unlock_irqrestore(&vptr->lock, flags); |
dfff7144 SK |
2180 | |
2181 | return rx_done; | |
2182 | } | |
6aa20a22 | 2183 | |
1da177e4 | 2184 | /** |
2cf71d2e DJ |
2185 | * velocity_intr - interrupt callback |
2186 | * @irq: interrupt number | |
2187 | * @dev_instance: interrupting device | |
1da177e4 | 2188 | * |
2cf71d2e DJ |
2189 | * Called whenever an interrupt is generated by the velocity |
2190 | * adapter IRQ line. We may not be the source of the interrupt | |
2191 | * and need to identify initially if we are, and if not exit as | |
2192 | * efficiently as possible. | |
1da177e4 | 2193 | */ |
2cf71d2e | 2194 | static irqreturn_t velocity_intr(int irq, void *dev_instance) |
1da177e4 | 2195 | { |
2cf71d2e DJ |
2196 | struct net_device *dev = dev_instance; |
2197 | struct velocity_info *vptr = netdev_priv(dev); | |
2198 | u32 isr_status; | |
1da177e4 | 2199 | |
2cf71d2e DJ |
2200 | spin_lock(&vptr->lock); |
2201 | isr_status = mac_read_isr(vptr->mac_regs); | |
2202 | ||
2203 | /* Not us ? */ | |
2204 | if (isr_status == 0) { | |
2205 | spin_unlock(&vptr->lock); | |
2206 | return IRQ_NONE; | |
1da177e4 | 2207 | } |
1da177e4 | 2208 | |
3f2e8d9f SK |
2209 | /* Ack the interrupt */ |
2210 | mac_write_isr(vptr->mac_regs, isr_status); | |
2211 | ||
dfff7144 SK |
2212 | if (likely(napi_schedule_prep(&vptr->napi))) { |
2213 | mac_disable_int(vptr->mac_regs); | |
2214 | __napi_schedule(&vptr->napi); | |
1da177e4 | 2215 | } |
3f2e8d9f SK |
2216 | |
2217 | if (isr_status & (~(ISR_PRXI | ISR_PPRXI | ISR_PTXI | ISR_PPTXI))) | |
2218 | velocity_error(vptr, isr_status); | |
2219 | ||
2cf71d2e | 2220 | spin_unlock(&vptr->lock); |
2cf71d2e | 2221 | |
dfff7144 | 2222 | return IRQ_HANDLED; |
1da177e4 LT |
2223 | } |
2224 | ||
2225 | /** | |
2cf71d2e DJ |
2226 | * velocity_open - interface activation callback |
2227 | * @dev: network layer device to open | |
1da177e4 | 2228 | * |
2cf71d2e DJ |
2229 | * Called when the network layer brings the interface up. Returns |
2230 | * a negative posix error code on failure, or zero on success. | |
2231 | * | |
2232 | * All the ring allocation and set up is done on open for this | |
2233 | * adapter to minimise memory usage when inactive | |
1da177e4 | 2234 | */ |
2cf71d2e | 2235 | static int velocity_open(struct net_device *dev) |
1da177e4 | 2236 | { |
2cf71d2e DJ |
2237 | struct velocity_info *vptr = netdev_priv(dev); |
2238 | int ret; | |
1da177e4 | 2239 | |
2cf71d2e DJ |
2240 | ret = velocity_init_rings(vptr, dev->mtu); |
2241 | if (ret < 0) | |
2242 | goto out; | |
1da177e4 | 2243 | |
2cf71d2e DJ |
2244 | /* Ensure chip is running */ |
2245 | pci_set_power_state(vptr->pdev, PCI_D0); | |
1da177e4 | 2246 | |
2cf71d2e DJ |
2247 | velocity_init_registers(vptr, VELOCITY_INIT_COLD); |
2248 | ||
1ede9b52 | 2249 | ret = request_irq(vptr->pdev->irq, velocity_intr, IRQF_SHARED, |
2cf71d2e DJ |
2250 | dev->name, dev); |
2251 | if (ret < 0) { | |
2252 | /* Power down the chip */ | |
2253 | pci_set_power_state(vptr->pdev, PCI_D3hot); | |
2254 | velocity_free_rings(vptr); | |
2255 | goto out; | |
1da177e4 LT |
2256 | } |
2257 | ||
35bb5cad BH |
2258 | velocity_give_many_rx_descs(vptr); |
2259 | ||
2cf71d2e DJ |
2260 | mac_enable_int(vptr->mac_regs); |
2261 | netif_start_queue(dev); | |
dfff7144 | 2262 | napi_enable(&vptr->napi); |
2cf71d2e DJ |
2263 | vptr->flags |= VELOCITY_FLAGS_OPENED; |
2264 | out: | |
2265 | return ret; | |
1da177e4 LT |
2266 | } |
2267 | ||
2268 | /** | |
2cf71d2e DJ |
2269 | * velocity_shutdown - shut down the chip |
2270 | * @vptr: velocity to deactivate | |
1da177e4 | 2271 | * |
2cf71d2e DJ |
2272 | * Shuts down the internal operations of the velocity and |
2273 | * disables interrupts, autopolling, transmit and receive | |
1da177e4 | 2274 | */ |
2cf71d2e | 2275 | static void velocity_shutdown(struct velocity_info *vptr) |
1da177e4 | 2276 | { |
2cf71d2e DJ |
2277 | struct mac_regs __iomem *regs = vptr->mac_regs; |
2278 | mac_disable_int(regs); | |
2279 | writel(CR0_STOP, ®s->CR0Set); | |
2280 | writew(0xFFFF, ®s->TDCSRClr); | |
2281 | writeb(0xFF, ®s->RDCSRClr); | |
1da177e4 | 2282 | safe_disable_mii_autopoll(regs); |
2cf71d2e DJ |
2283 | mac_clear_isr(regs); |
2284 | } | |
1da177e4 | 2285 | |
2cf71d2e DJ |
2286 | /** |
2287 | * velocity_change_mtu - MTU change callback | |
2288 | * @dev: network device | |
2289 | * @new_mtu: desired MTU | |
2290 | * | |
2291 | * Handle requests from the networking layer for MTU change on | |
2292 | * this interface. It gets called on a change by the network layer. | |
2293 | * Return zero for success or negative posix error code. | |
2294 | */ | |
2295 | static int velocity_change_mtu(struct net_device *dev, int new_mtu) | |
2296 | { | |
2297 | struct velocity_info *vptr = netdev_priv(dev); | |
2298 | int ret = 0; | |
1da177e4 | 2299 | |
2cf71d2e DJ |
2300 | if ((new_mtu < VELOCITY_MIN_MTU) || new_mtu > (VELOCITY_MAX_MTU)) { |
2301 | VELOCITY_PRT(MSG_LEVEL_ERR, KERN_NOTICE "%s: Invalid MTU.\n", | |
2302 | vptr->dev->name); | |
2303 | ret = -EINVAL; | |
2304 | goto out_0; | |
2305 | } | |
1da177e4 | 2306 | |
2cf71d2e DJ |
2307 | if (!netif_running(dev)) { |
2308 | dev->mtu = new_mtu; | |
2309 | goto out_0; | |
1da177e4 LT |
2310 | } |
2311 | ||
2cf71d2e DJ |
2312 | if (dev->mtu != new_mtu) { |
2313 | struct velocity_info *tmp_vptr; | |
2314 | unsigned long flags; | |
2315 | struct rx_info rx; | |
2316 | struct tx_info tx; | |
1da177e4 | 2317 | |
2cf71d2e DJ |
2318 | tmp_vptr = kzalloc(sizeof(*tmp_vptr), GFP_KERNEL); |
2319 | if (!tmp_vptr) { | |
2320 | ret = -ENOMEM; | |
2321 | goto out_0; | |
2322 | } | |
1da177e4 | 2323 | |
2cf71d2e DJ |
2324 | tmp_vptr->dev = dev; |
2325 | tmp_vptr->pdev = vptr->pdev; | |
2326 | tmp_vptr->options = vptr->options; | |
2327 | tmp_vptr->tx.numq = vptr->tx.numq; | |
6aa20a22 | 2328 | |
2cf71d2e DJ |
2329 | ret = velocity_init_rings(tmp_vptr, new_mtu); |
2330 | if (ret < 0) | |
2331 | goto out_free_tmp_vptr_1; | |
1da177e4 | 2332 | |
2cf71d2e | 2333 | spin_lock_irqsave(&vptr->lock, flags); |
1da177e4 | 2334 | |
2cf71d2e DJ |
2335 | netif_stop_queue(dev); |
2336 | velocity_shutdown(vptr); | |
1da177e4 | 2337 | |
2cf71d2e DJ |
2338 | rx = vptr->rx; |
2339 | tx = vptr->tx; | |
1da177e4 | 2340 | |
2cf71d2e DJ |
2341 | vptr->rx = tmp_vptr->rx; |
2342 | vptr->tx = tmp_vptr->tx; | |
1da177e4 | 2343 | |
2cf71d2e DJ |
2344 | tmp_vptr->rx = rx; |
2345 | tmp_vptr->tx = tx; | |
1da177e4 | 2346 | |
2cf71d2e | 2347 | dev->mtu = new_mtu; |
6aa20a22 | 2348 | |
2cf71d2e | 2349 | velocity_init_registers(vptr, VELOCITY_INIT_COLD); |
1da177e4 | 2350 | |
35bb5cad BH |
2351 | velocity_give_many_rx_descs(vptr); |
2352 | ||
2cf71d2e DJ |
2353 | mac_enable_int(vptr->mac_regs); |
2354 | netif_start_queue(dev); | |
6aa20a22 | 2355 | |
2cf71d2e | 2356 | spin_unlock_irqrestore(&vptr->lock, flags); |
1da177e4 | 2357 | |
2cf71d2e | 2358 | velocity_free_rings(tmp_vptr); |
1da177e4 | 2359 | |
2cf71d2e DJ |
2360 | out_free_tmp_vptr_1: |
2361 | kfree(tmp_vptr); | |
2362 | } | |
2363 | out_0: | |
2364 | return ret; | |
1da177e4 | 2365 | } |
1da177e4 LT |
2366 | |
2367 | /** | |
2cf71d2e DJ |
2368 | * velocity_mii_ioctl - MII ioctl handler |
2369 | * @dev: network device | |
2370 | * @ifr: the ifreq block for the ioctl | |
2371 | * @cmd: the command | |
1da177e4 | 2372 | * |
2cf71d2e DJ |
2373 | * Process MII requests made via ioctl from the network layer. These |
2374 | * are used by tools like kudzu to interrogate the link state of the | |
2375 | * hardware | |
1da177e4 | 2376 | */ |
2cf71d2e | 2377 | static int velocity_mii_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) |
1da177e4 | 2378 | { |
2cf71d2e DJ |
2379 | struct velocity_info *vptr = netdev_priv(dev); |
2380 | struct mac_regs __iomem *regs = vptr->mac_regs; | |
2381 | unsigned long flags; | |
2382 | struct mii_ioctl_data *miidata = if_mii(ifr); | |
2383 | int err; | |
1da177e4 | 2384 | |
2cf71d2e DJ |
2385 | switch (cmd) { |
2386 | case SIOCGMIIPHY: | |
2387 | miidata->phy_id = readb(®s->MIIADR) & 0x1f; | |
1da177e4 | 2388 | break; |
2cf71d2e | 2389 | case SIOCGMIIREG: |
2cf71d2e DJ |
2390 | if (velocity_mii_read(vptr->mac_regs, miidata->reg_num & 0x1f, &(miidata->val_out)) < 0) |
2391 | return -ETIMEDOUT; | |
1da177e4 | 2392 | break; |
2cf71d2e | 2393 | case SIOCSMIIREG: |
2cf71d2e DJ |
2394 | spin_lock_irqsave(&vptr->lock, flags); |
2395 | err = velocity_mii_write(vptr->mac_regs, miidata->reg_num & 0x1f, miidata->val_in); | |
2396 | spin_unlock_irqrestore(&vptr->lock, flags); | |
2397 | check_connection_type(vptr->mac_regs); | |
2398 | if (err) | |
2399 | return err; | |
1da177e4 LT |
2400 | break; |
2401 | default: | |
2cf71d2e | 2402 | return -EOPNOTSUPP; |
1da177e4 | 2403 | } |
2cf71d2e | 2404 | return 0; |
1da177e4 LT |
2405 | } |
2406 | ||
2cf71d2e | 2407 | |
1da177e4 | 2408 | /** |
2cf71d2e DJ |
2409 | * velocity_ioctl - ioctl entry point |
2410 | * @dev: network device | |
2411 | * @rq: interface request ioctl | |
2412 | * @cmd: command code | |
1da177e4 | 2413 | * |
2cf71d2e DJ |
2414 | * Called when the user issues an ioctl request to the network |
2415 | * device in question. The velocity interface supports MII. | |
1da177e4 | 2416 | */ |
2cf71d2e DJ |
2417 | static int velocity_ioctl(struct net_device *dev, struct ifreq *rq, int cmd) |
2418 | { | |
2419 | struct velocity_info *vptr = netdev_priv(dev); | |
2420 | int ret; | |
6aa20a22 | 2421 | |
2cf71d2e DJ |
2422 | /* If we are asked for information and the device is power |
2423 | saving then we need to bring the device back up to talk to it */ | |
1da177e4 | 2424 | |
2cf71d2e DJ |
2425 | if (!netif_running(dev)) |
2426 | pci_set_power_state(vptr->pdev, PCI_D0); | |
1da177e4 | 2427 | |
2cf71d2e DJ |
2428 | switch (cmd) { |
2429 | case SIOCGMIIPHY: /* Get address of MII PHY in use. */ | |
2430 | case SIOCGMIIREG: /* Read MII PHY register. */ | |
2431 | case SIOCSMIIREG: /* Write to MII PHY register. */ | |
2432 | ret = velocity_mii_ioctl(dev, rq, cmd); | |
2433 | break; | |
1da177e4 | 2434 | |
2cf71d2e DJ |
2435 | default: |
2436 | ret = -EOPNOTSUPP; | |
2437 | } | |
2438 | if (!netif_running(dev)) | |
2439 | pci_set_power_state(vptr->pdev, PCI_D3hot); | |
1da177e4 | 2440 | |
c4067400 | 2441 | |
2cf71d2e | 2442 | return ret; |
1da177e4 LT |
2443 | } |
2444 | ||
2445 | /** | |
2cf71d2e DJ |
2446 | * velocity_get_status - statistics callback |
2447 | * @dev: network device | |
1da177e4 | 2448 | * |
2cf71d2e DJ |
2449 | * Callback from the network layer to allow driver statistics |
2450 | * to be resynchronized with hardware collected state. In the | |
2451 | * case of the velocity we need to pull the MIB counters from | |
2452 | * the hardware into the counters before letting the network | |
2453 | * layer display them. | |
1da177e4 | 2454 | */ |
2cf71d2e | 2455 | static struct net_device_stats *velocity_get_stats(struct net_device *dev) |
1da177e4 | 2456 | { |
2cf71d2e | 2457 | struct velocity_info *vptr = netdev_priv(dev); |
1da177e4 | 2458 | |
2cf71d2e DJ |
2459 | /* If the hardware is down, don't touch MII */ |
2460 | if (!netif_running(dev)) | |
2461 | return &dev->stats; | |
1da177e4 | 2462 | |
2cf71d2e DJ |
2463 | spin_lock_irq(&vptr->lock); |
2464 | velocity_update_hw_mibs(vptr); | |
2465 | spin_unlock_irq(&vptr->lock); | |
1da177e4 | 2466 | |
2cf71d2e DJ |
2467 | dev->stats.rx_packets = vptr->mib_counter[HW_MIB_ifRxAllPkts]; |
2468 | dev->stats.rx_errors = vptr->mib_counter[HW_MIB_ifRxErrorPkts]; | |
2469 | dev->stats.rx_length_errors = vptr->mib_counter[HW_MIB_ifInRangeLengthErrors]; | |
1da177e4 | 2470 | |
2cf71d2e DJ |
2471 | // unsigned long rx_dropped; /* no space in linux buffers */ |
2472 | dev->stats.collisions = vptr->mib_counter[HW_MIB_ifTxEtherCollisions]; | |
2473 | /* detailed rx_errors: */ | |
2474 | // unsigned long rx_length_errors; | |
2475 | // unsigned long rx_over_errors; /* receiver ring buff overflow */ | |
2476 | dev->stats.rx_crc_errors = vptr->mib_counter[HW_MIB_ifRxPktCRCE]; | |
2477 | // unsigned long rx_frame_errors; /* recv'd frame alignment error */ | |
2478 | // unsigned long rx_fifo_errors; /* recv'r fifo overrun */ | |
2479 | // unsigned long rx_missed_errors; /* receiver missed packet */ | |
2480 | ||
2481 | /* detailed tx_errors */ | |
2482 | // unsigned long tx_fifo_errors; | |
2483 | ||
2484 | return &dev->stats; | |
1da177e4 LT |
2485 | } |
2486 | ||
2cf71d2e DJ |
2487 | /** |
2488 | * velocity_close - close adapter callback | |
2489 | * @dev: network device | |
2490 | * | |
2491 | * Callback from the network layer when the velocity is being | |
2492 | * deactivated by the network layer | |
2493 | */ | |
2494 | static int velocity_close(struct net_device *dev) | |
1da177e4 | 2495 | { |
2cf71d2e | 2496 | struct velocity_info *vptr = netdev_priv(dev); |
1da177e4 | 2497 | |
dfff7144 | 2498 | napi_disable(&vptr->napi); |
2cf71d2e DJ |
2499 | netif_stop_queue(dev); |
2500 | velocity_shutdown(vptr); | |
1da177e4 | 2501 | |
2cf71d2e DJ |
2502 | if (vptr->flags & VELOCITY_FLAGS_WOL_ENABLED) |
2503 | velocity_get_ip(vptr); | |
2504 | if (dev->irq != 0) | |
2505 | free_irq(dev->irq, dev); | |
1da177e4 | 2506 | |
2cf71d2e DJ |
2507 | /* Power down the chip */ |
2508 | pci_set_power_state(vptr->pdev, PCI_D3hot); | |
1da177e4 | 2509 | |
2cf71d2e | 2510 | velocity_free_rings(vptr); |
1da177e4 | 2511 | |
2cf71d2e DJ |
2512 | vptr->flags &= (~VELOCITY_FLAGS_OPENED); |
2513 | return 0; | |
1da177e4 LT |
2514 | } |
2515 | ||
2516 | /** | |
2cf71d2e DJ |
2517 | * velocity_xmit - transmit packet callback |
2518 | * @skb: buffer to transmit | |
2519 | * @dev: network device | |
1da177e4 | 2520 | * |
2cf71d2e DJ |
2521 | * Called by the networ layer to request a packet is queued to |
2522 | * the velocity. Returns zero on success. | |
1da177e4 | 2523 | */ |
61357325 SH |
2524 | static netdev_tx_t velocity_xmit(struct sk_buff *skb, |
2525 | struct net_device *dev) | |
1da177e4 | 2526 | { |
2cf71d2e DJ |
2527 | struct velocity_info *vptr = netdev_priv(dev); |
2528 | int qnum = 0; | |
2529 | struct tx_desc *td_ptr; | |
2530 | struct velocity_td_info *tdinfo; | |
2531 | unsigned long flags; | |
2532 | int pktlen; | |
c79992fd SK |
2533 | int index, prev; |
2534 | int i = 0; | |
1da177e4 | 2535 | |
2cf71d2e DJ |
2536 | if (skb_padto(skb, ETH_ZLEN)) |
2537 | goto out; | |
1da177e4 | 2538 | |
c79992fd SK |
2539 | /* The hardware can handle at most 7 memory segments, so merge |
2540 | * the skb if there are more */ | |
2541 | if (skb_shinfo(skb)->nr_frags > 6 && __skb_linearize(skb)) { | |
2542 | kfree_skb(skb); | |
2543 | return NETDEV_TX_OK; | |
2544 | } | |
2545 | ||
2546 | pktlen = skb_shinfo(skb)->nr_frags == 0 ? | |
2547 | max_t(unsigned int, skb->len, ETH_ZLEN) : | |
2548 | skb_headlen(skb); | |
1da177e4 | 2549 | |
2cf71d2e | 2550 | spin_lock_irqsave(&vptr->lock, flags); |
1da177e4 | 2551 | |
2cf71d2e DJ |
2552 | index = vptr->tx.curr[qnum]; |
2553 | td_ptr = &(vptr->tx.rings[qnum][index]); | |
2554 | tdinfo = &(vptr->tx.infos[qnum][index]); | |
1da177e4 | 2555 | |
2cf71d2e DJ |
2556 | td_ptr->tdesc1.TCR = TCR0_TIC; |
2557 | td_ptr->td_buf[0].size &= ~TD_QUEUE; | |
1da177e4 | 2558 | |
2cf71d2e DJ |
2559 | /* |
2560 | * Map the linear network buffer into PCI space and | |
2561 | * add it to the transmit ring. | |
2562 | */ | |
2563 | tdinfo->skb = skb; | |
2564 | tdinfo->skb_dma[0] = pci_map_single(vptr->pdev, skb->data, pktlen, PCI_DMA_TODEVICE); | |
c79992fd | 2565 | td_ptr->tdesc0.len = cpu_to_le16(pktlen); |
2cf71d2e DJ |
2566 | td_ptr->td_buf[0].pa_low = cpu_to_le32(tdinfo->skb_dma[0]); |
2567 | td_ptr->td_buf[0].pa_high = 0; | |
c79992fd SK |
2568 | td_ptr->td_buf[0].size = cpu_to_le16(pktlen); |
2569 | ||
2570 | /* Handle fragments */ | |
2571 | for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) { | |
2572 | skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; | |
2573 | ||
2574 | tdinfo->skb_dma[i + 1] = pci_map_page(vptr->pdev, frag->page, | |
2575 | frag->page_offset, frag->size, | |
2576 | PCI_DMA_TODEVICE); | |
2577 | ||
2578 | td_ptr->td_buf[i + 1].pa_low = cpu_to_le32(tdinfo->skb_dma[i + 1]); | |
2579 | td_ptr->td_buf[i + 1].pa_high = 0; | |
2580 | td_ptr->td_buf[i + 1].size = cpu_to_le16(frag->size); | |
2581 | } | |
2582 | tdinfo->nskb_dma = i + 1; | |
2cf71d2e DJ |
2583 | |
2584 | td_ptr->tdesc1.cmd = TCPLS_NORMAL + (tdinfo->nskb_dma + 1) * 16; | |
2585 | ||
eab6d18d | 2586 | if (vlan_tx_tag_present(skb)) { |
2cf71d2e DJ |
2587 | td_ptr->tdesc1.vlan = cpu_to_le16(vlan_tx_tag_get(skb)); |
2588 | td_ptr->tdesc1.TCR |= TCR0_VETAG; | |
2589 | } | |
2590 | ||
2591 | /* | |
2592 | * Handle hardware checksum | |
2593 | */ | |
f593fe36 | 2594 | if (skb->ip_summed == CHECKSUM_PARTIAL) { |
2cf71d2e DJ |
2595 | const struct iphdr *ip = ip_hdr(skb); |
2596 | if (ip->protocol == IPPROTO_TCP) | |
2597 | td_ptr->tdesc1.TCR |= TCR0_TCPCK; | |
2598 | else if (ip->protocol == IPPROTO_UDP) | |
2599 | td_ptr->tdesc1.TCR |= (TCR0_UDPCK); | |
2600 | td_ptr->tdesc1.TCR |= TCR0_IPCK; | |
2601 | } | |
1da177e4 | 2602 | |
c79992fd SK |
2603 | prev = index - 1; |
2604 | if (prev < 0) | |
2605 | prev = vptr->options.numtx - 1; | |
2606 | td_ptr->tdesc0.len |= OWNED_BY_NIC; | |
2607 | vptr->tx.used[qnum]++; | |
2608 | vptr->tx.curr[qnum] = (index + 1) % vptr->options.numtx; | |
1da177e4 | 2609 | |
c79992fd SK |
2610 | if (AVAIL_TD(vptr, qnum) < 1) |
2611 | netif_stop_queue(dev); | |
1da177e4 | 2612 | |
c79992fd SK |
2613 | td_ptr = &(vptr->tx.rings[qnum][prev]); |
2614 | td_ptr->td_buf[0].size |= TD_QUEUE; | |
2615 | mac_tx_queue_wake(vptr->mac_regs, qnum); | |
1da177e4 | 2616 | |
2cf71d2e DJ |
2617 | spin_unlock_irqrestore(&vptr->lock, flags); |
2618 | out: | |
2619 | return NETDEV_TX_OK; | |
1da177e4 LT |
2620 | } |
2621 | ||
2622 | ||
2cf71d2e DJ |
2623 | static const struct net_device_ops velocity_netdev_ops = { |
2624 | .ndo_open = velocity_open, | |
2625 | .ndo_stop = velocity_close, | |
2626 | .ndo_start_xmit = velocity_xmit, | |
2627 | .ndo_get_stats = velocity_get_stats, | |
2628 | .ndo_validate_addr = eth_validate_addr, | |
2629 | .ndo_set_mac_address = eth_mac_addr, | |
2630 | .ndo_set_multicast_list = velocity_set_multi, | |
2631 | .ndo_change_mtu = velocity_change_mtu, | |
2632 | .ndo_do_ioctl = velocity_ioctl, | |
2633 | .ndo_vlan_rx_add_vid = velocity_vlan_rx_add_vid, | |
2634 | .ndo_vlan_rx_kill_vid = velocity_vlan_rx_kill_vid, | |
2cf71d2e DJ |
2635 | }; |
2636 | ||
1da177e4 | 2637 | /** |
2cf71d2e DJ |
2638 | * velocity_init_info - init private data |
2639 | * @pdev: PCI device | |
2640 | * @vptr: Velocity info | |
2641 | * @info: Board type | |
1da177e4 | 2642 | * |
2cf71d2e DJ |
2643 | * Set up the initial velocity_info struct for the device that has been |
2644 | * discovered. | |
1da177e4 | 2645 | */ |
2cf71d2e DJ |
2646 | static void __devinit velocity_init_info(struct pci_dev *pdev, |
2647 | struct velocity_info *vptr, | |
2648 | const struct velocity_info_tbl *info) | |
1da177e4 | 2649 | { |
2cf71d2e DJ |
2650 | memset(vptr, 0, sizeof(struct velocity_info)); |
2651 | ||
2652 | vptr->pdev = pdev; | |
2653 | vptr->chip_id = info->chip_id; | |
2654 | vptr->tx.numq = info->txqueue; | |
2655 | vptr->multicast_limit = MCAM_SIZE; | |
2656 | spin_lock_init(&vptr->lock); | |
6aa20a22 | 2657 | } |
1da177e4 LT |
2658 | |
2659 | /** | |
2cf71d2e DJ |
2660 | * velocity_get_pci_info - retrieve PCI info for device |
2661 | * @vptr: velocity device | |
2662 | * @pdev: PCI device it matches | |
1da177e4 | 2663 | * |
2cf71d2e DJ |
2664 | * Retrieve the PCI configuration space data that interests us from |
2665 | * the kernel PCI layer | |
1da177e4 | 2666 | */ |
2cf71d2e | 2667 | static int __devinit velocity_get_pci_info(struct velocity_info *vptr, struct pci_dev *pdev) |
1da177e4 | 2668 | { |
2cf71d2e | 2669 | vptr->rev_id = pdev->revision; |
1da177e4 | 2670 | |
2cf71d2e | 2671 | pci_set_master(pdev); |
1da177e4 | 2672 | |
2cf71d2e DJ |
2673 | vptr->ioaddr = pci_resource_start(pdev, 0); |
2674 | vptr->memaddr = pci_resource_start(pdev, 1); | |
1da177e4 | 2675 | |
2cf71d2e DJ |
2676 | if (!(pci_resource_flags(pdev, 0) & IORESOURCE_IO)) { |
2677 | dev_err(&pdev->dev, | |
2678 | "region #0 is not an I/O resource, aborting.\n"); | |
2679 | return -EINVAL; | |
2680 | } | |
2681 | ||
2682 | if ((pci_resource_flags(pdev, 1) & IORESOURCE_IO)) { | |
2683 | dev_err(&pdev->dev, | |
2684 | "region #1 is an I/O resource, aborting.\n"); | |
2685 | return -EINVAL; | |
2686 | } | |
2687 | ||
2688 | if (pci_resource_len(pdev, 1) < VELOCITY_IO_SIZE) { | |
2689 | dev_err(&pdev->dev, "region #1 is too small.\n"); | |
2690 | return -EINVAL; | |
2691 | } | |
2692 | vptr->pdev = pdev; | |
6aa20a22 | 2693 | |
1da177e4 LT |
2694 | return 0; |
2695 | } | |
2696 | ||
2cf71d2e DJ |
2697 | /** |
2698 | * velocity_print_info - per driver data | |
2699 | * @vptr: velocity | |
2700 | * | |
2701 | * Print per driver data as the kernel driver finds Velocity | |
2702 | * hardware | |
2703 | */ | |
2704 | static void __devinit velocity_print_info(struct velocity_info *vptr) | |
1da177e4 | 2705 | { |
2cf71d2e | 2706 | struct net_device *dev = vptr->dev; |
1da177e4 | 2707 | |
2cf71d2e | 2708 | printk(KERN_INFO "%s: %s\n", dev->name, get_chip_name(vptr->chip_id)); |
aa7c68a5 HS |
2709 | printk(KERN_INFO "%s: Ethernet Address: %pM\n", |
2710 | dev->name, dev->dev_addr); | |
1da177e4 LT |
2711 | } |
2712 | ||
2713 | static u32 velocity_get_link(struct net_device *dev) | |
2714 | { | |
8ab6f3f7 | 2715 | struct velocity_info *vptr = netdev_priv(dev); |
c4067400 | 2716 | struct mac_regs __iomem *regs = vptr->mac_regs; |
59b693fb | 2717 | return BYTE_REG_BITS_IS_ON(PHYSR0_LINKGD, ®s->PHYSR0) ? 1 : 0; |
1da177e4 LT |
2718 | } |
2719 | ||
1da177e4 | 2720 | |
2cf71d2e DJ |
2721 | /** |
2722 | * velocity_found1 - set up discovered velocity card | |
2723 | * @pdev: PCI device | |
2724 | * @ent: PCI device table entry that matched | |
2725 | * | |
2726 | * Configure a discovered adapter from scratch. Return a negative | |
2727 | * errno error code on failure paths. | |
2728 | */ | |
2729 | static int __devinit velocity_found1(struct pci_dev *pdev, const struct pci_device_id *ent) | |
1da177e4 | 2730 | { |
2cf71d2e DJ |
2731 | static int first = 1; |
2732 | struct net_device *dev; | |
2733 | int i; | |
2734 | const char *drv_string; | |
2735 | const struct velocity_info_tbl *info = &chip_info_table[ent->driver_data]; | |
2736 | struct velocity_info *vptr; | |
2737 | struct mac_regs __iomem *regs; | |
2738 | int ret = -ENOMEM; | |
1da177e4 | 2739 | |
2cf71d2e DJ |
2740 | /* FIXME: this driver, like almost all other ethernet drivers, |
2741 | * can support more than MAX_UNITS. | |
2742 | */ | |
2743 | if (velocity_nics >= MAX_UNITS) { | |
2744 | dev_notice(&pdev->dev, "already found %d NICs.\n", | |
2745 | velocity_nics); | |
2746 | return -ENODEV; | |
2747 | } | |
1da177e4 | 2748 | |
2cf71d2e DJ |
2749 | dev = alloc_etherdev(sizeof(struct velocity_info)); |
2750 | if (!dev) { | |
2751 | dev_err(&pdev->dev, "allocate net device failed.\n"); | |
2752 | goto out; | |
2753 | } | |
1da177e4 | 2754 | |
2cf71d2e | 2755 | /* Chain it all together */ |
1da177e4 | 2756 | |
2cf71d2e DJ |
2757 | SET_NETDEV_DEV(dev, &pdev->dev); |
2758 | vptr = netdev_priv(dev); | |
2759 | ||
2760 | ||
2761 | if (first) { | |
2762 | printk(KERN_INFO "%s Ver. %s\n", | |
2763 | VELOCITY_FULL_DRV_NAM, VELOCITY_VERSION); | |
2764 | printk(KERN_INFO "Copyright (c) 2002, 2003 VIA Networking Technologies, Inc.\n"); | |
2765 | printk(KERN_INFO "Copyright (c) 2004 Red Hat Inc.\n"); | |
2766 | first = 0; | |
2767 | } | |
2768 | ||
2769 | velocity_init_info(pdev, vptr, info); | |
2770 | ||
2771 | vptr->dev = dev; | |
2772 | ||
2cf71d2e DJ |
2773 | ret = pci_enable_device(pdev); |
2774 | if (ret < 0) | |
2775 | goto err_free_dev; | |
2776 | ||
889635fd KV |
2777 | dev->irq = pdev->irq; |
2778 | ||
2cf71d2e DJ |
2779 | ret = velocity_get_pci_info(vptr, pdev); |
2780 | if (ret < 0) { | |
2781 | /* error message already printed */ | |
2782 | goto err_disable; | |
1da177e4 | 2783 | } |
2cf71d2e DJ |
2784 | |
2785 | ret = pci_request_regions(pdev, VELOCITY_NAME); | |
2786 | if (ret < 0) { | |
2787 | dev_err(&pdev->dev, "No PCI resources.\n"); | |
2788 | goto err_disable; | |
1da177e4 | 2789 | } |
2cf71d2e DJ |
2790 | |
2791 | regs = ioremap(vptr->memaddr, VELOCITY_IO_SIZE); | |
2792 | if (regs == NULL) { | |
2793 | ret = -EIO; | |
2794 | goto err_release_res; | |
1da177e4 | 2795 | } |
1da177e4 | 2796 | |
2cf71d2e | 2797 | vptr->mac_regs = regs; |
1da177e4 | 2798 | |
2cf71d2e | 2799 | mac_wol_reset(regs); |
1da177e4 | 2800 | |
2cf71d2e | 2801 | dev->base_addr = vptr->ioaddr; |
1da177e4 | 2802 | |
2cf71d2e DJ |
2803 | for (i = 0; i < 6; i++) |
2804 | dev->dev_addr[i] = readb(®s->PAR[i]); | |
6aa20a22 | 2805 | |
6aa20a22 | 2806 | |
2cf71d2e | 2807 | drv_string = dev_driver_string(&pdev->dev); |
1da177e4 | 2808 | |
2cf71d2e | 2809 | velocity_get_options(&vptr->options, velocity_nics, drv_string); |
1da177e4 | 2810 | |
2cf71d2e DJ |
2811 | /* |
2812 | * Mask out the options cannot be set to the chip | |
2813 | */ | |
6aa20a22 | 2814 | |
2cf71d2e | 2815 | vptr->options.flags &= info->flags; |
1da177e4 | 2816 | |
2cf71d2e DJ |
2817 | /* |
2818 | * Enable the chip specified capbilities | |
2819 | */ | |
1da177e4 | 2820 | |
2cf71d2e | 2821 | vptr->flags = vptr->options.flags | (info->flags & 0xFF000000UL); |
1da177e4 | 2822 | |
2cf71d2e DJ |
2823 | vptr->wol_opts = vptr->options.wol_opts; |
2824 | vptr->flags |= VELOCITY_FLAGS_WOL_ENABLED; | |
1da177e4 | 2825 | |
2cf71d2e | 2826 | vptr->phy_id = MII_GET_PHY_ID(vptr->mac_regs); |
1da177e4 | 2827 | |
2cf71d2e DJ |
2828 | dev->irq = pdev->irq; |
2829 | dev->netdev_ops = &velocity_netdev_ops; | |
2830 | dev->ethtool_ops = &velocity_ethtool_ops; | |
dfff7144 | 2831 | netif_napi_add(dev, &vptr->napi, velocity_poll, VELOCITY_NAPI_WEIGHT); |
6aa20a22 | 2832 | |
f593fe36 | 2833 | dev->hw_features = NETIF_F_IP_CSUM | NETIF_F_SG | NETIF_F_HW_VLAN_TX; |
2cf71d2e | 2834 | dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | |
de2b96f1 | 2835 | NETIF_F_HW_VLAN_RX | NETIF_F_IP_CSUM; |
1da177e4 | 2836 | |
2cf71d2e DJ |
2837 | ret = register_netdev(dev); |
2838 | if (ret < 0) | |
2839 | goto err_iounmap; | |
2840 | ||
2841 | if (!velocity_get_link(dev)) { | |
2842 | netif_carrier_off(dev); | |
2843 | vptr->mii_status |= VELOCITY_LINK_FAIL; | |
1da177e4 LT |
2844 | } |
2845 | ||
2cf71d2e DJ |
2846 | velocity_print_info(vptr); |
2847 | pci_set_drvdata(pdev, dev); | |
1da177e4 | 2848 | |
2cf71d2e | 2849 | /* and leave the chip powered down */ |
1da177e4 | 2850 | |
2cf71d2e | 2851 | pci_set_power_state(pdev, PCI_D3hot); |
2cf71d2e DJ |
2852 | velocity_nics++; |
2853 | out: | |
2854 | return ret; | |
2855 | ||
2856 | err_iounmap: | |
2857 | iounmap(regs); | |
2858 | err_release_res: | |
2859 | pci_release_regions(pdev); | |
2860 | err_disable: | |
2861 | pci_disable_device(pdev); | |
2862 | err_free_dev: | |
2863 | free_netdev(dev); | |
2864 | goto out; | |
1da177e4 LT |
2865 | } |
2866 | ||
2cf71d2e DJ |
2867 | |
2868 | #ifdef CONFIG_PM | |
1da177e4 LT |
2869 | /** |
2870 | * wol_calc_crc - WOL CRC | |
2871 | * @pattern: data pattern | |
2872 | * @mask_pattern: mask | |
2873 | * | |
2874 | * Compute the wake on lan crc hashes for the packet header | |
2875 | * we are interested in. | |
2876 | */ | |
c4067400 | 2877 | static u16 wol_calc_crc(int size, u8 *pattern, u8 *mask_pattern) |
1da177e4 LT |
2878 | { |
2879 | u16 crc = 0xFFFF; | |
2880 | u8 mask; | |
2881 | int i, j; | |
2882 | ||
2883 | for (i = 0; i < size; i++) { | |
2884 | mask = mask_pattern[i]; | |
2885 | ||
2886 | /* Skip this loop if the mask equals to zero */ | |
2887 | if (mask == 0x00) | |
2888 | continue; | |
2889 | ||
2890 | for (j = 0; j < 8; j++) { | |
2891 | if ((mask & 0x01) == 0) { | |
2892 | mask >>= 1; | |
2893 | continue; | |
2894 | } | |
2895 | mask >>= 1; | |
2896 | crc = crc_ccitt(crc, &(pattern[i * 8 + j]), 1); | |
2897 | } | |
2898 | } | |
2899 | /* Finally, invert the result once to get the correct data */ | |
2900 | crc = ~crc; | |
906d66df | 2901 | return bitrev32(crc) >> 16; |
1da177e4 LT |
2902 | } |
2903 | ||
2904 | /** | |
2905 | * velocity_set_wol - set up for wake on lan | |
2906 | * @vptr: velocity to set WOL status on | |
2907 | * | |
2908 | * Set a card up for wake on lan either by unicast or by | |
2909 | * ARP packet. | |
2910 | * | |
2911 | * FIXME: check static buffer is safe here | |
2912 | */ | |
1da177e4 LT |
2913 | static int velocity_set_wol(struct velocity_info *vptr) |
2914 | { | |
c4067400 | 2915 | struct mac_regs __iomem *regs = vptr->mac_regs; |
2ffa007e | 2916 | enum speed_opt spd_dpx = vptr->options.spd_dpx; |
1da177e4 LT |
2917 | static u8 buf[256]; |
2918 | int i; | |
2919 | ||
2920 | static u32 mask_pattern[2][4] = { | |
2921 | {0x00203000, 0x000003C0, 0x00000000, 0x0000000}, /* ARP */ | |
2922 | {0xfffff000, 0xffffffff, 0xffffffff, 0x000ffff} /* Magic Packet */ | |
2923 | }; | |
2924 | ||
2925 | writew(0xFFFF, ®s->WOLCRClr); | |
2926 | writeb(WOLCFG_SAB | WOLCFG_SAM, ®s->WOLCFGSet); | |
2927 | writew(WOLCR_MAGIC_EN, ®s->WOLCRSet); | |
2928 | ||
2929 | /* | |
2930 | if (vptr->wol_opts & VELOCITY_WOL_PHY) | |
2931 | writew((WOLCR_LINKON_EN|WOLCR_LINKOFF_EN), ®s->WOLCRSet); | |
2932 | */ | |
2933 | ||
c4067400 | 2934 | if (vptr->wol_opts & VELOCITY_WOL_UCAST) |
1da177e4 | 2935 | writew(WOLCR_UNICAST_EN, ®s->WOLCRSet); |
1da177e4 LT |
2936 | |
2937 | if (vptr->wol_opts & VELOCITY_WOL_ARP) { | |
2938 | struct arp_packet *arp = (struct arp_packet *) buf; | |
2939 | u16 crc; | |
2940 | memset(buf, 0, sizeof(struct arp_packet) + 7); | |
2941 | ||
2942 | for (i = 0; i < 4; i++) | |
2943 | writel(mask_pattern[0][i], ®s->ByteMask[0][i]); | |
2944 | ||
2945 | arp->type = htons(ETH_P_ARP); | |
2946 | arp->ar_op = htons(1); | |
2947 | ||
2948 | memcpy(arp->ar_tip, vptr->ip_addr, 4); | |
2949 | ||
2950 | crc = wol_calc_crc((sizeof(struct arp_packet) + 7) / 8, buf, | |
2951 | (u8 *) & mask_pattern[0][0]); | |
2952 | ||
2953 | writew(crc, ®s->PatternCRC[0]); | |
2954 | writew(WOLCR_ARP_EN, ®s->WOLCRSet); | |
2955 | } | |
2956 | ||
2957 | BYTE_REG_BITS_ON(PWCFG_WOLTYPE, ®s->PWCFGSet); | |
2958 | BYTE_REG_BITS_ON(PWCFG_LEGACY_WOLEN, ®s->PWCFGSet); | |
2959 | ||
2960 | writew(0x0FFF, ®s->WOLSRClr); | |
2961 | ||
2ffa007e | 2962 | if (spd_dpx == SPD_DPX_1000_FULL) |
2963 | goto mac_done; | |
2964 | ||
2965 | if (spd_dpx != SPD_DPX_AUTO) | |
2966 | goto advertise_done; | |
2967 | ||
1da177e4 LT |
2968 | if (vptr->mii_status & VELOCITY_AUTONEG_ENABLE) { |
2969 | if (PHYID_GET_PHY_ID(vptr->phy_id) == PHYID_CICADA_CS8201) | |
3a7f8681 | 2970 | MII_REG_BITS_ON(AUXCR_MDPPS, MII_NCONFIG, vptr->mac_regs); |
1da177e4 | 2971 | |
3a7f8681 | 2972 | MII_REG_BITS_OFF(ADVERTISE_1000FULL | ADVERTISE_1000HALF, MII_CTRL1000, vptr->mac_regs); |
1da177e4 LT |
2973 | } |
2974 | ||
2975 | if (vptr->mii_status & VELOCITY_SPEED_1000) | |
3a7f8681 | 2976 | MII_REG_BITS_ON(BMCR_ANRESTART, MII_BMCR, vptr->mac_regs); |
1da177e4 | 2977 | |
2ffa007e | 2978 | advertise_done: |
1da177e4 LT |
2979 | BYTE_REG_BITS_ON(CHIPGCR_FCMODE, ®s->CHIPGCR); |
2980 | ||
2981 | { | |
2982 | u8 GCR; | |
2983 | GCR = readb(®s->CHIPGCR); | |
2984 | GCR = (GCR & ~CHIPGCR_FCGMII) | CHIPGCR_FCFDX; | |
2985 | writeb(GCR, ®s->CHIPGCR); | |
2986 | } | |
2987 | ||
2ffa007e | 2988 | mac_done: |
1da177e4 LT |
2989 | BYTE_REG_BITS_OFF(ISR_PWEI, ®s->ISR); |
2990 | /* Turn on SWPTAG just before entering power mode */ | |
2991 | BYTE_REG_BITS_ON(STICKHW_SWPTAG, ®s->STICKHW); | |
2992 | /* Go to bed ..... */ | |
2993 | BYTE_REG_BITS_ON((STICKHW_DS1 | STICKHW_DS0), ®s->STICKHW); | |
2994 | ||
2995 | return 0; | |
2996 | } | |
2997 | ||
2cf71d2e DJ |
2998 | /** |
2999 | * velocity_save_context - save registers | |
3000 | * @vptr: velocity | |
3001 | * @context: buffer for stored context | |
3002 | * | |
3003 | * Retrieve the current configuration from the velocity hardware | |
3004 | * and stash it in the context structure, for use by the context | |
3005 | * restore functions. This allows us to save things we need across | |
3006 | * power down states | |
3007 | */ | |
3008 | static void velocity_save_context(struct velocity_info *vptr, struct velocity_context *context) | |
3009 | { | |
3010 | struct mac_regs __iomem *regs = vptr->mac_regs; | |
3011 | u16 i; | |
3012 | u8 __iomem *ptr = (u8 __iomem *)regs; | |
3013 | ||
3014 | for (i = MAC_REG_PAR; i < MAC_REG_CR0_CLR; i += 4) | |
3015 | *((u32 *) (context->mac_reg + i)) = readl(ptr + i); | |
3016 | ||
3017 | for (i = MAC_REG_MAR; i < MAC_REG_TDCSR_CLR; i += 4) | |
3018 | *((u32 *) (context->mac_reg + i)) = readl(ptr + i); | |
3019 | ||
3020 | for (i = MAC_REG_RDBASE_LO; i < MAC_REG_FIFO_TEST0; i += 4) | |
3021 | *((u32 *) (context->mac_reg + i)) = readl(ptr + i); | |
3022 | ||
3023 | } | |
3024 | ||
1da177e4 LT |
3025 | static int velocity_suspend(struct pci_dev *pdev, pm_message_t state) |
3026 | { | |
3027 | struct net_device *dev = pci_get_drvdata(pdev); | |
3028 | struct velocity_info *vptr = netdev_priv(dev); | |
3029 | unsigned long flags; | |
3030 | ||
c4067400 | 3031 | if (!netif_running(vptr->dev)) |
1da177e4 LT |
3032 | return 0; |
3033 | ||
3034 | netif_device_detach(vptr->dev); | |
3035 | ||
3036 | spin_lock_irqsave(&vptr->lock, flags); | |
3037 | pci_save_state(pdev); | |
3038 | #ifdef ETHTOOL_GWOL | |
3039 | if (vptr->flags & VELOCITY_FLAGS_WOL_ENABLED) { | |
3040 | velocity_get_ip(vptr); | |
3041 | velocity_save_context(vptr, &vptr->context); | |
3042 | velocity_shutdown(vptr); | |
3043 | velocity_set_wol(vptr); | |
4a51c0d0 | 3044 | pci_enable_wake(pdev, PCI_D3hot, 1); |
1da177e4 LT |
3045 | pci_set_power_state(pdev, PCI_D3hot); |
3046 | } else { | |
3047 | velocity_save_context(vptr, &vptr->context); | |
3048 | velocity_shutdown(vptr); | |
3049 | pci_disable_device(pdev); | |
3050 | pci_set_power_state(pdev, pci_choose_state(pdev, state)); | |
3051 | } | |
2cf71d2e DJ |
3052 | #else |
3053 | pci_set_power_state(pdev, pci_choose_state(pdev, state)); | |
3054 | #endif | |
3055 | spin_unlock_irqrestore(&vptr->lock, flags); | |
3056 | return 0; | |
3057 | } | |
3058 | ||
3059 | /** | |
3060 | * velocity_restore_context - restore registers | |
3061 | * @vptr: velocity | |
3062 | * @context: buffer for stored context | |
3063 | * | |
3064 | * Reload the register configuration from the velocity context | |
3065 | * created by velocity_save_context. | |
3066 | */ | |
3067 | static void velocity_restore_context(struct velocity_info *vptr, struct velocity_context *context) | |
3068 | { | |
3069 | struct mac_regs __iomem *regs = vptr->mac_regs; | |
3070 | int i; | |
3071 | u8 __iomem *ptr = (u8 __iomem *)regs; | |
3072 | ||
3073 | for (i = MAC_REG_PAR; i < MAC_REG_CR0_SET; i += 4) | |
3074 | writel(*((u32 *) (context->mac_reg + i)), ptr + i); | |
3075 | ||
3076 | /* Just skip cr0 */ | |
3077 | for (i = MAC_REG_CR1_SET; i < MAC_REG_CR0_CLR; i++) { | |
3078 | /* Clear */ | |
3079 | writeb(~(*((u8 *) (context->mac_reg + i))), ptr + i + 4); | |
3080 | /* Set */ | |
3081 | writeb(*((u8 *) (context->mac_reg + i)), ptr + i); | |
3082 | } | |
3083 | ||
3084 | for (i = MAC_REG_MAR; i < MAC_REG_IMR; i += 4) | |
3085 | writel(*((u32 *) (context->mac_reg + i)), ptr + i); | |
3086 | ||
3087 | for (i = MAC_REG_RDBASE_LO; i < MAC_REG_FIFO_TEST0; i += 4) | |
3088 | writel(*((u32 *) (context->mac_reg + i)), ptr + i); | |
3089 | ||
3090 | for (i = MAC_REG_TDCSR_SET; i <= MAC_REG_RDCSR_SET; i++) | |
3091 | writeb(*((u8 *) (context->mac_reg + i)), ptr + i); | |
1da177e4 LT |
3092 | } |
3093 | ||
3094 | static int velocity_resume(struct pci_dev *pdev) | |
3095 | { | |
3096 | struct net_device *dev = pci_get_drvdata(pdev); | |
3097 | struct velocity_info *vptr = netdev_priv(dev); | |
3098 | unsigned long flags; | |
3099 | int i; | |
3100 | ||
c4067400 | 3101 | if (!netif_running(vptr->dev)) |
1da177e4 LT |
3102 | return 0; |
3103 | ||
3104 | pci_set_power_state(pdev, PCI_D0); | |
3105 | pci_enable_wake(pdev, 0, 0); | |
3106 | pci_restore_state(pdev); | |
3107 | ||
3108 | mac_wol_reset(vptr->mac_regs); | |
3109 | ||
3110 | spin_lock_irqsave(&vptr->lock, flags); | |
3111 | velocity_restore_context(vptr, &vptr->context); | |
3112 | velocity_init_registers(vptr, VELOCITY_INIT_WOL); | |
3113 | mac_disable_int(vptr->mac_regs); | |
3114 | ||
d6cade0f | 3115 | velocity_tx_srv(vptr); |
1da177e4 | 3116 | |
0fe9f15e | 3117 | for (i = 0; i < vptr->tx.numq; i++) { |
c4067400 | 3118 | if (vptr->tx.used[i]) |
1da177e4 | 3119 | mac_tx_queue_wake(vptr->mac_regs, i); |
1da177e4 LT |
3120 | } |
3121 | ||
3122 | mac_enable_int(vptr->mac_regs); | |
3123 | spin_unlock_irqrestore(&vptr->lock, flags); | |
3124 | netif_device_attach(vptr->dev); | |
3125 | ||
3126 | return 0; | |
3127 | } | |
2cf71d2e | 3128 | #endif |
1da177e4 | 3129 | |
2cf71d2e DJ |
3130 | /* |
3131 | * Definition for our device driver. The PCI layer interface | |
3132 | * uses this to handle all our card discover and plugging | |
3133 | */ | |
3134 | static struct pci_driver velocity_driver = { | |
3135 | .name = VELOCITY_NAME, | |
3136 | .id_table = velocity_id_table, | |
3137 | .probe = velocity_found1, | |
3138 | .remove = __devexit_p(velocity_remove1), | |
3139 | #ifdef CONFIG_PM | |
3140 | .suspend = velocity_suspend, | |
3141 | .resume = velocity_resume, | |
3142 | #endif | |
3143 | }; | |
3144 | ||
3145 | ||
3146 | /** | |
3147 | * velocity_ethtool_up - pre hook for ethtool | |
3148 | * @dev: network device | |
3149 | * | |
3150 | * Called before an ethtool operation. We need to make sure the | |
3151 | * chip is out of D3 state before we poke at it. | |
3152 | */ | |
3153 | static int velocity_ethtool_up(struct net_device *dev) | |
3154 | { | |
3155 | struct velocity_info *vptr = netdev_priv(dev); | |
3156 | if (!netif_running(dev)) | |
3157 | pci_set_power_state(vptr->pdev, PCI_D0); | |
3158 | return 0; | |
3159 | } | |
3160 | ||
3161 | /** | |
3162 | * velocity_ethtool_down - post hook for ethtool | |
3163 | * @dev: network device | |
3164 | * | |
3165 | * Called after an ethtool operation. Restore the chip back to D3 | |
3166 | * state if it isn't running. | |
3167 | */ | |
3168 | static void velocity_ethtool_down(struct net_device *dev) | |
3169 | { | |
3170 | struct velocity_info *vptr = netdev_priv(dev); | |
3171 | if (!netif_running(dev)) | |
3172 | pci_set_power_state(vptr->pdev, PCI_D3hot); | |
3173 | } | |
3174 | ||
70739497 DD |
3175 | static int velocity_get_settings(struct net_device *dev, |
3176 | struct ethtool_cmd *cmd) | |
2cf71d2e DJ |
3177 | { |
3178 | struct velocity_info *vptr = netdev_priv(dev); | |
3179 | struct mac_regs __iomem *regs = vptr->mac_regs; | |
3180 | u32 status; | |
3181 | status = check_connection_type(vptr->mac_regs); | |
3182 | ||
3183 | cmd->supported = SUPPORTED_TP | | |
3184 | SUPPORTED_Autoneg | | |
3185 | SUPPORTED_10baseT_Half | | |
3186 | SUPPORTED_10baseT_Full | | |
3187 | SUPPORTED_100baseT_Half | | |
3188 | SUPPORTED_100baseT_Full | | |
3189 | SUPPORTED_1000baseT_Half | | |
3190 | SUPPORTED_1000baseT_Full; | |
15419227 | 3191 | |
3192 | cmd->advertising = ADVERTISED_TP | ADVERTISED_Autoneg; | |
3193 | if (vptr->options.spd_dpx == SPD_DPX_AUTO) { | |
3194 | cmd->advertising |= | |
3195 | ADVERTISED_10baseT_Half | | |
3196 | ADVERTISED_10baseT_Full | | |
3197 | ADVERTISED_100baseT_Half | | |
3198 | ADVERTISED_100baseT_Full | | |
3199 | ADVERTISED_1000baseT_Half | | |
3200 | ADVERTISED_1000baseT_Full; | |
3201 | } else { | |
3202 | switch (vptr->options.spd_dpx) { | |
3203 | case SPD_DPX_1000_FULL: | |
3204 | cmd->advertising |= ADVERTISED_1000baseT_Full; | |
3205 | break; | |
3206 | case SPD_DPX_100_HALF: | |
3207 | cmd->advertising |= ADVERTISED_100baseT_Half; | |
3208 | break; | |
3209 | case SPD_DPX_100_FULL: | |
3210 | cmd->advertising |= ADVERTISED_100baseT_Full; | |
3211 | break; | |
3212 | case SPD_DPX_10_HALF: | |
3213 | cmd->advertising |= ADVERTISED_10baseT_Half; | |
3214 | break; | |
3215 | case SPD_DPX_10_FULL: | |
3216 | cmd->advertising |= ADVERTISED_10baseT_Full; | |
3217 | break; | |
3218 | default: | |
3219 | break; | |
3220 | } | |
3221 | } | |
70739497 | 3222 | |
2cf71d2e | 3223 | if (status & VELOCITY_SPEED_1000) |
70739497 | 3224 | ethtool_cmd_speed_set(cmd, SPEED_1000); |
2cf71d2e | 3225 | else if (status & VELOCITY_SPEED_100) |
70739497 | 3226 | ethtool_cmd_speed_set(cmd, SPEED_100); |
2cf71d2e | 3227 | else |
70739497 DD |
3228 | ethtool_cmd_speed_set(cmd, SPEED_10); |
3229 | ||
2cf71d2e DJ |
3230 | cmd->autoneg = (status & VELOCITY_AUTONEG_ENABLE) ? AUTONEG_ENABLE : AUTONEG_DISABLE; |
3231 | cmd->port = PORT_TP; | |
3232 | cmd->transceiver = XCVR_INTERNAL; | |
3233 | cmd->phy_address = readb(®s->MIIADR) & 0x1F; | |
3234 | ||
3235 | if (status & VELOCITY_DUPLEX_FULL) | |
3236 | cmd->duplex = DUPLEX_FULL; | |
3237 | else | |
3238 | cmd->duplex = DUPLEX_HALF; | |
3239 | ||
3240 | return 0; | |
3241 | } | |
3242 | ||
25db0338 DD |
3243 | static int velocity_set_settings(struct net_device *dev, |
3244 | struct ethtool_cmd *cmd) | |
2cf71d2e DJ |
3245 | { |
3246 | struct velocity_info *vptr = netdev_priv(dev); | |
25db0338 | 3247 | u32 speed = ethtool_cmd_speed(cmd); |
2cf71d2e DJ |
3248 | u32 curr_status; |
3249 | u32 new_status = 0; | |
3250 | int ret = 0; | |
3251 | ||
3252 | curr_status = check_connection_type(vptr->mac_regs); | |
3253 | curr_status &= (~VELOCITY_LINK_FAIL); | |
3254 | ||
3255 | new_status |= ((cmd->autoneg) ? VELOCITY_AUTONEG_ENABLE : 0); | |
25db0338 DD |
3256 | new_status |= ((speed == SPEED_1000) ? VELOCITY_SPEED_1000 : 0); |
3257 | new_status |= ((speed == SPEED_100) ? VELOCITY_SPEED_100 : 0); | |
3258 | new_status |= ((speed == SPEED_10) ? VELOCITY_SPEED_10 : 0); | |
2cf71d2e DJ |
3259 | new_status |= ((cmd->duplex == DUPLEX_FULL) ? VELOCITY_DUPLEX_FULL : 0); |
3260 | ||
15419227 | 3261 | if ((new_status & VELOCITY_AUTONEG_ENABLE) && |
3262 | (new_status != (curr_status | VELOCITY_AUTONEG_ENABLE))) { | |
2cf71d2e | 3263 | ret = -EINVAL; |
15419227 | 3264 | } else { |
3265 | enum speed_opt spd_dpx; | |
3266 | ||
3267 | if (new_status & VELOCITY_AUTONEG_ENABLE) | |
3268 | spd_dpx = SPD_DPX_AUTO; | |
3269 | else if ((new_status & VELOCITY_SPEED_1000) && | |
3270 | (new_status & VELOCITY_DUPLEX_FULL)) { | |
3271 | spd_dpx = SPD_DPX_1000_FULL; | |
3272 | } else if (new_status & VELOCITY_SPEED_100) | |
3273 | spd_dpx = (new_status & VELOCITY_DUPLEX_FULL) ? | |
3274 | SPD_DPX_100_FULL : SPD_DPX_100_HALF; | |
3275 | else if (new_status & VELOCITY_SPEED_10) | |
3276 | spd_dpx = (new_status & VELOCITY_DUPLEX_FULL) ? | |
3277 | SPD_DPX_10_FULL : SPD_DPX_10_HALF; | |
3278 | else | |
3279 | return -EOPNOTSUPP; | |
3280 | ||
3281 | vptr->options.spd_dpx = spd_dpx; | |
3282 | ||
2cf71d2e | 3283 | velocity_set_media_mode(vptr, new_status); |
15419227 | 3284 | } |
2cf71d2e DJ |
3285 | |
3286 | return ret; | |
3287 | } | |
3288 | ||
3289 | static void velocity_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info) | |
3290 | { | |
3291 | struct velocity_info *vptr = netdev_priv(dev); | |
3292 | strcpy(info->driver, VELOCITY_NAME); | |
3293 | strcpy(info->version, VELOCITY_VERSION); | |
3294 | strcpy(info->bus_info, pci_name(vptr->pdev)); | |
3295 | } | |
3296 | ||
3297 | static void velocity_ethtool_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol) | |
3298 | { | |
3299 | struct velocity_info *vptr = netdev_priv(dev); | |
3300 | wol->supported = WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_ARP; | |
3301 | wol->wolopts |= WAKE_MAGIC; | |
3302 | /* | |
3303 | if (vptr->wol_opts & VELOCITY_WOL_PHY) | |
3304 | wol.wolopts|=WAKE_PHY; | |
3305 | */ | |
3306 | if (vptr->wol_opts & VELOCITY_WOL_UCAST) | |
3307 | wol->wolopts |= WAKE_UCAST; | |
3308 | if (vptr->wol_opts & VELOCITY_WOL_ARP) | |
3309 | wol->wolopts |= WAKE_ARP; | |
3310 | memcpy(&wol->sopass, vptr->wol_passwd, 6); | |
3311 | } | |
3312 | ||
3313 | static int velocity_ethtool_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol) | |
3314 | { | |
3315 | struct velocity_info *vptr = netdev_priv(dev); | |
3316 | ||
3317 | if (!(wol->wolopts & (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_ARP))) | |
3318 | return -EFAULT; | |
3319 | vptr->wol_opts = VELOCITY_WOL_MAGIC; | |
3320 | ||
3321 | /* | |
3322 | if (wol.wolopts & WAKE_PHY) { | |
3323 | vptr->wol_opts|=VELOCITY_WOL_PHY; | |
3324 | vptr->flags |=VELOCITY_FLAGS_WOL_ENABLED; | |
3325 | } | |
3326 | */ | |
3327 | ||
3328 | if (wol->wolopts & WAKE_MAGIC) { | |
3329 | vptr->wol_opts |= VELOCITY_WOL_MAGIC; | |
3330 | vptr->flags |= VELOCITY_FLAGS_WOL_ENABLED; | |
3331 | } | |
3332 | if (wol->wolopts & WAKE_UCAST) { | |
3333 | vptr->wol_opts |= VELOCITY_WOL_UCAST; | |
3334 | vptr->flags |= VELOCITY_FLAGS_WOL_ENABLED; | |
3335 | } | |
3336 | if (wol->wolopts & WAKE_ARP) { | |
3337 | vptr->wol_opts |= VELOCITY_WOL_ARP; | |
3338 | vptr->flags |= VELOCITY_FLAGS_WOL_ENABLED; | |
3339 | } | |
3340 | memcpy(vptr->wol_passwd, wol->sopass, 6); | |
3341 | return 0; | |
3342 | } | |
3343 | ||
3344 | static u32 velocity_get_msglevel(struct net_device *dev) | |
3345 | { | |
3346 | return msglevel; | |
3347 | } | |
3348 | ||
3349 | static void velocity_set_msglevel(struct net_device *dev, u32 value) | |
3350 | { | |
3351 | msglevel = value; | |
3352 | } | |
3353 | ||
6dfc4b95 SK |
3354 | static int get_pending_timer_val(int val) |
3355 | { | |
3356 | int mult_bits = val >> 6; | |
3357 | int mult = 1; | |
3358 | ||
3359 | switch (mult_bits) | |
3360 | { | |
3361 | case 1: | |
3362 | mult = 4; break; | |
3363 | case 2: | |
3364 | mult = 16; break; | |
3365 | case 3: | |
3366 | mult = 64; break; | |
3367 | case 0: | |
3368 | default: | |
3369 | break; | |
3370 | } | |
3371 | ||
3372 | return (val & 0x3f) * mult; | |
3373 | } | |
3374 | ||
3375 | static void set_pending_timer_val(int *val, u32 us) | |
3376 | { | |
3377 | u8 mult = 0; | |
3378 | u8 shift = 0; | |
3379 | ||
3380 | if (us >= 0x3f) { | |
3381 | mult = 1; /* mult with 4 */ | |
3382 | shift = 2; | |
3383 | } | |
3384 | if (us >= 0x3f * 4) { | |
3385 | mult = 2; /* mult with 16 */ | |
3386 | shift = 4; | |
3387 | } | |
3388 | if (us >= 0x3f * 16) { | |
3389 | mult = 3; /* mult with 64 */ | |
3390 | shift = 6; | |
3391 | } | |
3392 | ||
3393 | *val = (mult << 6) | ((us >> shift) & 0x3f); | |
3394 | } | |
3395 | ||
3396 | ||
3397 | static int velocity_get_coalesce(struct net_device *dev, | |
3398 | struct ethtool_coalesce *ecmd) | |
3399 | { | |
3400 | struct velocity_info *vptr = netdev_priv(dev); | |
3401 | ||
3402 | ecmd->tx_max_coalesced_frames = vptr->options.tx_intsup; | |
3403 | ecmd->rx_max_coalesced_frames = vptr->options.rx_intsup; | |
3404 | ||
3405 | ecmd->rx_coalesce_usecs = get_pending_timer_val(vptr->options.rxqueue_timer); | |
3406 | ecmd->tx_coalesce_usecs = get_pending_timer_val(vptr->options.txqueue_timer); | |
3407 | ||
3408 | return 0; | |
3409 | } | |
3410 | ||
3411 | static int velocity_set_coalesce(struct net_device *dev, | |
3412 | struct ethtool_coalesce *ecmd) | |
3413 | { | |
3414 | struct velocity_info *vptr = netdev_priv(dev); | |
3415 | int max_us = 0x3f * 64; | |
39c2ff43 | 3416 | unsigned long flags; |
6dfc4b95 SK |
3417 | |
3418 | /* 6 bits of */ | |
3419 | if (ecmd->tx_coalesce_usecs > max_us) | |
3420 | return -EINVAL; | |
3421 | if (ecmd->rx_coalesce_usecs > max_us) | |
3422 | return -EINVAL; | |
3423 | ||
3424 | if (ecmd->tx_max_coalesced_frames > 0xff) | |
3425 | return -EINVAL; | |
3426 | if (ecmd->rx_max_coalesced_frames > 0xff) | |
3427 | return -EINVAL; | |
3428 | ||
3429 | vptr->options.rx_intsup = ecmd->rx_max_coalesced_frames; | |
3430 | vptr->options.tx_intsup = ecmd->tx_max_coalesced_frames; | |
3431 | ||
3432 | set_pending_timer_val(&vptr->options.rxqueue_timer, | |
3433 | ecmd->rx_coalesce_usecs); | |
3434 | set_pending_timer_val(&vptr->options.txqueue_timer, | |
3435 | ecmd->tx_coalesce_usecs); | |
3436 | ||
3437 | /* Setup the interrupt suppression and queue timers */ | |
39c2ff43 | 3438 | spin_lock_irqsave(&vptr->lock, flags); |
6dfc4b95 SK |
3439 | mac_disable_int(vptr->mac_regs); |
3440 | setup_adaptive_interrupts(vptr); | |
3441 | setup_queue_timers(vptr); | |
3442 | ||
3443 | mac_write_int_mask(vptr->int_mask, vptr->mac_regs); | |
3444 | mac_clear_isr(vptr->mac_regs); | |
3445 | mac_enable_int(vptr->mac_regs); | |
39c2ff43 | 3446 | spin_unlock_irqrestore(&vptr->lock, flags); |
6dfc4b95 SK |
3447 | |
3448 | return 0; | |
3449 | } | |
3450 | ||
2cf71d2e DJ |
3451 | static const struct ethtool_ops velocity_ethtool_ops = { |
3452 | .get_settings = velocity_get_settings, | |
3453 | .set_settings = velocity_set_settings, | |
3454 | .get_drvinfo = velocity_get_drvinfo, | |
3455 | .get_wol = velocity_ethtool_get_wol, | |
3456 | .set_wol = velocity_ethtool_set_wol, | |
3457 | .get_msglevel = velocity_get_msglevel, | |
3458 | .set_msglevel = velocity_set_msglevel, | |
3459 | .get_link = velocity_get_link, | |
6dfc4b95 SK |
3460 | .get_coalesce = velocity_get_coalesce, |
3461 | .set_coalesce = velocity_set_coalesce, | |
2cf71d2e DJ |
3462 | .begin = velocity_ethtool_up, |
3463 | .complete = velocity_ethtool_down | |
3464 | }; | |
ce9f7fe3 | 3465 | |
2cf71d2e DJ |
3466 | #ifdef CONFIG_PM |
3467 | #ifdef CONFIG_INET | |
1da177e4 LT |
3468 | static int velocity_netdev_event(struct notifier_block *nb, unsigned long notification, void *ptr) |
3469 | { | |
3470 | struct in_ifaddr *ifa = (struct in_ifaddr *) ptr; | |
a337499f | 3471 | struct net_device *dev = ifa->ifa_dev->dev; |
1da177e4 | 3472 | |
516b4df1 BH |
3473 | if (dev_net(dev) == &init_net && |
3474 | dev->netdev_ops == &velocity_netdev_ops) | |
3475 | velocity_get_ip(netdev_priv(dev)); | |
a337499f | 3476 | |
1da177e4 LT |
3477 | return NOTIFY_DONE; |
3478 | } | |
2cf71d2e DJ |
3479 | #endif /* CONFIG_INET */ |
3480 | #endif /* CONFIG_PM */ | |
ce9f7fe3 | 3481 | |
2cf71d2e DJ |
3482 | #if defined(CONFIG_PM) && defined(CONFIG_INET) |
3483 | static struct notifier_block velocity_inetaddr_notifier = { | |
3484 | .notifier_call = velocity_netdev_event, | |
3485 | }; | |
3486 | ||
3487 | static void velocity_register_notifier(void) | |
3488 | { | |
3489 | register_inetaddr_notifier(&velocity_inetaddr_notifier); | |
3490 | } | |
3491 | ||
3492 | static void velocity_unregister_notifier(void) | |
3493 | { | |
3494 | unregister_inetaddr_notifier(&velocity_inetaddr_notifier); | |
3495 | } | |
3496 | ||
3497 | #else | |
3498 | ||
3499 | #define velocity_register_notifier() do {} while (0) | |
3500 | #define velocity_unregister_notifier() do {} while (0) | |
3501 | ||
3502 | #endif /* defined(CONFIG_PM) && defined(CONFIG_INET) */ | |
3503 | ||
3504 | /** | |
3505 | * velocity_init_module - load time function | |
3506 | * | |
3507 | * Called when the velocity module is loaded. The PCI driver | |
3508 | * is registered with the PCI layer, and in turn will call | |
3509 | * the probe functions for each velocity adapter installed | |
3510 | * in the system. | |
3511 | */ | |
3512 | static int __init velocity_init_module(void) | |
3513 | { | |
3514 | int ret; | |
3515 | ||
3516 | velocity_register_notifier(); | |
3517 | ret = pci_register_driver(&velocity_driver); | |
3518 | if (ret < 0) | |
3519 | velocity_unregister_notifier(); | |
3520 | return ret; | |
3521 | } | |
3522 | ||
3523 | /** | |
3524 | * velocity_cleanup - module unload | |
3525 | * | |
3526 | * When the velocity hardware is unloaded this function is called. | |
3527 | * It will clean up the notifiers and the unregister the PCI | |
3528 | * driver interface for this hardware. This in turn cleans up | |
3529 | * all discovered interfaces before returning from the function | |
3530 | */ | |
3531 | static void __exit velocity_cleanup_module(void) | |
3532 | { | |
3533 | velocity_unregister_notifier(); | |
3534 | pci_unregister_driver(&velocity_driver); | |
3535 | } | |
3536 | ||
3537 | module_init(velocity_init_module); | |
3538 | module_exit(velocity_cleanup_module); |