projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net: usb: cdc_ether: add Dell DW5580 as a mobile broadband adapter
[deliverable/linux.git] / drivers / net / vmxnet3 / vmxnet3_drv.c
CommitLineData
d1a890fa
SB		 1/*
2 * Linux driver for VMware's vmxnet3 ethernet NIC.
3 *
4 * Copyright (C) 2008-2009, VMware, Inc. All Rights Reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; version 2 of the License and no later version.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
13 * NON INFRINGEMENT. See the GNU General Public License for more
14 * details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19 *
20 * The full GNU General Public License is included in this distribution in
21 * the file called "COPYING".
22 *
23 * Maintained by: Shreyas Bhatewara <pv-drivers@vmware.com>
24 *
25 */
26
9d9779e7 27#include <linux/module.h>
b038b040
SR		 28#include <net/ip6_checksum.h>
29
d1a890fa
SB		 30#include "vmxnet3_int.h"
31
32char vmxnet3_driver_name[] = "vmxnet3";
33#define VMXNET3_DRIVER_DESC "VMware vmxnet3 virtual NIC driver"
34
d1a890fa
SB		 35/*
36 * PCI Device ID Table
37 * Last entry must be all 0s
38 */
9baa3c34 39static const struct pci_device_id vmxnet3_pciid_table[] = {
d1a890fa
SB		 40 {PCI_VDEVICE(VMWARE, PCI_DEVICE_ID_VMWARE_VMXNET3)},
41 {0}
42};
43
44MODULE_DEVICE_TABLE(pci, vmxnet3_pciid_table);
45
09c5088e 46static int enable_mq = 1;
d1a890fa 47
f9f25026
SB		 48static void
49vmxnet3_write_mac_addr(struct vmxnet3_adapter *adapter, u8 *mac);
50
d1a890fa
SB		 51/*
52 * Enable/Disable the given intr
53 */
54static void
55vmxnet3_enable_intr(struct vmxnet3_adapter *adapter, unsigned intr_idx)
56{
57 VMXNET3_WRITE_BAR0_REG(adapter, VMXNET3_REG_IMR + intr_idx * 8, 0);
58}
59
60
61static void
62vmxnet3_disable_intr(struct vmxnet3_adapter *adapter, unsigned intr_idx)
63{
64 VMXNET3_WRITE_BAR0_REG(adapter, VMXNET3_REG_IMR + intr_idx * 8, 1);
65}
66
67
68/*
69 * Enable/Disable all intrs used by the device
70 */
71static void
72vmxnet3_enable_all_intrs(struct vmxnet3_adapter *adapter)
73{
74 int i;
75
76 for (i = 0; i < adapter->intr.num_intrs; i++)
77 vmxnet3_enable_intr(adapter, i);
6929fe8a
RZ		 78 adapter->shared->devRead.intrConf.intrCtrl &=
79 cpu_to_le32(~VMXNET3_IC_DISABLE_ALL);
d1a890fa
SB		 80}
81
82
83static void
84vmxnet3_disable_all_intrs(struct vmxnet3_adapter *adapter)
85{
86 int i;
87
6929fe8a
RZ		 88 adapter->shared->devRead.intrConf.intrCtrl |=
89 cpu_to_le32(VMXNET3_IC_DISABLE_ALL);
d1a890fa
SB		 90 for (i = 0; i < adapter->intr.num_intrs; i++)
91 vmxnet3_disable_intr(adapter, i);
92}
93
94
95static void
96vmxnet3_ack_events(struct vmxnet3_adapter *adapter, u32 events)
97{
98 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_ECR, events);
99}
100
101
102static bool
103vmxnet3_tq_stopped(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter)
104{
09c5088e 105 return tq->stopped;
d1a890fa
SB		 106}
107
108
109static void
110vmxnet3_tq_start(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter)
111{
112 tq->stopped = false;
09c5088e 113 netif_start_subqueue(adapter->netdev, tq - adapter->tx_queue);
d1a890fa
SB		 114}
115
116
117static void
118vmxnet3_tq_wake(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter)
119{
120 tq->stopped = false;
09c5088e 121 netif_wake_subqueue(adapter->netdev, (tq - adapter->tx_queue));
d1a890fa
SB		 122}
123
124
125static void
126vmxnet3_tq_stop(struct vmxnet3_tx_queue *tq, struct vmxnet3_adapter *adapter)
127{
128 tq->stopped = true;
129 tq->num_stop++;
09c5088e 130 netif_stop_subqueue(adapter->netdev, (tq - adapter->tx_queue));
d1a890fa
SB		 131}
132
133
134/*
135 * Check the link state. This may start or stop the tx queue.
136 */
137static void
4a1745fc 138vmxnet3_check_link(struct vmxnet3_adapter *adapter, bool affectTxQueue)
d1a890fa
SB		 139{
140 u32 ret;
09c5088e 141 int i;
83d0feff 142 unsigned long flags;
d1a890fa 143
83d0feff 144 spin_lock_irqsave(&adapter->cmd_lock, flags);
d1a890fa
SB		 145 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, VMXNET3_CMD_GET_LINK);
146 ret = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_CMD);
83d0feff
SB		 147 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
148
d1a890fa
SB		 149 adapter->link_speed = ret >> 16;
150 if (ret & 1) { /* Link is up. */
204a6e65
SH		 151 netdev_info(adapter->netdev, "NIC Link is Up %d Mbps\n",
152 adapter->link_speed);
6cdd20c3 153 netif_carrier_on(adapter->netdev);
d1a890fa 154
09c5088e
SB		 155 if (affectTxQueue) {
156 for (i = 0; i < adapter->num_tx_queues; i++)
157 vmxnet3_tq_start(&adapter->tx_queue[i],
158 adapter);
159 }
d1a890fa 160 } else {
204a6e65 161 netdev_info(adapter->netdev, "NIC Link is Down\n");
6cdd20c3 162 netif_carrier_off(adapter->netdev);
d1a890fa 163
09c5088e
SB		 164 if (affectTxQueue) {
165 for (i = 0; i < adapter->num_tx_queues; i++)
166 vmxnet3_tq_stop(&adapter->tx_queue[i], adapter);
167 }
d1a890fa
SB		 168 }
169}
170
d1a890fa
SB		 171static void
172vmxnet3_process_events(struct vmxnet3_adapter *adapter)
173{
09c5088e 174 int i;
e328d410 175 unsigned long flags;
115924b6 176 u32 events = le32_to_cpu(adapter->shared->ecr);
d1a890fa
SB		 177 if (!events)
178 return;
179
180 vmxnet3_ack_events(adapter, events);
181
182 /* Check if link state has changed */
183 if (events & VMXNET3_ECR_LINK)
4a1745fc 184 vmxnet3_check_link(adapter, true);
d1a890fa
SB		 185
186 /* Check if there is an error on xmit/recv queues */
187 if (events & (VMXNET3_ECR_TQERR | VMXNET3_ECR_RQERR)) {
e328d410 188 spin_lock_irqsave(&adapter->cmd_lock, flags);
d1a890fa
SB		 189 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
190 VMXNET3_CMD_GET_QUEUE_STATUS);
e328d410 191 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
d1a890fa 192
09c5088e
SB		 193 for (i = 0; i < adapter->num_tx_queues; i++)
194 if (adapter->tqd_start[i].status.stopped)
195 dev_err(&adapter->netdev->dev,
196 "%s: tq[%d] error 0x%x\n",
197 adapter->netdev->name, i, le32_to_cpu(
198 adapter->tqd_start[i].status.error));
199 for (i = 0; i < adapter->num_rx_queues; i++)
200 if (adapter->rqd_start[i].status.stopped)
201 dev_err(&adapter->netdev->dev,
202 "%s: rq[%d] error 0x%x\n",
203 adapter->netdev->name, i,
204 adapter->rqd_start[i].status.error);
d1a890fa
SB		 205
206 schedule_work(&adapter->work);
207 }
208}
209
115924b6
SB		 210#ifdef __BIG_ENDIAN_BITFIELD
211/*
212 * The device expects the bitfields in shared structures to be written in
213 * little endian. When CPU is big endian, the following routines are used to
214 * correctly read and write into ABI.
215 * The general technique used here is : double word bitfields are defined in
216 * opposite order for big endian architecture. Then before reading them in
217 * driver the complete double word is translated using le32_to_cpu. Similarly
218 * After the driver writes into bitfields, cpu_to_le32 is used to translate the
219 * double words into required format.
220 * In order to avoid touching bits in shared structure more than once, temporary
221 * descriptors are used. These are passed as srcDesc to following functions.
222 */
223static void vmxnet3_RxDescToCPU(const struct Vmxnet3_RxDesc *srcDesc,
224 struct Vmxnet3_RxDesc *dstDesc)
225{
226 u32 *src = (u32 *)srcDesc + 2;
227 u32 *dst = (u32 *)dstDesc + 2;
228 dstDesc->addr = le64_to_cpu(srcDesc->addr);
229 *dst = le32_to_cpu(*src);
230 dstDesc->ext1 = le32_to_cpu(srcDesc->ext1);
231}
232
233static void vmxnet3_TxDescToLe(const struct Vmxnet3_TxDesc *srcDesc,
234 struct Vmxnet3_TxDesc *dstDesc)
235{
236 int i;
237 u32 *src = (u32 *)(srcDesc + 1);
238 u32 *dst = (u32 *)(dstDesc + 1);
239
240 /* Working backwards so that the gen bit is set at the end. */
241 for (i = 2; i > 0; i--) {
242 src--;
243 dst--;
244 *dst = cpu_to_le32(*src);
245 }
246}
247
248
249static void vmxnet3_RxCompToCPU(const struct Vmxnet3_RxCompDesc *srcDesc,
250 struct Vmxnet3_RxCompDesc *dstDesc)
251{
252 int i = 0;
253 u32 *src = (u32 *)srcDesc;
254 u32 *dst = (u32 *)dstDesc;
255 for (i = 0; i < sizeof(struct Vmxnet3_RxCompDesc) / sizeof(u32); i++) {
256 *dst = le32_to_cpu(*src);
257 src++;
258 dst++;
259 }
260}
261
262
263/* Used to read bitfield values from double words. */
264static u32 get_bitfield32(const __le32 *bitfield, u32 pos, u32 size)
265{
266 u32 temp = le32_to_cpu(*bitfield);
267 u32 mask = ((1 << size) - 1) << pos;
268 temp &= mask;
269 temp >>= pos;
270 return temp;
271}
272
273
274
275#endif /* __BIG_ENDIAN_BITFIELD */
276
277#ifdef __BIG_ENDIAN_BITFIELD
278
279# define VMXNET3_TXDESC_GET_GEN(txdesc) get_bitfield32(((const __le32 *) \
280 txdesc) + VMXNET3_TXD_GEN_DWORD_SHIFT, \
281 VMXNET3_TXD_GEN_SHIFT, VMXNET3_TXD_GEN_SIZE)
282# define VMXNET3_TXDESC_GET_EOP(txdesc) get_bitfield32(((const __le32 *) \
283 txdesc) + VMXNET3_TXD_EOP_DWORD_SHIFT, \
284 VMXNET3_TXD_EOP_SHIFT, VMXNET3_TXD_EOP_SIZE)
285# define VMXNET3_TCD_GET_GEN(tcd) get_bitfield32(((const __le32 *)tcd) + \
286 VMXNET3_TCD_GEN_DWORD_SHIFT, VMXNET3_TCD_GEN_SHIFT, \
287 VMXNET3_TCD_GEN_SIZE)
288# define VMXNET3_TCD_GET_TXIDX(tcd) get_bitfield32((const __le32 *)tcd, \
289 VMXNET3_TCD_TXIDX_SHIFT, VMXNET3_TCD_TXIDX_SIZE)
290# define vmxnet3_getRxComp(dstrcd, rcd, tmp) do { \
291 (dstrcd) = (tmp); \
292 vmxnet3_RxCompToCPU((rcd), (tmp)); \
293 } while (0)
294# define vmxnet3_getRxDesc(dstrxd, rxd, tmp) do { \
295 (dstrxd) = (tmp); \
296 vmxnet3_RxDescToCPU((rxd), (tmp)); \
297 } while (0)
298
299#else
300
301# define VMXNET3_TXDESC_GET_GEN(txdesc) ((txdesc)->gen)
302# define VMXNET3_TXDESC_GET_EOP(txdesc) ((txdesc)->eop)
303# define VMXNET3_TCD_GET_GEN(tcd) ((tcd)->gen)
304# define VMXNET3_TCD_GET_TXIDX(tcd) ((tcd)->txdIdx)
305# define vmxnet3_getRxComp(dstrcd, rcd, tmp) (dstrcd) = (rcd)
306# define vmxnet3_getRxDesc(dstrxd, rxd, tmp) (dstrxd) = (rxd)
307
308#endif /* __BIG_ENDIAN_BITFIELD */
309
d1a890fa
SB		 310
311static void
312vmxnet3_unmap_tx_buf(struct vmxnet3_tx_buf_info *tbi,
313 struct pci_dev *pdev)
314{
315 if (tbi->map_type == VMXNET3_MAP_SINGLE)
b0eb57cb 316 dma_unmap_single(&pdev->dev, tbi->dma_addr, tbi->len,
d1a890fa
SB		 317 PCI_DMA_TODEVICE);
318 else if (tbi->map_type == VMXNET3_MAP_PAGE)
b0eb57cb 319 dma_unmap_page(&pdev->dev, tbi->dma_addr, tbi->len,
d1a890fa
SB		 320 PCI_DMA_TODEVICE);
321 else
322 BUG_ON(tbi->map_type != VMXNET3_MAP_NONE);
323
324 tbi->map_type = VMXNET3_MAP_NONE; /* to help debugging */
325}
326
327
328static int
329vmxnet3_unmap_pkt(u32 eop_idx, struct vmxnet3_tx_queue *tq,
330 struct pci_dev *pdev, struct vmxnet3_adapter *adapter)
331{
332 struct sk_buff *skb;
333 int entries = 0;
334
335 /* no out of order completion */
336 BUG_ON(tq->buf_info[eop_idx].sop_idx != tq->tx_ring.next2comp);
115924b6 337 BUG_ON(VMXNET3_TXDESC_GET_EOP(&(tq->tx_ring.base[eop_idx].txd)) != 1);
d1a890fa
SB		 338
339 skb = tq->buf_info[eop_idx].skb;
340 BUG_ON(skb == NULL);
341 tq->buf_info[eop_idx].skb = NULL;
342
343 VMXNET3_INC_RING_IDX_ONLY(eop_idx, tq->tx_ring.size);
344
345 while (tq->tx_ring.next2comp != eop_idx) {
346 vmxnet3_unmap_tx_buf(tq->buf_info + tq->tx_ring.next2comp,
347 pdev);
348
349 /* update next2comp w/o tx_lock. Since we are marking more,
350 * instead of less, tx ring entries avail, the worst case is
351 * that the tx routine incorrectly re-queues a pkt due to
352 * insufficient tx ring entries.
353 */
354 vmxnet3_cmd_ring_adv_next2comp(&tq->tx_ring);
355 entries++;
356 }
357
358 dev_kfree_skb_any(skb);
359 return entries;
360}
361
362
363static int
364vmxnet3_tq_tx_complete(struct vmxnet3_tx_queue *tq,
365 struct vmxnet3_adapter *adapter)
366{
367 int completed = 0;
368 union Vmxnet3_GenericDesc *gdesc;
369
370 gdesc = tq->comp_ring.base + tq->comp_ring.next2proc;
115924b6
SB		 371 while (VMXNET3_TCD_GET_GEN(&gdesc->tcd) == tq->comp_ring.gen) {
372 completed += vmxnet3_unmap_pkt(VMXNET3_TCD_GET_TXIDX(
373 &gdesc->tcd), tq, adapter->pdev,
374 adapter);
d1a890fa
SB		 375
376 vmxnet3_comp_ring_adv_next2proc(&tq->comp_ring);
377 gdesc = tq->comp_ring.base + tq->comp_ring.next2proc;
378 }
379
380 if (completed) {
381 spin_lock(&tq->tx_lock);
382 if (unlikely(vmxnet3_tq_stopped(tq, adapter) &&
383 vmxnet3_cmd_ring_desc_avail(&tq->tx_ring) >
384 VMXNET3_WAKE_QUEUE_THRESHOLD(tq) &&
385 netif_carrier_ok(adapter->netdev))) {
386 vmxnet3_tq_wake(tq, adapter);
387 }
388 spin_unlock(&tq->tx_lock);
389 }
390 return completed;
391}
392
393
394static void
395vmxnet3_tq_cleanup(struct vmxnet3_tx_queue *tq,
396 struct vmxnet3_adapter *adapter)
397{
398 int i;
399
400 while (tq->tx_ring.next2comp != tq->tx_ring.next2fill) {
401 struct vmxnet3_tx_buf_info *tbi;
d1a890fa
SB		 402
403 tbi = tq->buf_info + tq->tx_ring.next2comp;
d1a890fa
SB		 404
405 vmxnet3_unmap_tx_buf(tbi, adapter->pdev);
406 if (tbi->skb) {
407 dev_kfree_skb_any(tbi->skb);
408 tbi->skb = NULL;
409 }
410 vmxnet3_cmd_ring_adv_next2comp(&tq->tx_ring);
411 }
412
413 /* sanity check, verify all buffers are indeed unmapped and freed */
414 for (i = 0; i < tq->tx_ring.size; i++) {
415 BUG_ON(tq->buf_info[i].skb != NULL ||
416 tq->buf_info[i].map_type != VMXNET3_MAP_NONE);
417 }
418
419 tq->tx_ring.gen = VMXNET3_INIT_GEN;
420 tq->tx_ring.next2fill = tq->tx_ring.next2comp = 0;
421
422 tq->comp_ring.gen = VMXNET3_INIT_GEN;
423 tq->comp_ring.next2proc = 0;
424}
425
426
09c5088e 427static void
d1a890fa
SB		 428vmxnet3_tq_destroy(struct vmxnet3_tx_queue *tq,
429 struct vmxnet3_adapter *adapter)
430{
431 if (tq->tx_ring.base) {
b0eb57cb
AK		 432 dma_free_coherent(&adapter->pdev->dev, tq->tx_ring.size *
433 sizeof(struct Vmxnet3_TxDesc),
434 tq->tx_ring.base, tq->tx_ring.basePA);
d1a890fa
SB		 435 tq->tx_ring.base = NULL;
436 }
437 if (tq->data_ring.base) {
b0eb57cb
AK		 438 dma_free_coherent(&adapter->pdev->dev, tq->data_ring.size *
439 sizeof(struct Vmxnet3_TxDataDesc),
440 tq->data_ring.base, tq->data_ring.basePA);
d1a890fa
SB		 441 tq->data_ring.base = NULL;
442 }
443 if (tq->comp_ring.base) {
b0eb57cb
AK		 444 dma_free_coherent(&adapter->pdev->dev, tq->comp_ring.size *
445 sizeof(struct Vmxnet3_TxCompDesc),
446 tq->comp_ring.base, tq->comp_ring.basePA);
d1a890fa
SB		 447 tq->comp_ring.base = NULL;
448 }
b0eb57cb
AK		 449 if (tq->buf_info) {
450 dma_free_coherent(&adapter->pdev->dev,
451 tq->tx_ring.size * sizeof(tq->buf_info[0]),
452 tq->buf_info, tq->buf_info_pa);
453 tq->buf_info = NULL;
454 }
d1a890fa
SB		 455}
456
457
09c5088e
SB		 458/* Destroy all tx queues */
459void
460vmxnet3_tq_destroy_all(struct vmxnet3_adapter *adapter)
461{
462 int i;
463
464 for (i = 0; i < adapter->num_tx_queues; i++)
465 vmxnet3_tq_destroy(&adapter->tx_queue[i], adapter);
466}
467
468
d1a890fa
SB		 469static void
470vmxnet3_tq_init(struct vmxnet3_tx_queue *tq,
471 struct vmxnet3_adapter *adapter)
472{
473 int i;
474
475 /* reset the tx ring contents to 0 and reset the tx ring states */
476 memset(tq->tx_ring.base, 0, tq->tx_ring.size *
477 sizeof(struct Vmxnet3_TxDesc));
478 tq->tx_ring.next2fill = tq->tx_ring.next2comp = 0;
479 tq->tx_ring.gen = VMXNET3_INIT_GEN;
480
481 memset(tq->data_ring.base, 0, tq->data_ring.size *
482 sizeof(struct Vmxnet3_TxDataDesc));
483
484 /* reset the tx comp ring contents to 0 and reset comp ring states */
485 memset(tq->comp_ring.base, 0, tq->comp_ring.size *
486 sizeof(struct Vmxnet3_TxCompDesc));
487 tq->comp_ring.next2proc = 0;
488 tq->comp_ring.gen = VMXNET3_INIT_GEN;
489
490 /* reset the bookkeeping data */
491 memset(tq->buf_info, 0, sizeof(tq->buf_info[0]) * tq->tx_ring.size);
492 for (i = 0; i < tq->tx_ring.size; i++)
493 tq->buf_info[i].map_type = VMXNET3_MAP_NONE;
494
495 /* stats are not reset */
496}
497
498
499static int
500vmxnet3_tq_create(struct vmxnet3_tx_queue *tq,
501 struct vmxnet3_adapter *adapter)
502{
b0eb57cb
AK		 503 size_t sz;
504
d1a890fa
SB		 505 BUG_ON(tq->tx_ring.base || tq->data_ring.base ||
506 tq->comp_ring.base || tq->buf_info);
507
b0eb57cb
AK		 508 tq->tx_ring.base = dma_alloc_coherent(&adapter->pdev->dev,
509 tq->tx_ring.size * sizeof(struct Vmxnet3_TxDesc),
510 &tq->tx_ring.basePA, GFP_KERNEL);
d1a890fa 511 if (!tq->tx_ring.base) {
204a6e65 512 netdev_err(adapter->netdev, "failed to allocate tx ring\n");
d1a890fa
SB		 513 goto err;
514 }
515
b0eb57cb
AK		 516 tq->data_ring.base = dma_alloc_coherent(&adapter->pdev->dev,
517 tq->data_ring.size * sizeof(struct Vmxnet3_TxDataDesc),
518 &tq->data_ring.basePA, GFP_KERNEL);
d1a890fa 519 if (!tq->data_ring.base) {
204a6e65 520 netdev_err(adapter->netdev, "failed to allocate data ring\n");
d1a890fa
SB		 521 goto err;
522 }
523
b0eb57cb
AK		 524 tq->comp_ring.base = dma_alloc_coherent(&adapter->pdev->dev,
525 tq->comp_ring.size * sizeof(struct Vmxnet3_TxCompDesc),
526 &tq->comp_ring.basePA, GFP_KERNEL);
d1a890fa 527 if (!tq->comp_ring.base) {
204a6e65 528 netdev_err(adapter->netdev, "failed to allocate tx comp ring\n");
d1a890fa
SB		 529 goto err;
530 }
531
b0eb57cb
AK		 532 sz = tq->tx_ring.size * sizeof(tq->buf_info[0]);
533 tq->buf_info = dma_zalloc_coherent(&adapter->pdev->dev, sz,
534 &tq->buf_info_pa, GFP_KERNEL);
e404decb 535 if (!tq->buf_info)
d1a890fa 536 goto err;
d1a890fa
SB		 537
538 return 0;
539
540err:
541 vmxnet3_tq_destroy(tq, adapter);
542 return -ENOMEM;
543}
544
09c5088e
SB		 545static void
546vmxnet3_tq_cleanup_all(struct vmxnet3_adapter *adapter)
547{
548 int i;
549
550 for (i = 0; i < adapter->num_tx_queues; i++)
551 vmxnet3_tq_cleanup(&adapter->tx_queue[i], adapter);
552}
d1a890fa
SB		 553
554/*
555 * starting from ring->next2fill, allocate rx buffers for the given ring
556 * of the rx queue and update the rx desc. stop after @num_to_alloc buffers
557 * are allocated or allocation fails
558 */
559
560static int
561vmxnet3_rq_alloc_rx_buf(struct vmxnet3_rx_queue *rq, u32 ring_idx,
562 int num_to_alloc, struct vmxnet3_adapter *adapter)
563{
564 int num_allocated = 0;
565 struct vmxnet3_rx_buf_info *rbi_base = rq->buf_info[ring_idx];
566 struct vmxnet3_cmd_ring *ring = &rq->rx_ring[ring_idx];
567 u32 val;
568
5318d809 569 while (num_allocated <= num_to_alloc) {
d1a890fa
SB		 570 struct vmxnet3_rx_buf_info *rbi;
571 union Vmxnet3_GenericDesc *gd;
572
573 rbi = rbi_base + ring->next2fill;
574 gd = ring->base + ring->next2fill;
575
576 if (rbi->buf_type == VMXNET3_RX_BUF_SKB) {
577 if (rbi->skb == NULL) {
0d735f13
SH		 578 rbi->skb = __netdev_alloc_skb_ip_align(adapter->netdev,
579 rbi->len,
580 GFP_KERNEL);
d1a890fa
SB		 581 if (unlikely(rbi->skb == NULL)) {
582 rq->stats.rx_buf_alloc_failure++;
583 break;
584 }
d1a890fa 585
b0eb57cb
AK		 586 rbi->dma_addr = dma_map_single(
587 &adapter->pdev->dev,
d1a890fa
SB		 588 rbi->skb->data, rbi->len,
589 PCI_DMA_FROMDEVICE);
590 } else {
591 /* rx buffer skipped by the device */
592 }
593 val = VMXNET3_RXD_BTYPE_HEAD << VMXNET3_RXD_BTYPE_SHIFT;
594 } else {
595 BUG_ON(rbi->buf_type != VMXNET3_RX_BUF_PAGE ||
596 rbi->len != PAGE_SIZE);
597
598 if (rbi->page == NULL) {
599 rbi->page = alloc_page(GFP_ATOMIC);
600 if (unlikely(rbi->page == NULL)) {
601 rq->stats.rx_buf_alloc_failure++;
602 break;
603 }
b0eb57cb
AK		 604 rbi->dma_addr = dma_map_page(
605 &adapter->pdev->dev,
d1a890fa
SB		 606 rbi->page, 0, PAGE_SIZE,
607 PCI_DMA_FROMDEVICE);
608 } else {
609 /* rx buffers skipped by the device */
610 }
611 val = VMXNET3_RXD_BTYPE_BODY << VMXNET3_RXD_BTYPE_SHIFT;
612 }
613
614 BUG_ON(rbi->dma_addr == 0);
115924b6 615 gd->rxd.addr = cpu_to_le64(rbi->dma_addr);
5318d809 616 gd->dword[2] = cpu_to_le32((!ring->gen << VMXNET3_RXD_GEN_SHIFT)
115924b6 617 | val | rbi->len);
d1a890fa 618
5318d809
SB		 619 /* Fill the last buffer but dont mark it ready, or else the
620 * device will think that the queue is full */
621 if (num_allocated == num_to_alloc)
622 break;
623
624 gd->dword[2] |= cpu_to_le32(ring->gen << VMXNET3_RXD_GEN_SHIFT);
d1a890fa
SB		 625 num_allocated++;
626 vmxnet3_cmd_ring_adv_next2fill(ring);
627 }
d1a890fa 628
fdcd79b9 629 netdev_dbg(adapter->netdev,
69b9a712
SH		 630 "alloc_rx_buf: %d allocated, next2fill %u, next2comp %u\n",
631 num_allocated, ring->next2fill, ring->next2comp);
d1a890fa
SB		 632
633 /* so that the device can distinguish a full ring and an empty ring */
634 BUG_ON(num_allocated != 0 && ring->next2fill == ring->next2comp);
635
636 return num_allocated;
637}
638
639
640static void
641vmxnet3_append_frag(struct sk_buff *skb, struct Vmxnet3_RxCompDesc *rcd,
642 struct vmxnet3_rx_buf_info *rbi)
643{
644 struct skb_frag_struct *frag = skb_shinfo(skb)->frags +
645 skb_shinfo(skb)->nr_frags;
646
647 BUG_ON(skb_shinfo(skb)->nr_frags >= MAX_SKB_FRAGS);
648
0e0634d2 649 __skb_frag_set_page(frag, rbi->page);
d1a890fa 650 frag->page_offset = 0;
9e903e08
ED		 651 skb_frag_size_set(frag, rcd->len);
652 skb->data_len += rcd->len;
5e6c355c 653 skb->truesize += PAGE_SIZE;
d1a890fa
SB		 654 skb_shinfo(skb)->nr_frags++;
655}
656
657
658static void
659vmxnet3_map_pkt(struct sk_buff *skb, struct vmxnet3_tx_ctx *ctx,
660 struct vmxnet3_tx_queue *tq, struct pci_dev *pdev,
661 struct vmxnet3_adapter *adapter)
662{
663 u32 dw2, len;
664 unsigned long buf_offset;
665 int i;
666 union Vmxnet3_GenericDesc *gdesc;
667 struct vmxnet3_tx_buf_info *tbi = NULL;
668
669 BUG_ON(ctx->copy_size > skb_headlen(skb));
670
671 /* use the previous gen bit for the SOP desc */
672 dw2 = (tq->tx_ring.gen ^ 0x1) << VMXNET3_TXD_GEN_SHIFT;
673
674 ctx->sop_txd = tq->tx_ring.base + tq->tx_ring.next2fill;
675 gdesc = ctx->sop_txd; /* both loops below can be skipped */
676
677 /* no need to map the buffer if headers are copied */
678 if (ctx->copy_size) {
115924b6 679 ctx->sop_txd->txd.addr = cpu_to_le64(tq->data_ring.basePA +
d1a890fa 680 tq->tx_ring.next2fill *
115924b6
SB		 681 sizeof(struct Vmxnet3_TxDataDesc));
682 ctx->sop_txd->dword[2] = cpu_to_le32(dw2 | ctx->copy_size);
d1a890fa
SB		 683 ctx->sop_txd->dword[3] = 0;
684
685 tbi = tq->buf_info + tq->tx_ring.next2fill;
686 tbi->map_type = VMXNET3_MAP_NONE;
687
fdcd79b9 688 netdev_dbg(adapter->netdev,
f6965582 689 "txd[%u]: 0x%Lx 0x%x 0x%x\n",
115924b6
SB		 690 tq->tx_ring.next2fill,
691 le64_to_cpu(ctx->sop_txd->txd.addr),
d1a890fa
SB		 692 ctx->sop_txd->dword[2], ctx->sop_txd->dword[3]);
693 vmxnet3_cmd_ring_adv_next2fill(&tq->tx_ring);
694
695 /* use the right gen for non-SOP desc */
696 dw2 = tq->tx_ring.gen << VMXNET3_TXD_GEN_SHIFT;
697 }
698
699 /* linear part can use multiple tx desc if it's big */
700 len = skb_headlen(skb) - ctx->copy_size;
701 buf_offset = ctx->copy_size;
702 while (len) {
703 u32 buf_size;
704
1f4b1612
BD		 705 if (len < VMXNET3_MAX_TX_BUF_SIZE) {
706 buf_size = len;
707 dw2 |= len;
708 } else {
709 buf_size = VMXNET3_MAX_TX_BUF_SIZE;
710 /* spec says that for TxDesc.len, 0 == 2^14 */
711 }
d1a890fa
SB		 712
713 tbi = tq->buf_info + tq->tx_ring.next2fill;
714 tbi->map_type = VMXNET3_MAP_SINGLE;
b0eb57cb 715 tbi->dma_addr = dma_map_single(&adapter->pdev->dev,
d1a890fa
SB		 716 skb->data + buf_offset, buf_size,
717 PCI_DMA_TODEVICE);
718
1f4b1612 719 tbi->len = buf_size;
d1a890fa
SB		 720
721 gdesc = tq->tx_ring.base + tq->tx_ring.next2fill;
722 BUG_ON(gdesc->txd.gen == tq->tx_ring.gen);
723
115924b6 724 gdesc->txd.addr = cpu_to_le64(tbi->dma_addr);
1f4b1612 725 gdesc->dword[2] = cpu_to_le32(dw2);
d1a890fa
SB		 726 gdesc->dword[3] = 0;
727
fdcd79b9 728 netdev_dbg(adapter->netdev,
f6965582 729 "txd[%u]: 0x%Lx 0x%x 0x%x\n",
115924b6
SB		 730 tq->tx_ring.next2fill, le64_to_cpu(gdesc->txd.addr),
731 le32_to_cpu(gdesc->dword[2]), gdesc->dword[3]);
d1a890fa
SB		 732 vmxnet3_cmd_ring_adv_next2fill(&tq->tx_ring);
733 dw2 = tq->tx_ring.gen << VMXNET3_TXD_GEN_SHIFT;
734
735 len -= buf_size;
736 buf_offset += buf_size;
737 }
738
739 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
9e903e08 740 const struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[i];
a4d7e485 741 u32 buf_size;
d1a890fa 742
a4d7e485
ED		 743 buf_offset = 0;
744 len = skb_frag_size(frag);
745 while (len) {
746 tbi = tq->buf_info + tq->tx_ring.next2fill;
747 if (len < VMXNET3_MAX_TX_BUF_SIZE) {
748 buf_size = len;
749 dw2 |= len;
750 } else {
751 buf_size = VMXNET3_MAX_TX_BUF_SIZE;
752 /* spec says that for TxDesc.len, 0 == 2^14 */
753 }
754 tbi->map_type = VMXNET3_MAP_PAGE;
755 tbi->dma_addr = skb_frag_dma_map(&adapter->pdev->dev, frag,
756 buf_offset, buf_size,
757 DMA_TO_DEVICE);
d1a890fa 758
a4d7e485 759 tbi->len = buf_size;
d1a890fa 760
a4d7e485
ED		 761 gdesc = tq->tx_ring.base + tq->tx_ring.next2fill;
762 BUG_ON(gdesc->txd.gen == tq->tx_ring.gen);
d1a890fa 763
a4d7e485
ED		 764 gdesc->txd.addr = cpu_to_le64(tbi->dma_addr);
765 gdesc->dword[2] = cpu_to_le32(dw2);
766 gdesc->dword[3] = 0;
d1a890fa 767
fdcd79b9 768 netdev_dbg(adapter->netdev,
8b429468 769 "txd[%u]: 0x%llx %u %u\n",
a4d7e485
ED		 770 tq->tx_ring.next2fill, le64_to_cpu(gdesc->txd.addr),
771 le32_to_cpu(gdesc->dword[2]), gdesc->dword[3]);
772 vmxnet3_cmd_ring_adv_next2fill(&tq->tx_ring);
773 dw2 = tq->tx_ring.gen << VMXNET3_TXD_GEN_SHIFT;
774
775 len -= buf_size;
776 buf_offset += buf_size;
777 }
d1a890fa
SB		 778 }
779
780 ctx->eop_txd = gdesc;
781
782 /* set the last buf_info for the pkt */
783 tbi->skb = skb;
784 tbi->sop_idx = ctx->sop_txd - tq->tx_ring.base;
785}
786
787
09c5088e
SB		 788/* Init all tx queues */
789static void
790vmxnet3_tq_init_all(struct vmxnet3_adapter *adapter)
791{
792 int i;
793
794 for (i = 0; i < adapter->num_tx_queues; i++)
795 vmxnet3_tq_init(&adapter->tx_queue[i], adapter);
796}
797
798
d1a890fa
SB		 799/*
800 * parse and copy relevant protocol headers:
801 * For a tso pkt, relevant headers are L2/3/4 including options
802 * For a pkt requesting csum offloading, they are L2/3 and may include L4
803 * if it's a TCP/UDP pkt
804 *
805 * Returns:
806 * -1: error happens during parsing
807 * 0: protocol headers parsed, but too big to be copied
808 * 1: protocol headers parsed and copied
809 *
810 * Other effects:
811 * 1. related *ctx fields are updated.
812 * 2. ctx->copy_size is # of bytes copied
813 * 3. the portion copied is guaranteed to be in the linear part
814 *
815 */
816static int
817vmxnet3_parse_and_copy_hdr(struct sk_buff *skb, struct vmxnet3_tx_queue *tq,
818 struct vmxnet3_tx_ctx *ctx,
819 struct vmxnet3_adapter *adapter)
820{
821 struct Vmxnet3_TxDataDesc *tdd;
759c9359 822 u8 protocol = 0;
d1a890fa 823
0d0b1672 824 if (ctx->mss) { /* TSO */
d1a890fa 825 ctx->eth_ip_hdr_size = skb_transport_offset(skb);
8bca5d1e 826 ctx->l4_hdr_size = tcp_hdrlen(skb);
d1a890fa
SB		 827 ctx->copy_size = ctx->eth_ip_hdr_size + ctx->l4_hdr_size;
828 } else {
d1a890fa 829 if (skb->ip_summed == CHECKSUM_PARTIAL) {
0d0b1672 830 ctx->eth_ip_hdr_size = skb_checksum_start_offset(skb);
d1a890fa
SB		 831
832 if (ctx->ipv4) {
8bca5d1e
ED		 833 const struct iphdr *iph = ip_hdr(skb);
834
759c9359
SK		 835 protocol = iph->protocol;
836 } else if (ctx->ipv6) {
837 const struct ipv6hdr *ipv6h = ipv6_hdr(skb);
838
839 protocol = ipv6h->nexthdr;
840 }
841
842 switch (protocol) {
843 case IPPROTO_TCP:
844 ctx->l4_hdr_size = tcp_hdrlen(skb);
845 break;
846 case IPPROTO_UDP:
847 ctx->l4_hdr_size = sizeof(struct udphdr);
848 break;
849 default:
d1a890fa 850 ctx->l4_hdr_size = 0;
759c9359 851 break;
d1a890fa 852 }
759c9359 853
b203262d
NH		 854 ctx->copy_size = min(ctx->eth_ip_hdr_size +
855 ctx->l4_hdr_size, skb->len);
d1a890fa
SB		 856 } else {
857 ctx->eth_ip_hdr_size = 0;
858 ctx->l4_hdr_size = 0;
859 /* copy as much as allowed */
860 ctx->copy_size = min((unsigned int)VMXNET3_HDR_COPY_SIZE
861 , skb_headlen(skb));
862 }
863
c41fcce9
SB		 864 if (skb->len <= VMXNET3_HDR_COPY_SIZE)
865 ctx->copy_size = skb->len;
866
d1a890fa
SB		 867 /* make sure headers are accessible directly */
868 if (unlikely(!pskb_may_pull(skb, ctx->copy_size)))
869 goto err;
870 }
871
872 if (unlikely(ctx->copy_size > VMXNET3_HDR_COPY_SIZE)) {
873 tq->stats.oversized_hdr++;
874 ctx->copy_size = 0;
875 return 0;
876 }
877
878 tdd = tq->data_ring.base + tq->tx_ring.next2fill;
879
880 memcpy(tdd->data, skb->data, ctx->copy_size);
fdcd79b9 881 netdev_dbg(adapter->netdev,
f6965582 882 "copy %u bytes to dataRing[%u]\n",
d1a890fa
SB		 883 ctx->copy_size, tq->tx_ring.next2fill);
884 return 1;
885
886err:
887 return -1;
888}
889
890
891static void
892vmxnet3_prepare_tso(struct sk_buff *skb,
893 struct vmxnet3_tx_ctx *ctx)
894{
8bca5d1e
ED		 895 struct tcphdr *tcph = tcp_hdr(skb);
896
d1a890fa 897 if (ctx->ipv4) {
8bca5d1e
ED		 898 struct iphdr *iph = ip_hdr(skb);
899
d1a890fa
SB		 900 iph->check = 0;
901 tcph->check = ~csum_tcpudp_magic(iph->saddr, iph->daddr, 0,
902 IPPROTO_TCP, 0);
759c9359 903 } else if (ctx->ipv6) {
8bca5d1e
ED		 904 struct ipv6hdr *iph = ipv6_hdr(skb);
905
d1a890fa
SB		 906 tcph->check = ~csum_ipv6_magic(&iph->saddr, &iph->daddr, 0,
907 IPPROTO_TCP, 0);
908 }
909}
910
a4d7e485
ED		 911static int txd_estimate(const struct sk_buff *skb)
912{
913 int count = VMXNET3_TXD_NEEDED(skb_headlen(skb)) + 1;
914 int i;
915
916 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
917 const struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[i];
918
919 count += VMXNET3_TXD_NEEDED(skb_frag_size(frag));
920 }
921 return count;
922}
d1a890fa
SB		 923
924/*
925 * Transmits a pkt thru a given tq
926 * Returns:
927 * NETDEV_TX_OK: descriptors are setup successfully
25985edc 928 * NETDEV_TX_OK: error occurred, the pkt is dropped
d1a890fa
SB		 929 * NETDEV_TX_BUSY: tx ring is full, queue is stopped
930 *
931 * Side-effects:
932 * 1. tx ring may be changed
933 * 2. tq stats may be updated accordingly
934 * 3. shared->txNumDeferred may be updated
935 */
936
937static int
938vmxnet3_tq_xmit(struct sk_buff *skb, struct vmxnet3_tx_queue *tq,
939 struct vmxnet3_adapter *adapter, struct net_device *netdev)
940{
941 int ret;
942 u32 count;
943 unsigned long flags;
944 struct vmxnet3_tx_ctx ctx;
945 union Vmxnet3_GenericDesc *gdesc;
115924b6
SB		 946#ifdef __BIG_ENDIAN_BITFIELD
947 /* Use temporary descriptor to avoid touching bits multiple times */
948 union Vmxnet3_GenericDesc tempTxDesc;
949#endif
d1a890fa 950
a4d7e485 951 count = txd_estimate(skb);
d1a890fa 952
72e85c45 953 ctx.ipv4 = (vlan_get_protocol(skb) == cpu_to_be16(ETH_P_IP));
759c9359 954 ctx.ipv6 = (vlan_get_protocol(skb) == cpu_to_be16(ETH_P_IPV6));
d1a890fa
SB		 955
956 ctx.mss = skb_shinfo(skb)->gso_size;
957 if (ctx.mss) {
958 if (skb_header_cloned(skb)) {
959 if (unlikely(pskb_expand_head(skb, 0, 0,
960 GFP_ATOMIC) != 0)) {
961 tq->stats.drop_tso++;
962 goto drop_pkt;
963 }
964 tq->stats.copy_skb_header++;
965 }
966 vmxnet3_prepare_tso(skb, &ctx);
967 } else {
968 if (unlikely(count > VMXNET3_MAX_TXD_PER_PKT)) {
969
970 /* non-tso pkts must not use more than
971 * VMXNET3_MAX_TXD_PER_PKT entries
972 */
973 if (skb_linearize(skb) != 0) {
974 tq->stats.drop_too_many_frags++;
975 goto drop_pkt;
976 }
977 tq->stats.linearized++;
978
979 /* recalculate the # of descriptors to use */
980 count = VMXNET3_TXD_NEEDED(skb_headlen(skb)) + 1;
981 }
982 }
983
09c5088e
SB		 984 spin_lock_irqsave(&tq->tx_lock, flags);
985
986 if (count > vmxnet3_cmd_ring_desc_avail(&tq->tx_ring)) {
987 tq->stats.tx_ring_full++;
fdcd79b9 988 netdev_dbg(adapter->netdev,
09c5088e
SB		 989 "tx queue stopped on %s, next2comp %u"
990 " next2fill %u\n", adapter->netdev->name,
991 tq->tx_ring.next2comp, tq->tx_ring.next2fill);
992
993 vmxnet3_tq_stop(tq, adapter);
994 spin_unlock_irqrestore(&tq->tx_lock, flags);
995 return NETDEV_TX_BUSY;
996 }
997
998
d1a890fa
SB		 999 ret = vmxnet3_parse_and_copy_hdr(skb, tq, &ctx, adapter);
1000 if (ret >= 0) {
1001 BUG_ON(ret <= 0 && ctx.copy_size != 0);
1002 /* hdrs parsed, check against other limits */
1003 if (ctx.mss) {
1004 if (unlikely(ctx.eth_ip_hdr_size + ctx.l4_hdr_size >
1005 VMXNET3_MAX_TX_BUF_SIZE)) {
1006 goto hdr_too_big;
1007 }
1008 } else {
1009 if (skb->ip_summed == CHECKSUM_PARTIAL) {
1010 if (unlikely(ctx.eth_ip_hdr_size +
1011 skb->csum_offset >
1012 VMXNET3_MAX_CSUM_OFFSET)) {
1013 goto hdr_too_big;
1014 }
1015 }
1016 }
1017 } else {
1018 tq->stats.drop_hdr_inspect_err++;
f955e141 1019 goto unlock_drop_pkt;
d1a890fa
SB		 1020 }
1021
d1a890fa
SB		 1022 /* fill tx descs related to addr & len */
1023 vmxnet3_map_pkt(skb, &ctx, tq, adapter->pdev, adapter);
1024
1025 /* setup the EOP desc */
115924b6 1026 ctx.eop_txd->dword[3] = cpu_to_le32(VMXNET3_TXD_CQ | VMXNET3_TXD_EOP);
d1a890fa
SB		 1027
1028 /* setup the SOP desc */
115924b6
SB		 1029#ifdef __BIG_ENDIAN_BITFIELD
1030 gdesc = &tempTxDesc;
1031 gdesc->dword[2] = ctx.sop_txd->dword[2];
1032 gdesc->dword[3] = ctx.sop_txd->dword[3];
1033#else
d1a890fa 1034 gdesc = ctx.sop_txd;
115924b6 1035#endif
d1a890fa
SB		 1036 if (ctx.mss) {
1037 gdesc->txd.hlen = ctx.eth_ip_hdr_size + ctx.l4_hdr_size;
1038 gdesc->txd.om = VMXNET3_OM_TSO;
1039 gdesc->txd.msscof = ctx.mss;
115924b6
SB		 1040 le32_add_cpu(&tq->shared->txNumDeferred, (skb->len -
1041 gdesc->txd.hlen + ctx.mss - 1) / ctx.mss);
d1a890fa
SB		 1042 } else {
1043 if (skb->ip_summed == CHECKSUM_PARTIAL) {
1044 gdesc->txd.hlen = ctx.eth_ip_hdr_size;
1045 gdesc->txd.om = VMXNET3_OM_CSUM;
1046 gdesc->txd.msscof = ctx.eth_ip_hdr_size +
1047 skb->csum_offset;
1048 } else {
1049 gdesc->txd.om = 0;
1050 gdesc->txd.msscof = 0;
1051 }
115924b6 1052 le32_add_cpu(&tq->shared->txNumDeferred, 1);
d1a890fa
SB		 1053 }
1054
df8a39de 1055 if (skb_vlan_tag_present(skb)) {
d1a890fa 1056 gdesc->txd.ti = 1;
df8a39de 1057 gdesc->txd.tci = skb_vlan_tag_get(skb);
d1a890fa
SB		 1058 }
1059
115924b6
SB		 1060 /* finally flips the GEN bit of the SOP desc. */
1061 gdesc->dword[2] = cpu_to_le32(le32_to_cpu(gdesc->dword[2]) ^
1062 VMXNET3_TXD_GEN);
1063#ifdef __BIG_ENDIAN_BITFIELD
1064 /* Finished updating in bitfields of Tx Desc, so write them in original
1065 * place.
1066 */
1067 vmxnet3_TxDescToLe((struct Vmxnet3_TxDesc *)gdesc,
1068 (struct Vmxnet3_TxDesc *)ctx.sop_txd);
1069 gdesc = ctx.sop_txd;
1070#endif
fdcd79b9 1071 netdev_dbg(adapter->netdev,
f6965582 1072 "txd[%u]: SOP 0x%Lx 0x%x 0x%x\n",
c2fd03a0 1073 (u32)(ctx.sop_txd -
115924b6
SB		 1074 tq->tx_ring.base), le64_to_cpu(gdesc->txd.addr),
1075 le32_to_cpu(gdesc->dword[2]), le32_to_cpu(gdesc->dword[3]));
d1a890fa
SB		 1076
1077 spin_unlock_irqrestore(&tq->tx_lock, flags);
1078
115924b6
SB		 1079 if (le32_to_cpu(tq->shared->txNumDeferred) >=
1080 le32_to_cpu(tq->shared->txThreshold)) {
d1a890fa 1081 tq->shared->txNumDeferred = 0;
09c5088e
SB		 1082 VMXNET3_WRITE_BAR0_REG(adapter,
1083 VMXNET3_REG_TXPROD + tq->qid * 8,
d1a890fa
SB		 1084 tq->tx_ring.next2fill);
1085 }
d1a890fa
SB		 1086
1087 return NETDEV_TX_OK;
1088
1089hdr_too_big:
1090 tq->stats.drop_oversized_hdr++;
f955e141
DC		 1091unlock_drop_pkt:
1092 spin_unlock_irqrestore(&tq->tx_lock, flags);
d1a890fa
SB		 1093drop_pkt:
1094 tq->stats.drop_total++;
b1b71817 1095 dev_kfree_skb_any(skb);
d1a890fa
SB		 1096 return NETDEV_TX_OK;
1097}
1098
1099
1100static netdev_tx_t
1101vmxnet3_xmit_frame(struct sk_buff *skb, struct net_device *netdev)
1102{
1103 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
d1a890fa 1104
96800ee7 1105 BUG_ON(skb->queue_mapping > adapter->num_tx_queues);
1106 return vmxnet3_tq_xmit(skb,
1107 &adapter->tx_queue[skb->queue_mapping],
1108 adapter, netdev);
d1a890fa
SB		 1109}
1110
1111
1112static void
1113vmxnet3_rx_csum(struct vmxnet3_adapter *adapter,
1114 struct sk_buff *skb,
1115 union Vmxnet3_GenericDesc *gdesc)
1116{
a0d2730c 1117 if (!gdesc->rcd.cnc && adapter->netdev->features & NETIF_F_RXCSUM) {
d1a890fa 1118 /* typical case: TCP/UDP over IP and both csums are correct */
115924b6 1119 if ((le32_to_cpu(gdesc->dword[3]) & VMXNET3_RCD_CSUM_OK) ==
d1a890fa
SB		 1120 VMXNET3_RCD_CSUM_OK) {
1121 skb->ip_summed = CHECKSUM_UNNECESSARY;
1122 BUG_ON(!(gdesc->rcd.tcp || gdesc->rcd.udp));
1123 BUG_ON(!(gdesc->rcd.v4 || gdesc->rcd.v6));
1124 BUG_ON(gdesc->rcd.frg);
1125 } else {
1126 if (gdesc->rcd.csum) {
1127 skb->csum = htons(gdesc->rcd.csum);
1128 skb->ip_summed = CHECKSUM_PARTIAL;
1129 } else {
bc8acf2c 1130 skb_checksum_none_assert(skb);
d1a890fa
SB		 1131 }
1132 }
1133 } else {
bc8acf2c 1134 skb_checksum_none_assert(skb);
d1a890fa
SB		 1135 }
1136}
1137
1138
1139static void
1140vmxnet3_rx_error(struct vmxnet3_rx_queue *rq, struct Vmxnet3_RxCompDesc *rcd,
1141 struct vmxnet3_rx_ctx *ctx, struct vmxnet3_adapter *adapter)
1142{
1143 rq->stats.drop_err++;
1144 if (!rcd->fcs)
1145 rq->stats.drop_fcs++;
1146
1147 rq->stats.drop_total++;
1148
1149 /*
1150 * We do not unmap and chain the rx buffer to the skb.
1151 * We basically pretend this buffer is not used and will be recycled
1152 * by vmxnet3_rq_alloc_rx_buf()
1153 */
1154
1155 /*
1156 * ctx->skb may be NULL if this is the first and the only one
1157 * desc for the pkt
1158 */
1159 if (ctx->skb)
1160 dev_kfree_skb_irq(ctx->skb);
1161
1162 ctx->skb = NULL;
1163}
1164
1165
45dac1d6
SB		 1166static u32
1167vmxnet3_get_hdr_len(struct vmxnet3_adapter *adapter, struct sk_buff *skb,
1168 union Vmxnet3_GenericDesc *gdesc)
1169{
1170 u32 hlen, maplen;
1171 union {
1172 void *ptr;
1173 struct ethhdr *eth;
1174 struct iphdr *ipv4;
1175 struct ipv6hdr *ipv6;
1176 struct tcphdr *tcp;
1177 } hdr;
1178 BUG_ON(gdesc->rcd.tcp == 0);
1179
1180 maplen = skb_headlen(skb);
1181 if (unlikely(sizeof(struct iphdr) + sizeof(struct tcphdr) > maplen))
1182 return 0;
1183
1184 hdr.eth = eth_hdr(skb);
1185 if (gdesc->rcd.v4) {
1186 BUG_ON(hdr.eth->h_proto != htons(ETH_P_IP));
1187 hdr.ptr += sizeof(struct ethhdr);
1188 BUG_ON(hdr.ipv4->protocol != IPPROTO_TCP);
1189 hlen = hdr.ipv4->ihl << 2;
1190 hdr.ptr += hdr.ipv4->ihl << 2;
1191 } else if (gdesc->rcd.v6) {
1192 BUG_ON(hdr.eth->h_proto != htons(ETH_P_IPV6));
1193 hdr.ptr += sizeof(struct ethhdr);
1194 /* Use an estimated value, since we also need to handle
1195 * TSO case.
1196 */
1197 if (hdr.ipv6->nexthdr != IPPROTO_TCP)
1198 return sizeof(struct ipv6hdr) + sizeof(struct tcphdr);
1199 hlen = sizeof(struct ipv6hdr);
1200 hdr.ptr += sizeof(struct ipv6hdr);
1201 } else {
1202 /* Non-IP pkt, dont estimate header length */
1203 return 0;
1204 }
1205
1206 if (hlen + sizeof(struct tcphdr) > maplen)
1207 return 0;
1208
1209 return (hlen + (hdr.tcp->doff << 2));
1210}
1211
d1a890fa
SB		 1212static int
1213vmxnet3_rq_rx_complete(struct vmxnet3_rx_queue *rq,
1214 struct vmxnet3_adapter *adapter, int quota)
1215{
215faf9c
JP		 1216 static const u32 rxprod_reg[2] = {
1217 VMXNET3_REG_RXPROD, VMXNET3_REG_RXPROD2
1218 };
0769636c 1219 u32 num_pkts = 0;
5318d809 1220 bool skip_page_frags = false;
d1a890fa
SB		 1221 struct Vmxnet3_RxCompDesc *rcd;
1222 struct vmxnet3_rx_ctx *ctx = &rq->rx_ctx;
45dac1d6 1223 u16 segCnt = 0, mss = 0;
115924b6
SB		 1224#ifdef __BIG_ENDIAN_BITFIELD
1225 struct Vmxnet3_RxDesc rxCmdDesc;
1226 struct Vmxnet3_RxCompDesc rxComp;
1227#endif
1228 vmxnet3_getRxComp(rcd, &rq->comp_ring.base[rq->comp_ring.next2proc].rcd,
1229 &rxComp);
d1a890fa
SB		 1230 while (rcd->gen == rq->comp_ring.gen) {
1231 struct vmxnet3_rx_buf_info *rbi;
5318d809
SB		 1232 struct sk_buff *skb, *new_skb = NULL;
1233 struct page *new_page = NULL;
d1a890fa
SB		 1234 int num_to_alloc;
1235 struct Vmxnet3_RxDesc *rxd;
1236 u32 idx, ring_idx;
5318d809 1237 struct vmxnet3_cmd_ring *ring = NULL;
0769636c 1238 if (num_pkts >= quota) {
d1a890fa
SB		 1239 /* we may stop even before we see the EOP desc of
1240 * the current pkt
1241 */
1242 break;
1243 }
09c5088e 1244 BUG_ON(rcd->rqID != rq->qid && rcd->rqID != rq->qid2);
d1a890fa 1245 idx = rcd->rxdIdx;
09c5088e 1246 ring_idx = rcd->rqID < adapter->num_rx_queues ? 0 : 1;
5318d809 1247 ring = rq->rx_ring + ring_idx;
115924b6
SB		 1248 vmxnet3_getRxDesc(rxd, &rq->rx_ring[ring_idx].base[idx].rxd,
1249 &rxCmdDesc);
d1a890fa
SB		 1250 rbi = rq->buf_info[ring_idx] + idx;
1251
115924b6
SB		 1252 BUG_ON(rxd->addr != rbi->dma_addr ||
1253 rxd->len != rbi->len);
d1a890fa
SB		 1254
1255 if (unlikely(rcd->eop && rcd->err)) {
1256 vmxnet3_rx_error(rq, rcd, ctx, adapter);
1257 goto rcd_done;
1258 }
1259
1260 if (rcd->sop) { /* first buf of the pkt */
1261 BUG_ON(rxd->btype != VMXNET3_RXD_BTYPE_HEAD ||
1262 rcd->rqID != rq->qid);
1263
1264 BUG_ON(rbi->buf_type != VMXNET3_RX_BUF_SKB);
1265 BUG_ON(ctx->skb != NULL || rbi->skb == NULL);
1266
1267 if (unlikely(rcd->len == 0)) {
1268 /* Pretend the rx buffer is skipped. */
1269 BUG_ON(!(rcd->sop && rcd->eop));
fdcd79b9 1270 netdev_dbg(adapter->netdev,
f6965582 1271 "rxRing[%u][%u] 0 length\n",
d1a890fa
SB		 1272 ring_idx, idx);
1273 goto rcd_done;
1274 }
1275
5318d809 1276 skip_page_frags = false;
d1a890fa 1277 ctx->skb = rbi->skb;
0d735f13
SH		 1278 new_skb = netdev_alloc_skb_ip_align(adapter->netdev,
1279 rbi->len);
5318d809
SB		 1280 if (new_skb == NULL) {
1281 /* Skb allocation failed, do not handover this
1282 * skb to stack. Reuse it. Drop the existing pkt
1283 */
1284 rq->stats.rx_buf_alloc_failure++;
1285 ctx->skb = NULL;
1286 rq->stats.drop_total++;
1287 skip_page_frags = true;
1288 goto rcd_done;
1289 }
d1a890fa 1290
b0eb57cb
AK		 1291 dma_unmap_single(&adapter->pdev->dev, rbi->dma_addr,
1292 rbi->len,
d1a890fa
SB		 1293 PCI_DMA_FROMDEVICE);
1294
7db11f75
SH		 1295#ifdef VMXNET3_RSS
1296 if (rcd->rssType != VMXNET3_RCD_RSS_TYPE_NONE &&
1297 (adapter->netdev->features & NETIF_F_RXHASH))
2c15a154
MS		 1298 skb_set_hash(ctx->skb,
1299 le32_to_cpu(rcd->rssHash),
0b680703 1300 PKT_HASH_TYPE_L3);
7db11f75 1301#endif
d1a890fa 1302 skb_put(ctx->skb, rcd->len);
5318d809
SB		 1303
1304 /* Immediate refill */
5318d809 1305 rbi->skb = new_skb;
b0eb57cb 1306 rbi->dma_addr = dma_map_single(&adapter->pdev->dev,
96800ee7 1307 rbi->skb->data, rbi->len,
1308 PCI_DMA_FROMDEVICE);
5318d809
SB		 1309 rxd->addr = cpu_to_le64(rbi->dma_addr);
1310 rxd->len = rbi->len;
45dac1d6
SB		 1311 if (adapter->version == 2 &&
1312 rcd->type == VMXNET3_CDTYPE_RXCOMP_LRO) {
1313 struct Vmxnet3_RxCompDescExt *rcdlro;
1314 rcdlro = (struct Vmxnet3_RxCompDescExt *)rcd;
1315
1316 segCnt = rcdlro->segCnt;
1317 BUG_ON(segCnt <= 1);
1318 mss = rcdlro->mss;
1319 if (unlikely(segCnt <= 1))
1320 segCnt = 0;
1321 } else {
1322 segCnt = 0;
1323 }
d1a890fa 1324 } else {
5318d809
SB		 1325 BUG_ON(ctx->skb == NULL && !skip_page_frags);
1326
d1a890fa 1327 /* non SOP buffer must be type 1 in most cases */
5318d809
SB		 1328 BUG_ON(rbi->buf_type != VMXNET3_RX_BUF_PAGE);
1329 BUG_ON(rxd->btype != VMXNET3_RXD_BTYPE_BODY);
d1a890fa 1330
5318d809
SB		 1331 /* If an sop buffer was dropped, skip all
1332 * following non-sop fragments. They will be reused.
1333 */
1334 if (skip_page_frags)
1335 goto rcd_done;
d1a890fa 1336
c41fcce9
SB		 1337 if (rcd->len) {
1338 new_page = alloc_page(GFP_ATOMIC);
5318d809
SB		 1339 /* Replacement page frag could not be allocated.
1340 * Reuse this page. Drop the pkt and free the
1341 * skb which contained this page as a frag. Skip
1342 * processing all the following non-sop frags.
d1a890fa 1343 */
c41fcce9
SB		 1344 if (unlikely(!new_page)) {
1345 rq->stats.rx_buf_alloc_failure++;
1346 dev_kfree_skb(ctx->skb);
1347 ctx->skb = NULL;
1348 skip_page_frags = true;
1349 goto rcd_done;
1350 }
5318d809 1351
b0eb57cb 1352 dma_unmap_page(&adapter->pdev->dev,
5318d809
SB		 1353 rbi->dma_addr, rbi->len,
1354 PCI_DMA_FROMDEVICE);
1355
1356 vmxnet3_append_frag(ctx->skb, rcd, rbi);
5318d809 1357
c41fcce9
SB		 1358 /* Immediate refill */
1359 rbi->page = new_page;
1360 rbi->dma_addr = dma_map_page(&adapter->pdev->dev
1361 , rbi->page,
1362 0, PAGE_SIZE,
1363 PCI_DMA_FROMDEVICE);
1364 rxd->addr = cpu_to_le64(rbi->dma_addr);
1365 rxd->len = rbi->len;
1366 }
d1a890fa
SB		 1367 }
1368
5318d809 1369
d1a890fa
SB		 1370 skb = ctx->skb;
1371 if (rcd->eop) {
45dac1d6 1372 u32 mtu = adapter->netdev->mtu;
d1a890fa 1373 skb->len += skb->data_len;
d1a890fa
SB		 1374
1375 vmxnet3_rx_csum(adapter, skb,
1376 (union Vmxnet3_GenericDesc *)rcd);
1377 skb->protocol = eth_type_trans(skb, adapter->netdev);
45dac1d6
SB		 1378 if (!rcd->tcp || !adapter->lro)
1379 goto not_lro;
1380
1381 if (segCnt != 0 && mss != 0) {
1382 skb_shinfo(skb)->gso_type = rcd->v4 ?
1383 SKB_GSO_TCPV4 : SKB_GSO_TCPV6;
1384 skb_shinfo(skb)->gso_size = mss;
1385 skb_shinfo(skb)->gso_segs = segCnt;
1386 } else if (segCnt != 0 || skb->len > mtu) {
1387 u32 hlen;
1388
1389 hlen = vmxnet3_get_hdr_len(adapter, skb,
1390 (union Vmxnet3_GenericDesc *)rcd);
1391 if (hlen == 0)
1392 goto not_lro;
1393
1394 skb_shinfo(skb)->gso_type =
1395 rcd->v4 ? SKB_GSO_TCPV4 : SKB_GSO_TCPV6;
1396 if (segCnt != 0) {
1397 skb_shinfo(skb)->gso_segs = segCnt;
1398 skb_shinfo(skb)->gso_size =
1399 DIV_ROUND_UP(skb->len -
1400 hlen, segCnt);
1401 } else {
1402 skb_shinfo(skb)->gso_size = mtu - hlen;
1403 }
1404 }
1405not_lro:
72e85c45 1406 if (unlikely(rcd->ts))
86a9bad3 1407 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), rcd->tci);
72e85c45 1408
213ade8c
JG		 1409 if (adapter->netdev->features & NETIF_F_LRO)
1410 netif_receive_skb(skb);
1411 else
1412 napi_gro_receive(&rq->napi, skb);
d1a890fa 1413
d1a890fa 1414 ctx->skb = NULL;
0769636c 1415 num_pkts++;
d1a890fa
SB		 1416 }
1417
1418rcd_done:
5318d809
SB		 1419 /* device may have skipped some rx descs */
1420 ring->next2comp = idx;
1421 num_to_alloc = vmxnet3_cmd_ring_desc_avail(ring);
1422 ring = rq->rx_ring + ring_idx;
1423 while (num_to_alloc) {
1424 vmxnet3_getRxDesc(rxd, &ring->base[ring->next2fill].rxd,
1425 &rxCmdDesc);
1426 BUG_ON(!rxd->addr);
1427
1428 /* Recv desc is ready to be used by the device */
1429 rxd->gen = ring->gen;
1430 vmxnet3_cmd_ring_adv_next2fill(ring);
1431 num_to_alloc--;
1432 }
1433
1434 /* if needed, update the register */
1435 if (unlikely(rq->shared->updateRxProd)) {
1436 VMXNET3_WRITE_BAR0_REG(adapter,
96800ee7 1437 rxprod_reg[ring_idx] + rq->qid * 8,
1438 ring->next2fill);
d1a890fa
SB		 1439 }
1440
1441 vmxnet3_comp_ring_adv_next2proc(&rq->comp_ring);
115924b6 1442 vmxnet3_getRxComp(rcd,
96800ee7 1443 &rq->comp_ring.base[rq->comp_ring.next2proc].rcd, &rxComp);
d1a890fa
SB		 1444 }
1445
0769636c 1446 return num_pkts;
d1a890fa
SB		 1447}
1448
1449
1450static void
1451vmxnet3_rq_cleanup(struct vmxnet3_rx_queue *rq,
1452 struct vmxnet3_adapter *adapter)
1453{
1454 u32 i, ring_idx;
1455 struct Vmxnet3_RxDesc *rxd;
1456
1457 for (ring_idx = 0; ring_idx < 2; ring_idx++) {
1458 for (i = 0; i < rq->rx_ring[ring_idx].size; i++) {
115924b6
SB		 1459#ifdef __BIG_ENDIAN_BITFIELD
1460 struct Vmxnet3_RxDesc rxDesc;
1461#endif
1462 vmxnet3_getRxDesc(rxd,
1463 &rq->rx_ring[ring_idx].base[i].rxd, &rxDesc);
d1a890fa
SB		 1464
1465 if (rxd->btype == VMXNET3_RXD_BTYPE_HEAD &&
1466 rq->buf_info[ring_idx][i].skb) {
b0eb57cb 1467 dma_unmap_single(&adapter->pdev->dev, rxd->addr,
d1a890fa
SB		 1468 rxd->len, PCI_DMA_FROMDEVICE);
1469 dev_kfree_skb(rq->buf_info[ring_idx][i].skb);
1470 rq->buf_info[ring_idx][i].skb = NULL;
1471 } else if (rxd->btype == VMXNET3_RXD_BTYPE_BODY &&
1472 rq->buf_info[ring_idx][i].page) {
b0eb57cb 1473 dma_unmap_page(&adapter->pdev->dev, rxd->addr,
d1a890fa
SB		 1474 rxd->len, PCI_DMA_FROMDEVICE);
1475 put_page(rq->buf_info[ring_idx][i].page);
1476 rq->buf_info[ring_idx][i].page = NULL;
1477 }
1478 }
1479
1480 rq->rx_ring[ring_idx].gen = VMXNET3_INIT_GEN;
1481 rq->rx_ring[ring_idx].next2fill =
1482 rq->rx_ring[ring_idx].next2comp = 0;
d1a890fa
SB		 1483 }
1484
1485 rq->comp_ring.gen = VMXNET3_INIT_GEN;
1486 rq->comp_ring.next2proc = 0;
1487}
1488
1489
09c5088e
SB		 1490static void
1491vmxnet3_rq_cleanup_all(struct vmxnet3_adapter *adapter)
1492{
1493 int i;
1494
1495 for (i = 0; i < adapter->num_rx_queues; i++)
1496 vmxnet3_rq_cleanup(&adapter->rx_queue[i], adapter);
1497}
1498
1499
280b74f7 1500static void vmxnet3_rq_destroy(struct vmxnet3_rx_queue *rq,
1501 struct vmxnet3_adapter *adapter)
d1a890fa
SB		 1502{
1503 int i;
1504 int j;
1505
1506 /* all rx buffers must have already been freed */
1507 for (i = 0; i < 2; i++) {
1508 if (rq->buf_info[i]) {
1509 for (j = 0; j < rq->rx_ring[i].size; j++)
1510 BUG_ON(rq->buf_info[i][j].page != NULL);
1511 }
1512 }
1513
1514
d1a890fa
SB		 1515 for (i = 0; i < 2; i++) {
1516 if (rq->rx_ring[i].base) {
b0eb57cb
AK		 1517 dma_free_coherent(&adapter->pdev->dev,
1518 rq->rx_ring[i].size
1519 * sizeof(struct Vmxnet3_RxDesc),
1520 rq->rx_ring[i].base,
1521 rq->rx_ring[i].basePA);
d1a890fa
SB		 1522 rq->rx_ring[i].base = NULL;
1523 }
1524 rq->buf_info[i] = NULL;
1525 }
1526
1527 if (rq->comp_ring.base) {
b0eb57cb
AK		 1528 dma_free_coherent(&adapter->pdev->dev, rq->comp_ring.size
1529 * sizeof(struct Vmxnet3_RxCompDesc),
1530 rq->comp_ring.base, rq->comp_ring.basePA);
d1a890fa
SB		 1531 rq->comp_ring.base = NULL;
1532 }
b0eb57cb
AK		 1533
1534 if (rq->buf_info[0]) {
1535 size_t sz = sizeof(struct vmxnet3_rx_buf_info) *
1536 (rq->rx_ring[0].size + rq->rx_ring[1].size);
1537 dma_free_coherent(&adapter->pdev->dev, sz, rq->buf_info[0],
1538 rq->buf_info_pa);
1539 }
d1a890fa
SB		 1540}
1541
1542
1543static int
1544vmxnet3_rq_init(struct vmxnet3_rx_queue *rq,
1545 struct vmxnet3_adapter *adapter)
1546{
1547 int i;
1548
1549 /* initialize buf_info */
1550 for (i = 0; i < rq->rx_ring[0].size; i++) {
1551
1552 /* 1st buf for a pkt is skbuff */
1553 if (i % adapter->rx_buf_per_pkt == 0) {
1554 rq->buf_info[0][i].buf_type = VMXNET3_RX_BUF_SKB;
1555 rq->buf_info[0][i].len = adapter->skb_buf_size;
1556 } else { /* subsequent bufs for a pkt is frag */
1557 rq->buf_info[0][i].buf_type = VMXNET3_RX_BUF_PAGE;
1558 rq->buf_info[0][i].len = PAGE_SIZE;
1559 }
1560 }
1561 for (i = 0; i < rq->rx_ring[1].size; i++) {
1562 rq->buf_info[1][i].buf_type = VMXNET3_RX_BUF_PAGE;
1563 rq->buf_info[1][i].len = PAGE_SIZE;
1564 }
1565
1566 /* reset internal state and allocate buffers for both rings */
1567 for (i = 0; i < 2; i++) {
1568 rq->rx_ring[i].next2fill = rq->rx_ring[i].next2comp = 0;
d1a890fa
SB		 1569
1570 memset(rq->rx_ring[i].base, 0, rq->rx_ring[i].size *
1571 sizeof(struct Vmxnet3_RxDesc));
1572 rq->rx_ring[i].gen = VMXNET3_INIT_GEN;
1573 }
1574 if (vmxnet3_rq_alloc_rx_buf(rq, 0, rq->rx_ring[0].size - 1,
1575 adapter) == 0) {
1576 /* at least has 1 rx buffer for the 1st ring */
1577 return -ENOMEM;
1578 }
1579 vmxnet3_rq_alloc_rx_buf(rq, 1, rq->rx_ring[1].size - 1, adapter);
1580
1581 /* reset the comp ring */
1582 rq->comp_ring.next2proc = 0;
1583 memset(rq->comp_ring.base, 0, rq->comp_ring.size *
1584 sizeof(struct Vmxnet3_RxCompDesc));
1585 rq->comp_ring.gen = VMXNET3_INIT_GEN;
1586
1587 /* reset rxctx */
1588 rq->rx_ctx.skb = NULL;
1589
1590 /* stats are not reset */
1591 return 0;
1592}
1593
1594
09c5088e
SB		 1595static int
1596vmxnet3_rq_init_all(struct vmxnet3_adapter *adapter)
1597{
1598 int i, err = 0;
1599
1600 for (i = 0; i < adapter->num_rx_queues; i++) {
1601 err = vmxnet3_rq_init(&adapter->rx_queue[i], adapter);
1602 if (unlikely(err)) {
1603 dev_err(&adapter->netdev->dev, "%s: failed to "
1604 "initialize rx queue%i\n",
1605 adapter->netdev->name, i);
1606 break;
1607 }
1608 }
1609 return err;
1610
1611}
1612
1613
d1a890fa
SB		 1614static int
1615vmxnet3_rq_create(struct vmxnet3_rx_queue *rq, struct vmxnet3_adapter *adapter)
1616{
1617 int i;
1618 size_t sz;
1619 struct vmxnet3_rx_buf_info *bi;
1620
1621 for (i = 0; i < 2; i++) {
1622
1623 sz = rq->rx_ring[i].size * sizeof(struct Vmxnet3_RxDesc);
b0eb57cb
AK		 1624 rq->rx_ring[i].base = dma_alloc_coherent(
1625 &adapter->pdev->dev, sz,
1626 &rq->rx_ring[i].basePA,
1627 GFP_KERNEL);
d1a890fa 1628 if (!rq->rx_ring[i].base) {
204a6e65
SH		 1629 netdev_err(adapter->netdev,
1630 "failed to allocate rx ring %d\n", i);
d1a890fa
SB		 1631 goto err;
1632 }
1633 }
1634
1635 sz = rq->comp_ring.size * sizeof(struct Vmxnet3_RxCompDesc);
b0eb57cb
AK		 1636 rq->comp_ring.base = dma_alloc_coherent(&adapter->pdev->dev, sz,
1637 &rq->comp_ring.basePA,
1638 GFP_KERNEL);
d1a890fa 1639 if (!rq->comp_ring.base) {
204a6e65 1640 netdev_err(adapter->netdev, "failed to allocate rx comp ring\n");
d1a890fa
SB		 1641 goto err;
1642 }
1643
1644 sz = sizeof(struct vmxnet3_rx_buf_info) * (rq->rx_ring[0].size +
1645 rq->rx_ring[1].size);
b0eb57cb
AK		 1646 bi = dma_zalloc_coherent(&adapter->pdev->dev, sz, &rq->buf_info_pa,
1647 GFP_KERNEL);
e404decb 1648 if (!bi)
d1a890fa 1649 goto err;
e404decb 1650
d1a890fa
SB		 1651 rq->buf_info[0] = bi;
1652 rq->buf_info[1] = bi + rq->rx_ring[0].size;
1653
1654 return 0;
1655
1656err:
1657 vmxnet3_rq_destroy(rq, adapter);
1658 return -ENOMEM;
1659}
1660
1661
09c5088e
SB		 1662static int
1663vmxnet3_rq_create_all(struct vmxnet3_adapter *adapter)
1664{
1665 int i, err = 0;
1666
1667 for (i = 0; i < adapter->num_rx_queues; i++) {
1668 err = vmxnet3_rq_create(&adapter->rx_queue[i], adapter);
1669 if (unlikely(err)) {
1670 dev_err(&adapter->netdev->dev,
1671 "%s: failed to create rx queue%i\n",
1672 adapter->netdev->name, i);
1673 goto err_out;
1674 }
1675 }
1676 return err;
1677err_out:
1678 vmxnet3_rq_destroy_all(adapter);
1679 return err;
1680
1681}
1682
1683/* Multiple queue aware polling function for tx and rx */
1684
d1a890fa
SB		 1685static int
1686vmxnet3_do_poll(struct vmxnet3_adapter *adapter, int budget)
1687{
09c5088e 1688 int rcd_done = 0, i;
d1a890fa
SB		 1689 if (unlikely(adapter->shared->ecr))
1690 vmxnet3_process_events(adapter);
09c5088e
SB		 1691 for (i = 0; i < adapter->num_tx_queues; i++)
1692 vmxnet3_tq_tx_complete(&adapter->tx_queue[i], adapter);
d1a890fa 1693
09c5088e
SB		 1694 for (i = 0; i < adapter->num_rx_queues; i++)
1695 rcd_done += vmxnet3_rq_rx_complete(&adapter->rx_queue[i],
1696 adapter, budget);
1697 return rcd_done;
d1a890fa
SB		 1698}
1699
1700
1701static int
1702vmxnet3_poll(struct napi_struct *napi, int budget)
1703{
09c5088e
SB		 1704 struct vmxnet3_rx_queue *rx_queue = container_of(napi,
1705 struct vmxnet3_rx_queue, napi);
1706 int rxd_done;
1707
1708 rxd_done = vmxnet3_do_poll(rx_queue->adapter, budget);
1709
1710 if (rxd_done < budget) {
1711 napi_complete(napi);
1712 vmxnet3_enable_all_intrs(rx_queue->adapter);
1713 }
1714 return rxd_done;
1715}
1716
1717/*
1718 * NAPI polling function for MSI-X mode with multiple Rx queues
1719 * Returns the # of the NAPI credit consumed (# of rx descriptors processed)
1720 */
1721
1722static int
1723vmxnet3_poll_rx_only(struct napi_struct *napi, int budget)
1724{
1725 struct vmxnet3_rx_queue *rq = container_of(napi,
1726 struct vmxnet3_rx_queue, napi);
1727 struct vmxnet3_adapter *adapter = rq->adapter;
d1a890fa
SB		 1728 int rxd_done;
1729
09c5088e
SB		 1730 /* When sharing interrupt with corresponding tx queue, process
1731 * tx completions in that queue as well
1732 */
1733 if (adapter->share_intr == VMXNET3_INTR_BUDDYSHARE) {
1734 struct vmxnet3_tx_queue *tq =
1735 &adapter->tx_queue[rq - adapter->rx_queue];
1736 vmxnet3_tq_tx_complete(tq, adapter);
1737 }
1738
1739 rxd_done = vmxnet3_rq_rx_complete(rq, adapter, budget);
d1a890fa
SB		 1740
1741 if (rxd_done < budget) {
1742 napi_complete(napi);
09c5088e 1743 vmxnet3_enable_intr(adapter, rq->comp_ring.intr_idx);
d1a890fa
SB		 1744 }
1745 return rxd_done;
1746}
1747
1748
09c5088e
SB		 1749#ifdef CONFIG_PCI_MSI
1750
1751/*
1752 * Handle completion interrupts on tx queues
1753 * Returns whether or not the intr is handled
1754 */
1755
1756static irqreturn_t
1757vmxnet3_msix_tx(int irq, void *data)
1758{
1759 struct vmxnet3_tx_queue *tq = data;
1760 struct vmxnet3_adapter *adapter = tq->adapter;
1761
1762 if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE)
1763 vmxnet3_disable_intr(adapter, tq->comp_ring.intr_idx);
1764
1765 /* Handle the case where only one irq is allocate for all tx queues */
1766 if (adapter->share_intr == VMXNET3_INTR_TXSHARE) {
1767 int i;
1768 for (i = 0; i < adapter->num_tx_queues; i++) {
1769 struct vmxnet3_tx_queue *txq = &adapter->tx_queue[i];
1770 vmxnet3_tq_tx_complete(txq, adapter);
1771 }
1772 } else {
1773 vmxnet3_tq_tx_complete(tq, adapter);
1774 }
1775 vmxnet3_enable_intr(adapter, tq->comp_ring.intr_idx);
1776
1777 return IRQ_HANDLED;
1778}
1779
1780
1781/*
1782 * Handle completion interrupts on rx queues. Returns whether or not the
1783 * intr is handled
1784 */
1785
1786static irqreturn_t
1787vmxnet3_msix_rx(int irq, void *data)
1788{
1789 struct vmxnet3_rx_queue *rq = data;
1790 struct vmxnet3_adapter *adapter = rq->adapter;
1791
1792 /* disable intr if needed */
1793 if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE)
1794 vmxnet3_disable_intr(adapter, rq->comp_ring.intr_idx);
1795 napi_schedule(&rq->napi);
1796
1797 return IRQ_HANDLED;
1798}
1799
1800/*
1801 *----------------------------------------------------------------------------
1802 *
1803 * vmxnet3_msix_event --
1804 *
1805 * vmxnet3 msix event intr handler
1806 *
1807 * Result:
1808 * whether or not the intr is handled
1809 *
1810 *----------------------------------------------------------------------------
1811 */
1812
1813static irqreturn_t
1814vmxnet3_msix_event(int irq, void *data)
1815{
1816 struct net_device *dev = data;
1817 struct vmxnet3_adapter *adapter = netdev_priv(dev);
1818
1819 /* disable intr if needed */
1820 if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE)
1821 vmxnet3_disable_intr(adapter, adapter->intr.event_intr_idx);
1822
1823 if (adapter->shared->ecr)
1824 vmxnet3_process_events(adapter);
1825
1826 vmxnet3_enable_intr(adapter, adapter->intr.event_intr_idx);
1827
1828 return IRQ_HANDLED;
1829}
1830
1831#endif /* CONFIG_PCI_MSI */
1832
1833
d1a890fa
SB		 1834/* Interrupt handler for vmxnet3 */
1835static irqreturn_t
1836vmxnet3_intr(int irq, void *dev_id)
1837{
1838 struct net_device *dev = dev_id;
1839 struct vmxnet3_adapter *adapter = netdev_priv(dev);
1840
09c5088e 1841 if (adapter->intr.type == VMXNET3_IT_INTX) {
d1a890fa
SB		 1842 u32 icr = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_ICR);
1843 if (unlikely(icr == 0))
1844 /* not ours */
1845 return IRQ_NONE;
1846 }
1847
1848
1849 /* disable intr if needed */
1850 if (adapter->intr.mask_mode == VMXNET3_IMM_ACTIVE)
09c5088e 1851 vmxnet3_disable_all_intrs(adapter);
d1a890fa 1852
09c5088e 1853 napi_schedule(&adapter->rx_queue[0].napi);
d1a890fa
SB		 1854
1855 return IRQ_HANDLED;
1856}
1857
1858#ifdef CONFIG_NET_POLL_CONTROLLER
1859
d1a890fa
SB		 1860/* netpoll callback. */
1861static void
1862vmxnet3_netpoll(struct net_device *netdev)
1863{
1864 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
d1a890fa 1865
d25f06ea 1866 switch (adapter->intr.type) {
0a8d8c44
AB		 1867#ifdef CONFIG_PCI_MSI
1868 case VMXNET3_IT_MSIX: {
1869 int i;
d25f06ea
NH		 1870 for (i = 0; i < adapter->num_rx_queues; i++)
1871 vmxnet3_msix_rx(0, &adapter->rx_queue[i]);
1872 break;
0a8d8c44
AB		 1873 }
1874#endif
d25f06ea
NH		 1875 case VMXNET3_IT_MSI:
1876 default:
1877 vmxnet3_intr(0, adapter->netdev);
1878 break;
1879 }
d1a890fa 1880
d1a890fa 1881}
09c5088e 1882#endif /* CONFIG_NET_POLL_CONTROLLER */
d1a890fa
SB		 1883
1884static int
1885vmxnet3_request_irqs(struct vmxnet3_adapter *adapter)
1886{
09c5088e
SB		 1887 struct vmxnet3_intr *intr = &adapter->intr;
1888 int err = 0, i;
1889 int vector = 0;
d1a890fa 1890
8f7e524c 1891#ifdef CONFIG_PCI_MSI
d1a890fa 1892 if (adapter->intr.type == VMXNET3_IT_MSIX) {
09c5088e
SB		 1893 for (i = 0; i < adapter->num_tx_queues; i++) {
1894 if (adapter->share_intr != VMXNET3_INTR_BUDDYSHARE) {
1895 sprintf(adapter->tx_queue[i].name, "%s-tx-%d",
1896 adapter->netdev->name, vector);
1897 err = request_irq(
1898 intr->msix_entries[vector].vector,
1899 vmxnet3_msix_tx, 0,
1900 adapter->tx_queue[i].name,
1901 &adapter->tx_queue[i]);
1902 } else {
1903 sprintf(adapter->tx_queue[i].name, "%s-rxtx-%d",
1904 adapter->netdev->name, vector);
1905 }
1906 if (err) {
1907 dev_err(&adapter->netdev->dev,
1908 "Failed to request irq for MSIX, %s, "
1909 "error %d\n",
1910 adapter->tx_queue[i].name, err);
1911 return err;
1912 }
1913
1914 /* Handle the case where only 1 MSIx was allocated for
1915 * all tx queues */
1916 if (adapter->share_intr == VMXNET3_INTR_TXSHARE) {
1917 for (; i < adapter->num_tx_queues; i++)
1918 adapter->tx_queue[i].comp_ring.intr_idx
1919 = vector;
1920 vector++;
1921 break;
1922 } else {
1923 adapter->tx_queue[i].comp_ring.intr_idx
1924 = vector++;
1925 }
1926 }
1927 if (adapter->share_intr == VMXNET3_INTR_BUDDYSHARE)
1928 vector = 0;
1929
1930 for (i = 0; i < adapter->num_rx_queues; i++) {
1931 if (adapter->share_intr != VMXNET3_INTR_BUDDYSHARE)
1932 sprintf(adapter->rx_queue[i].name, "%s-rx-%d",
1933 adapter->netdev->name, vector);
1934 else
1935 sprintf(adapter->rx_queue[i].name, "%s-rxtx-%d",
1936 adapter->netdev->name, vector);
1937 err = request_irq(intr->msix_entries[vector].vector,
1938 vmxnet3_msix_rx, 0,
1939 adapter->rx_queue[i].name,
1940 &(adapter->rx_queue[i]));
1941 if (err) {
204a6e65
SH		 1942 netdev_err(adapter->netdev,
1943 "Failed to request irq for MSIX, "
1944 "%s, error %d\n",
1945 adapter->rx_queue[i].name, err);
09c5088e
SB		 1946 return err;
1947 }
1948
1949 adapter->rx_queue[i].comp_ring.intr_idx = vector++;
1950 }
1951
1952 sprintf(intr->event_msi_vector_name, "%s-event-%d",
1953 adapter->netdev->name, vector);
1954 err = request_irq(intr->msix_entries[vector].vector,
1955 vmxnet3_msix_event, 0,
1956 intr->event_msi_vector_name, adapter->netdev);
1957 intr->event_intr_idx = vector;
1958
1959 } else if (intr->type == VMXNET3_IT_MSI) {
1960 adapter->num_rx_queues = 1;
d1a890fa
SB		 1961 err = request_irq(adapter->pdev->irq, vmxnet3_intr, 0,
1962 adapter->netdev->name, adapter->netdev);
09c5088e 1963 } else {
115924b6 1964#endif
09c5088e 1965 adapter->num_rx_queues = 1;
d1a890fa
SB		 1966 err = request_irq(adapter->pdev->irq, vmxnet3_intr,
1967 IRQF_SHARED, adapter->netdev->name,
1968 adapter->netdev);
09c5088e 1969#ifdef CONFIG_PCI_MSI
d1a890fa 1970 }
09c5088e
SB		 1971#endif
1972 intr->num_intrs = vector + 1;
1973 if (err) {
204a6e65
SH		 1974 netdev_err(adapter->netdev,
1975 "Failed to request irq (intr type:%d), error %d\n",
1976 intr->type, err);
09c5088e
SB		 1977 } else {
1978 /* Number of rx queues will not change after this */
1979 for (i = 0; i < adapter->num_rx_queues; i++) {
1980 struct vmxnet3_rx_queue *rq = &adapter->rx_queue[i];
1981 rq->qid = i;
1982 rq->qid2 = i + adapter->num_rx_queues;
1983 }
d1a890fa
SB		 1984
1985
d1a890fa 1986
09c5088e
SB		 1987 /* init our intr settings */
1988 for (i = 0; i < intr->num_intrs; i++)
1989 intr->mod_levels[i] = UPT1_IML_ADAPTIVE;
1990 if (adapter->intr.type != VMXNET3_IT_MSIX) {
1991 adapter->intr.event_intr_idx = 0;
1992 for (i = 0; i < adapter->num_tx_queues; i++)
1993 adapter->tx_queue[i].comp_ring.intr_idx = 0;
1994 adapter->rx_queue[0].comp_ring.intr_idx = 0;
1995 }
d1a890fa 1996
204a6e65
SH		 1997 netdev_info(adapter->netdev,
1998 "intr type %u, mode %u, %u vectors allocated\n",
1999 intr->type, intr->mask_mode, intr->num_intrs);
d1a890fa
SB		 2000 }
2001
2002 return err;
2003}
2004
2005
2006static void
2007vmxnet3_free_irqs(struct vmxnet3_adapter *adapter)
2008{
09c5088e
SB		 2009 struct vmxnet3_intr *intr = &adapter->intr;
2010 BUG_ON(intr->type == VMXNET3_IT_AUTO || intr->num_intrs <= 0);
d1a890fa 2011
09c5088e 2012 switch (intr->type) {
8f7e524c 2013#ifdef CONFIG_PCI_MSI
d1a890fa
SB		 2014 case VMXNET3_IT_MSIX:
2015 {
09c5088e 2016 int i, vector = 0;
d1a890fa 2017
09c5088e
SB		 2018 if (adapter->share_intr != VMXNET3_INTR_BUDDYSHARE) {
2019 for (i = 0; i < adapter->num_tx_queues; i++) {
2020 free_irq(intr->msix_entries[vector++].vector,
2021 &(adapter->tx_queue[i]));
2022 if (adapter->share_intr == VMXNET3_INTR_TXSHARE)
2023 break;
2024 }
2025 }
2026
2027 for (i = 0; i < adapter->num_rx_queues; i++) {
2028 free_irq(intr->msix_entries[vector++].vector,
2029 &(adapter->rx_queue[i]));
2030 }
2031
2032 free_irq(intr->msix_entries[vector].vector,
2033 adapter->netdev);
2034 BUG_ON(vector >= intr->num_intrs);
d1a890fa
SB		 2035 break;
2036 }
8f7e524c 2037#endif
d1a890fa
SB		 2038 case VMXNET3_IT_MSI:
2039 free_irq(adapter->pdev->irq, adapter->netdev);
2040 break;
2041 case VMXNET3_IT_INTX:
2042 free_irq(adapter->pdev->irq, adapter->netdev);
2043 break;
2044 default:
c068e777 2045 BUG();
d1a890fa
SB		 2046 }
2047}
2048
d1a890fa
SB		 2049
2050static void
2051vmxnet3_restore_vlan(struct vmxnet3_adapter *adapter)
2052{
72e85c45
JG		 2053 u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable;
2054 u16 vid;
d1a890fa 2055
72e85c45
JG		 2056 /* allow untagged pkts */
2057 VMXNET3_SET_VFTABLE_ENTRY(vfTable, 0);
2058
2059 for_each_set_bit(vid, adapter->active_vlans, VLAN_N_VID)
2060 VMXNET3_SET_VFTABLE_ENTRY(vfTable, vid);
d1a890fa
SB		 2061}
2062
2063
8e586137 2064static int
80d5c368 2065vmxnet3_vlan_rx_add_vid(struct net_device *netdev, __be16 proto, u16 vid)
d1a890fa
SB		 2066{
2067 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
d1a890fa 2068
f6957f88
JG		 2069 if (!(netdev->flags & IFF_PROMISC)) {
2070 u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable;
2071 unsigned long flags;
2072
2073 VMXNET3_SET_VFTABLE_ENTRY(vfTable, vid);
2074 spin_lock_irqsave(&adapter->cmd_lock, flags);
2075 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2076 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
2077 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
2078 }
72e85c45
JG		 2079
2080 set_bit(vid, adapter->active_vlans);
8e586137
JP		 2081
2082 return 0;
d1a890fa
SB		 2083}
2084
2085
8e586137 2086static int
80d5c368 2087vmxnet3_vlan_rx_kill_vid(struct net_device *netdev, __be16 proto, u16 vid)
d1a890fa
SB		 2088{
2089 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
d1a890fa 2090
f6957f88
JG		 2091 if (!(netdev->flags & IFF_PROMISC)) {
2092 u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable;
2093 unsigned long flags;
2094
2095 VMXNET3_CLEAR_VFTABLE_ENTRY(vfTable, vid);
2096 spin_lock_irqsave(&adapter->cmd_lock, flags);
2097 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2098 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
2099 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
2100 }
72e85c45
JG		 2101
2102 clear_bit(vid, adapter->active_vlans);
8e586137
JP		 2103
2104 return 0;
d1a890fa
SB		 2105}
2106
2107
2108static u8 *
2109vmxnet3_copy_mc(struct net_device *netdev)
2110{
2111 u8 *buf = NULL;
4cd24eaf 2112 u32 sz = netdev_mc_count(netdev) * ETH_ALEN;
d1a890fa
SB		 2113
2114 /* struct Vmxnet3_RxFilterConf.mfTableLen is u16. */
2115 if (sz <= 0xffff) {
2116 /* We may be called with BH disabled */
2117 buf = kmalloc(sz, GFP_ATOMIC);
2118 if (buf) {
22bedad3 2119 struct netdev_hw_addr *ha;
567ec874 2120 int i = 0;
d1a890fa 2121
22bedad3
JP		 2122 netdev_for_each_mc_addr(ha, netdev)
2123 memcpy(buf + i++ * ETH_ALEN, ha->addr,
d1a890fa 2124 ETH_ALEN);
d1a890fa
SB		 2125 }
2126 }
2127 return buf;
2128}
2129
2130
2131static void
2132vmxnet3_set_mc(struct net_device *netdev)
2133{
2134 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
83d0feff 2135 unsigned long flags;
d1a890fa
SB		 2136 struct Vmxnet3_RxFilterConf *rxConf =
2137 &adapter->shared->devRead.rxFilterConf;
2138 u8 *new_table = NULL;
b0eb57cb 2139 dma_addr_t new_table_pa = 0;
d1a890fa
SB		 2140 u32 new_mode = VMXNET3_RXM_UCAST;
2141
72e85c45
JG		 2142 if (netdev->flags & IFF_PROMISC) {
2143 u32 *vfTable = adapter->shared->devRead.rxFilterConf.vfTable;
2144 memset(vfTable, 0, VMXNET3_VFT_SIZE * sizeof(*vfTable));
2145
d1a890fa 2146 new_mode |= VMXNET3_RXM_PROMISC;
72e85c45
JG		 2147 } else {
2148 vmxnet3_restore_vlan(adapter);
2149 }
d1a890fa
SB		 2150
2151 if (netdev->flags & IFF_BROADCAST)
2152 new_mode |= VMXNET3_RXM_BCAST;
2153
2154 if (netdev->flags & IFF_ALLMULTI)
2155 new_mode |= VMXNET3_RXM_ALL_MULTI;
2156 else
4cd24eaf 2157 if (!netdev_mc_empty(netdev)) {
d1a890fa
SB		 2158 new_table = vmxnet3_copy_mc(netdev);
2159 if (new_table) {
115924b6 2160 rxConf->mfTableLen = cpu_to_le16(
4cd24eaf 2161 netdev_mc_count(netdev) * ETH_ALEN);
b0eb57cb
AK		 2162 new_table_pa = dma_map_single(
2163 &adapter->pdev->dev,
2164 new_table,
2165 rxConf->mfTableLen,
2166 PCI_DMA_TODEVICE);
4ad9a64f
AK		 2167 }
2168
2169 if (new_table_pa) {
2170 new_mode |= VMXNET3_RXM_MCAST;
b0eb57cb 2171 rxConf->mfTablePA = cpu_to_le64(new_table_pa);
d1a890fa 2172 } else {
4ad9a64f
AK		 2173 netdev_info(netdev,
2174 "failed to copy mcast list, setting ALL_MULTI\n");
d1a890fa
SB		 2175 new_mode |= VMXNET3_RXM_ALL_MULTI;
2176 }
2177 }
2178
d1a890fa
SB		 2179 if (!(new_mode & VMXNET3_RXM_MCAST)) {
2180 rxConf->mfTableLen = 0;
2181 rxConf->mfTablePA = 0;
2182 }
2183
83d0feff 2184 spin_lock_irqsave(&adapter->cmd_lock, flags);
d1a890fa 2185 if (new_mode != rxConf->rxMode) {
115924b6 2186 rxConf->rxMode = cpu_to_le32(new_mode);
d1a890fa
SB		 2187 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2188 VMXNET3_CMD_UPDATE_RX_MODE);
72e85c45
JG		 2189 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2190 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
d1a890fa
SB		 2191 }
2192
2193 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2194 VMXNET3_CMD_UPDATE_MAC_FILTERS);
83d0feff 2195 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
d1a890fa 2196
4ad9a64f 2197 if (new_table_pa)
b0eb57cb
AK		 2198 dma_unmap_single(&adapter->pdev->dev, new_table_pa,
2199 rxConf->mfTableLen, PCI_DMA_TODEVICE);
4ad9a64f 2200 kfree(new_table);
d1a890fa
SB		 2201}
2202
09c5088e
SB		 2203void
2204vmxnet3_rq_destroy_all(struct vmxnet3_adapter *adapter)
2205{
2206 int i;
2207
2208 for (i = 0; i < adapter->num_rx_queues; i++)
2209 vmxnet3_rq_destroy(&adapter->rx_queue[i], adapter);
2210}
2211
d1a890fa
SB		 2212
2213/*
2214 * Set up driver_shared based on settings in adapter.
2215 */
2216
2217static void
2218vmxnet3_setup_driver_shared(struct vmxnet3_adapter *adapter)
2219{
2220 struct Vmxnet3_DriverShared *shared = adapter->shared;
2221 struct Vmxnet3_DSDevRead *devRead = &shared->devRead;
2222 struct Vmxnet3_TxQueueConf *tqc;
2223 struct Vmxnet3_RxQueueConf *rqc;
2224 int i;
2225
2226 memset(shared, 0, sizeof(*shared));
2227
2228 /* driver settings */
115924b6
SB		 2229 shared->magic = cpu_to_le32(VMXNET3_REV1_MAGIC);
2230 devRead->misc.driverInfo.version = cpu_to_le32(
2231 VMXNET3_DRIVER_VERSION_NUM);
d1a890fa
SB		 2232 devRead->misc.driverInfo.gos.gosBits = (sizeof(void *) == 4 ?
2233 VMXNET3_GOS_BITS_32 : VMXNET3_GOS_BITS_64);
2234 devRead->misc.driverInfo.gos.gosType = VMXNET3_GOS_TYPE_LINUX;
115924b6
SB		 2235 *((u32 *)&devRead->misc.driverInfo.gos) = cpu_to_le32(
2236 *((u32 *)&devRead->misc.driverInfo.gos));
2237 devRead->misc.driverInfo.vmxnet3RevSpt = cpu_to_le32(1);
2238 devRead->misc.driverInfo.uptVerSpt = cpu_to_le32(1);
d1a890fa 2239
b0eb57cb 2240 devRead->misc.ddPA = cpu_to_le64(adapter->adapter_pa);
115924b6 2241 devRead->misc.ddLen = cpu_to_le32(sizeof(struct vmxnet3_adapter));
d1a890fa
SB		 2242
2243 /* set up feature flags */
a0d2730c 2244 if (adapter->netdev->features & NETIF_F_RXCSUM)
3843e515 2245 devRead->misc.uptFeatures |= UPT1_F_RXCSUM;
d1a890fa 2246
a0d2730c 2247 if (adapter->netdev->features & NETIF_F_LRO) {
3843e515 2248 devRead->misc.uptFeatures |= UPT1_F_LRO;
115924b6 2249 devRead->misc.maxNumRxSG = cpu_to_le16(1 + MAX_SKB_FRAGS);
d1a890fa 2250 }
f646968f 2251 if (adapter->netdev->features & NETIF_F_HW_VLAN_CTAG_RX)
3843e515 2252 devRead->misc.uptFeatures |= UPT1_F_RXVLAN;
d1a890fa 2253
115924b6
SB		 2254 devRead->misc.mtu = cpu_to_le32(adapter->netdev->mtu);
2255 devRead->misc.queueDescPA = cpu_to_le64(adapter->queue_desc_pa);
2256 devRead->misc.queueDescLen = cpu_to_le32(
09c5088e
SB		 2257 adapter->num_tx_queues * sizeof(struct Vmxnet3_TxQueueDesc) +
2258 adapter->num_rx_queues * sizeof(struct Vmxnet3_RxQueueDesc));
d1a890fa
SB		 2259
2260 /* tx queue settings */
09c5088e
SB		 2261 devRead->misc.numTxQueues = adapter->num_tx_queues;
2262 for (i = 0; i < adapter->num_tx_queues; i++) {
2263 struct vmxnet3_tx_queue *tq = &adapter->tx_queue[i];
2264 BUG_ON(adapter->tx_queue[i].tx_ring.base == NULL);
2265 tqc = &adapter->tqd_start[i].conf;
2266 tqc->txRingBasePA = cpu_to_le64(tq->tx_ring.basePA);
2267 tqc->dataRingBasePA = cpu_to_le64(tq->data_ring.basePA);
2268 tqc->compRingBasePA = cpu_to_le64(tq->comp_ring.basePA);
b0eb57cb 2269 tqc->ddPA = cpu_to_le64(tq->buf_info_pa);
09c5088e
SB		 2270 tqc->txRingSize = cpu_to_le32(tq->tx_ring.size);
2271 tqc->dataRingSize = cpu_to_le32(tq->data_ring.size);
2272 tqc->compRingSize = cpu_to_le32(tq->comp_ring.size);
2273 tqc->ddLen = cpu_to_le32(
2274 sizeof(struct vmxnet3_tx_buf_info) *
2275 tqc->txRingSize);
2276 tqc->intrIdx = tq->comp_ring.intr_idx;
2277 }
d1a890fa
SB		 2278
2279 /* rx queue settings */
09c5088e
SB		 2280 devRead->misc.numRxQueues = adapter->num_rx_queues;
2281 for (i = 0; i < adapter->num_rx_queues; i++) {
2282 struct vmxnet3_rx_queue *rq = &adapter->rx_queue[i];
2283 rqc = &adapter->rqd_start[i].conf;
2284 rqc->rxRingBasePA[0] = cpu_to_le64(rq->rx_ring[0].basePA);
2285 rqc->rxRingBasePA[1] = cpu_to_le64(rq->rx_ring[1].basePA);
2286 rqc->compRingBasePA = cpu_to_le64(rq->comp_ring.basePA);
b0eb57cb 2287 rqc->ddPA = cpu_to_le64(rq->buf_info_pa);
09c5088e
SB		 2288 rqc->rxRingSize[0] = cpu_to_le32(rq->rx_ring[0].size);
2289 rqc->rxRingSize[1] = cpu_to_le32(rq->rx_ring[1].size);
2290 rqc->compRingSize = cpu_to_le32(rq->comp_ring.size);
2291 rqc->ddLen = cpu_to_le32(
2292 sizeof(struct vmxnet3_rx_buf_info) *
2293 (rqc->rxRingSize[0] +
2294 rqc->rxRingSize[1]));
2295 rqc->intrIdx = rq->comp_ring.intr_idx;
2296 }
2297
2298#ifdef VMXNET3_RSS
2299 memset(adapter->rss_conf, 0, sizeof(*adapter->rss_conf));
2300
2301 if (adapter->rss) {
2302 struct UPT1_RSSConf *rssConf = adapter->rss_conf;
66d35910 2303
09c5088e
SB		 2304 devRead->misc.uptFeatures |= UPT1_F_RSS;
2305 devRead->misc.numRxQueues = adapter->num_rx_queues;
2306 rssConf->hashType = UPT1_RSS_HASH_TYPE_TCP_IPV4 |
2307 UPT1_RSS_HASH_TYPE_IPV4 |
2308 UPT1_RSS_HASH_TYPE_TCP_IPV6 |
2309 UPT1_RSS_HASH_TYPE_IPV6;
2310 rssConf->hashFunc = UPT1_RSS_HASH_FUNC_TOEPLITZ;
2311 rssConf->hashKeySize = UPT1_RSS_MAX_KEY_SIZE;
2312 rssConf->indTableSize = VMXNET3_RSS_IND_TABLE_SIZE;
6bf79cdd 2313 netdev_rss_key_fill(rssConf->hashKey, sizeof(rssConf->hashKey));
66d35910 2314
09c5088e 2315 for (i = 0; i < rssConf->indTableSize; i++)
278bc429
BH		 2316 rssConf->indTable[i] = ethtool_rxfh_indir_default(
2317 i, adapter->num_rx_queues);
09c5088e
SB		 2318
2319 devRead->rssConfDesc.confVer = 1;
b0eb57cb
AK		 2320 devRead->rssConfDesc.confLen = cpu_to_le32(sizeof(*rssConf));
2321 devRead->rssConfDesc.confPA =
2322 cpu_to_le64(adapter->rss_conf_pa);
09c5088e
SB		 2323 }
2324
2325#endif /* VMXNET3_RSS */
d1a890fa
SB		 2326
2327 /* intr settings */
2328 devRead->intrConf.autoMask = adapter->intr.mask_mode ==
2329 VMXNET3_IMM_AUTO;
2330 devRead->intrConf.numIntrs = adapter->intr.num_intrs;
2331 for (i = 0; i < adapter->intr.num_intrs; i++)
2332 devRead->intrConf.modLevels[i] = adapter->intr.mod_levels[i];
2333
2334 devRead->intrConf.eventIntrIdx = adapter->intr.event_intr_idx;
6929fe8a 2335 devRead->intrConf.intrCtrl |= cpu_to_le32(VMXNET3_IC_DISABLE_ALL);
d1a890fa
SB		 2336
2337 /* rx filter settings */
2338 devRead->rxFilterConf.rxMode = 0;
2339 vmxnet3_restore_vlan(adapter);
f9f25026
SB		 2340 vmxnet3_write_mac_addr(adapter, adapter->netdev->dev_addr);
2341
d1a890fa
SB		 2342 /* the rest are already zeroed */
2343}
2344
2345
2346int
2347vmxnet3_activate_dev(struct vmxnet3_adapter *adapter)
2348{
09c5088e 2349 int err, i;
d1a890fa 2350 u32 ret;
83d0feff 2351 unsigned long flags;
d1a890fa 2352
fdcd79b9 2353 netdev_dbg(adapter->netdev, "%s: skb_buf_size %d, rx_buf_per_pkt %d,"
09c5088e
SB		 2354 " ring sizes %u %u %u\n", adapter->netdev->name,
2355 adapter->skb_buf_size, adapter->rx_buf_per_pkt,
2356 adapter->tx_queue[0].tx_ring.size,
2357 adapter->rx_queue[0].rx_ring[0].size,
2358 adapter->rx_queue[0].rx_ring[1].size);
2359
2360 vmxnet3_tq_init_all(adapter);
2361 err = vmxnet3_rq_init_all(adapter);
d1a890fa 2362 if (err) {
204a6e65
SH		 2363 netdev_err(adapter->netdev,
2364 "Failed to init rx queue error %d\n", err);
d1a890fa
SB		 2365 goto rq_err;
2366 }
2367
2368 err = vmxnet3_request_irqs(adapter);
2369 if (err) {
204a6e65
SH		 2370 netdev_err(adapter->netdev,
2371 "Failed to setup irq for error %d\n", err);
d1a890fa
SB		 2372 goto irq_err;
2373 }
2374
2375 vmxnet3_setup_driver_shared(adapter);
2376
115924b6
SB		 2377 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAL, VMXNET3_GET_ADDR_LO(
2378 adapter->shared_pa));
2379 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAH, VMXNET3_GET_ADDR_HI(
2380 adapter->shared_pa));
83d0feff 2381 spin_lock_irqsave(&adapter->cmd_lock, flags);
d1a890fa
SB		 2382 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2383 VMXNET3_CMD_ACTIVATE_DEV);
2384 ret = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_CMD);
83d0feff 2385 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
d1a890fa
SB		 2386
2387 if (ret != 0) {
204a6e65
SH		 2388 netdev_err(adapter->netdev,
2389 "Failed to activate dev: error %u\n", ret);
d1a890fa
SB		 2390 err = -EINVAL;
2391 goto activate_err;
2392 }
09c5088e
SB		 2393
2394 for (i = 0; i < adapter->num_rx_queues; i++) {
2395 VMXNET3_WRITE_BAR0_REG(adapter,
2396 VMXNET3_REG_RXPROD + i * VMXNET3_REG_ALIGN,
2397 adapter->rx_queue[i].rx_ring[0].next2fill);
2398 VMXNET3_WRITE_BAR0_REG(adapter, (VMXNET3_REG_RXPROD2 +
2399 (i * VMXNET3_REG_ALIGN)),
2400 adapter->rx_queue[i].rx_ring[1].next2fill);
2401 }
d1a890fa
SB		 2402
2403 /* Apply the rx filter settins last. */
2404 vmxnet3_set_mc(adapter->netdev);
2405
2406 /*
2407 * Check link state when first activating device. It will start the
2408 * tx queue if the link is up.
2409 */
4a1745fc 2410 vmxnet3_check_link(adapter, true);
09c5088e
SB		 2411 for (i = 0; i < adapter->num_rx_queues; i++)
2412 napi_enable(&adapter->rx_queue[i].napi);
d1a890fa
SB		 2413 vmxnet3_enable_all_intrs(adapter);
2414 clear_bit(VMXNET3_STATE_BIT_QUIESCED, &adapter->state);
2415 return 0;
2416
2417activate_err:
2418 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAL, 0);
2419 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_DSAH, 0);
2420 vmxnet3_free_irqs(adapter);
2421irq_err:
2422rq_err:
2423 /* free up buffers we allocated */
09c5088e 2424 vmxnet3_rq_cleanup_all(adapter);
d1a890fa
SB		 2425 return err;
2426}
2427
2428
2429void
2430vmxnet3_reset_dev(struct vmxnet3_adapter *adapter)
2431{
83d0feff
SB		 2432 unsigned long flags;
2433 spin_lock_irqsave(&adapter->cmd_lock, flags);
d1a890fa 2434 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD, VMXNET3_CMD_RESET_DEV);
83d0feff 2435 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
d1a890fa
SB		 2436}
2437
2438
2439int
2440vmxnet3_quiesce_dev(struct vmxnet3_adapter *adapter)
2441{
09c5088e 2442 int i;
83d0feff 2443 unsigned long flags;
d1a890fa
SB		 2444 if (test_and_set_bit(VMXNET3_STATE_BIT_QUIESCED, &adapter->state))
2445 return 0;
2446
2447
83d0feff 2448 spin_lock_irqsave(&adapter->cmd_lock, flags);
d1a890fa
SB		 2449 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2450 VMXNET3_CMD_QUIESCE_DEV);
83d0feff 2451 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
d1a890fa
SB		 2452 vmxnet3_disable_all_intrs(adapter);
2453
09c5088e
SB		 2454 for (i = 0; i < adapter->num_rx_queues; i++)
2455 napi_disable(&adapter->rx_queue[i].napi);
d1a890fa
SB		 2456 netif_tx_disable(adapter->netdev);
2457 adapter->link_speed = 0;
2458 netif_carrier_off(adapter->netdev);
2459
09c5088e
SB		 2460 vmxnet3_tq_cleanup_all(adapter);
2461 vmxnet3_rq_cleanup_all(adapter);
d1a890fa
SB		 2462 vmxnet3_free_irqs(adapter);
2463 return 0;
2464}
2465
2466
2467static void
2468vmxnet3_write_mac_addr(struct vmxnet3_adapter *adapter, u8 *mac)
2469{
2470 u32 tmp;
2471
2472 tmp = *(u32 *)mac;
2473 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_MACL, tmp);
2474
2475 tmp = (mac[5] << 8) | mac[4];
2476 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_MACH, tmp);
2477}
2478
2479
2480static int
2481vmxnet3_set_mac_addr(struct net_device *netdev, void *p)
2482{
2483 struct sockaddr *addr = p;
2484 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2485
2486 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
2487 vmxnet3_write_mac_addr(adapter, addr->sa_data);
2488
2489 return 0;
2490}
2491
2492
2493/* ==================== initialization and cleanup routines ============ */
2494
2495static int
2496vmxnet3_alloc_pci_resources(struct vmxnet3_adapter *adapter, bool *dma64)
2497{
2498 int err;
2499 unsigned long mmio_start, mmio_len;
2500 struct pci_dev *pdev = adapter->pdev;
2501
2502 err = pci_enable_device(pdev);
2503 if (err) {
204a6e65 2504 dev_err(&pdev->dev, "Failed to enable adapter: error %d\n", err);
d1a890fa
SB		 2505 return err;
2506 }
2507
2508 if (pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) == 0) {
2509 if (pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)) != 0) {
204a6e65
SH		 2510 dev_err(&pdev->dev,
2511 "pci_set_consistent_dma_mask failed\n");
d1a890fa
SB		 2512 err = -EIO;
2513 goto err_set_mask;
2514 }
2515 *dma64 = true;
2516 } else {
2517 if (pci_set_dma_mask(pdev, DMA_BIT_MASK(32)) != 0) {
204a6e65
SH		 2518 dev_err(&pdev->dev,
2519 "pci_set_dma_mask failed\n");
d1a890fa
SB		 2520 err = -EIO;
2521 goto err_set_mask;
2522 }
2523 *dma64 = false;
2524 }
2525
2526 err = pci_request_selected_regions(pdev, (1 << 2) - 1,
2527 vmxnet3_driver_name);
2528 if (err) {
204a6e65
SH		 2529 dev_err(&pdev->dev,
2530 "Failed to request region for adapter: error %d\n", err);
d1a890fa
SB		 2531 goto err_set_mask;
2532 }
2533
2534 pci_set_master(pdev);
2535
2536 mmio_start = pci_resource_start(pdev, 0);
2537 mmio_len = pci_resource_len(pdev, 0);
2538 adapter->hw_addr0 = ioremap(mmio_start, mmio_len);
2539 if (!adapter->hw_addr0) {
204a6e65 2540 dev_err(&pdev->dev, "Failed to map bar0\n");
d1a890fa
SB		 2541 err = -EIO;
2542 goto err_ioremap;
2543 }
2544
2545 mmio_start = pci_resource_start(pdev, 1);
2546 mmio_len = pci_resource_len(pdev, 1);
2547 adapter->hw_addr1 = ioremap(mmio_start, mmio_len);
2548 if (!adapter->hw_addr1) {
204a6e65 2549 dev_err(&pdev->dev, "Failed to map bar1\n");
d1a890fa
SB		 2550 err = -EIO;
2551 goto err_bar1;
2552 }
2553 return 0;
2554
2555err_bar1:
2556 iounmap(adapter->hw_addr0);
2557err_ioremap:
2558 pci_release_selected_regions(pdev, (1 << 2) - 1);
2559err_set_mask:
2560 pci_disable_device(pdev);
2561 return err;
2562}
2563
2564
2565static void
2566vmxnet3_free_pci_resources(struct vmxnet3_adapter *adapter)
2567{
2568 BUG_ON(!adapter->pdev);
2569
2570 iounmap(adapter->hw_addr0);
2571 iounmap(adapter->hw_addr1);
2572 pci_release_selected_regions(adapter->pdev, (1 << 2) - 1);
2573 pci_disable_device(adapter->pdev);
2574}
2575
2576
2577static void
2578vmxnet3_adjust_rx_ring_size(struct vmxnet3_adapter *adapter)
2579{
09c5088e
SB		 2580 size_t sz, i, ring0_size, ring1_size, comp_size;
2581 struct vmxnet3_rx_queue *rq = &adapter->rx_queue[0];
2582
d1a890fa
SB		 2583
2584 if (adapter->netdev->mtu <= VMXNET3_MAX_SKB_BUF_SIZE -
2585 VMXNET3_MAX_ETH_HDR_SIZE) {
2586 adapter->skb_buf_size = adapter->netdev->mtu +
2587 VMXNET3_MAX_ETH_HDR_SIZE;
2588 if (adapter->skb_buf_size < VMXNET3_MIN_T0_BUF_SIZE)
2589 adapter->skb_buf_size = VMXNET3_MIN_T0_BUF_SIZE;
2590
2591 adapter->rx_buf_per_pkt = 1;
2592 } else {
2593 adapter->skb_buf_size = VMXNET3_MAX_SKB_BUF_SIZE;
2594 sz = adapter->netdev->mtu - VMXNET3_MAX_SKB_BUF_SIZE +
2595 VMXNET3_MAX_ETH_HDR_SIZE;
2596 adapter->rx_buf_per_pkt = 1 + (sz + PAGE_SIZE - 1) / PAGE_SIZE;
2597 }
2598
2599 /*
2600 * for simplicity, force the ring0 size to be a multiple of
2601 * rx_buf_per_pkt * VMXNET3_RING_SIZE_ALIGN
2602 */
2603 sz = adapter->rx_buf_per_pkt * VMXNET3_RING_SIZE_ALIGN;
09c5088e
SB		 2604 ring0_size = adapter->rx_queue[0].rx_ring[0].size;
2605 ring0_size = (ring0_size + sz - 1) / sz * sz;
a53255d3 2606 ring0_size = min_t(u32, ring0_size, VMXNET3_RX_RING_MAX_SIZE /
09c5088e
SB		 2607 sz * sz);
2608 ring1_size = adapter->rx_queue[0].rx_ring[1].size;
53831aa1
SK		 2609 ring1_size = (ring1_size + sz - 1) / sz * sz;
2610 ring1_size = min_t(u32, ring1_size, VMXNET3_RX_RING2_MAX_SIZE /
2611 sz * sz);
09c5088e
SB		 2612 comp_size = ring0_size + ring1_size;
2613
2614 for (i = 0; i < adapter->num_rx_queues; i++) {
2615 rq = &adapter->rx_queue[i];
2616 rq->rx_ring[0].size = ring0_size;
2617 rq->rx_ring[1].size = ring1_size;
2618 rq->comp_ring.size = comp_size;
2619 }
d1a890fa
SB		 2620}
2621
2622
2623int
2624vmxnet3_create_queues(struct vmxnet3_adapter *adapter, u32 tx_ring_size,
2625 u32 rx_ring_size, u32 rx_ring2_size)
2626{
09c5088e
SB		 2627 int err = 0, i;
2628
2629 for (i = 0; i < adapter->num_tx_queues; i++) {
2630 struct vmxnet3_tx_queue *tq = &adapter->tx_queue[i];
2631 tq->tx_ring.size = tx_ring_size;
2632 tq->data_ring.size = tx_ring_size;
2633 tq->comp_ring.size = tx_ring_size;
2634 tq->shared = &adapter->tqd_start[i].ctrl;
2635 tq->stopped = true;
2636 tq->adapter = adapter;
2637 tq->qid = i;
2638 err = vmxnet3_tq_create(tq, adapter);
2639 /*
2640 * Too late to change num_tx_queues. We cannot do away with
2641 * lesser number of queues than what we asked for
2642 */
2643 if (err)
2644 goto queue_err;
2645 }
d1a890fa 2646
09c5088e
SB		 2647 adapter->rx_queue[0].rx_ring[0].size = rx_ring_size;
2648 adapter->rx_queue[0].rx_ring[1].size = rx_ring2_size;
d1a890fa 2649 vmxnet3_adjust_rx_ring_size(adapter);
09c5088e
SB		 2650 for (i = 0; i < adapter->num_rx_queues; i++) {
2651 struct vmxnet3_rx_queue *rq = &adapter->rx_queue[i];
2652 /* qid and qid2 for rx queues will be assigned later when num
2653 * of rx queues is finalized after allocating intrs */
2654 rq->shared = &adapter->rqd_start[i].ctrl;
2655 rq->adapter = adapter;
2656 err = vmxnet3_rq_create(rq, adapter);
2657 if (err) {
2658 if (i == 0) {
204a6e65
SH		 2659 netdev_err(adapter->netdev,
2660 "Could not allocate any rx queues. "
2661 "Aborting.\n");
09c5088e
SB		 2662 goto queue_err;
2663 } else {
204a6e65
SH		 2664 netdev_info(adapter->netdev,
2665 "Number of rx queues changed "
2666 "to : %d.\n", i);
09c5088e
SB		 2667 adapter->num_rx_queues = i;
2668 err = 0;
2669 break;
2670 }
2671 }
2672 }
2673 return err;
2674queue_err:
2675 vmxnet3_tq_destroy_all(adapter);
d1a890fa
SB		 2676 return err;
2677}
2678
2679static int
2680vmxnet3_open(struct net_device *netdev)
2681{
2682 struct vmxnet3_adapter *adapter;
09c5088e 2683 int err, i;
d1a890fa
SB		 2684
2685 adapter = netdev_priv(netdev);
2686
09c5088e
SB		 2687 for (i = 0; i < adapter->num_tx_queues; i++)
2688 spin_lock_init(&adapter->tx_queue[i].tx_lock);
d1a890fa 2689
f00e2b0a
NH		 2690 err = vmxnet3_create_queues(adapter, adapter->tx_ring_size,
2691 adapter->rx_ring_size,
53831aa1 2692 adapter->rx_ring2_size);
d1a890fa
SB		 2693 if (err)
2694 goto queue_err;
2695
2696 err = vmxnet3_activate_dev(adapter);
2697 if (err)
2698 goto activate_err;
2699
2700 return 0;
2701
2702activate_err:
09c5088e
SB		 2703 vmxnet3_rq_destroy_all(adapter);
2704 vmxnet3_tq_destroy_all(adapter);
d1a890fa
SB		 2705queue_err:
2706 return err;
2707}
2708
2709
2710static int
2711vmxnet3_close(struct net_device *netdev)
2712{
2713 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2714
2715 /*
2716 * Reset_work may be in the middle of resetting the device, wait for its
2717 * completion.
2718 */
2719 while (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state))
2720 msleep(1);
2721
2722 vmxnet3_quiesce_dev(adapter);
2723
09c5088e
SB		 2724 vmxnet3_rq_destroy_all(adapter);
2725 vmxnet3_tq_destroy_all(adapter);
d1a890fa
SB		 2726
2727 clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state);
2728
2729
2730 return 0;
2731}
2732
2733
2734void
2735vmxnet3_force_close(struct vmxnet3_adapter *adapter)
2736{
09c5088e
SB		 2737 int i;
2738
d1a890fa
SB		 2739 /*
2740 * we must clear VMXNET3_STATE_BIT_RESETTING, otherwise
2741 * vmxnet3_close() will deadlock.
2742 */
2743 BUG_ON(test_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state));
2744
2745 /* we need to enable NAPI, otherwise dev_close will deadlock */
09c5088e
SB		 2746 for (i = 0; i < adapter->num_rx_queues; i++)
2747 napi_enable(&adapter->rx_queue[i].napi);
d1a890fa
SB		 2748 dev_close(adapter->netdev);
2749}
2750
2751
2752static int
2753vmxnet3_change_mtu(struct net_device *netdev, int new_mtu)
2754{
2755 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2756 int err = 0;
2757
2758 if (new_mtu < VMXNET3_MIN_MTU || new_mtu > VMXNET3_MAX_MTU)
2759 return -EINVAL;
2760
d1a890fa
SB		 2761 netdev->mtu = new_mtu;
2762
2763 /*
2764 * Reset_work may be in the middle of resetting the device, wait for its
2765 * completion.
2766 */
2767 while (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state))
2768 msleep(1);
2769
2770 if (netif_running(netdev)) {
2771 vmxnet3_quiesce_dev(adapter);
2772 vmxnet3_reset_dev(adapter);
2773
2774 /* we need to re-create the rx queue based on the new mtu */
09c5088e 2775 vmxnet3_rq_destroy_all(adapter);
d1a890fa 2776 vmxnet3_adjust_rx_ring_size(adapter);
09c5088e 2777 err = vmxnet3_rq_create_all(adapter);
d1a890fa 2778 if (err) {
204a6e65
SH		 2779 netdev_err(netdev,
2780 "failed to re-create rx queues, "
2781 " error %d. Closing it.\n", err);
d1a890fa
SB		 2782 goto out;
2783 }
2784
2785 err = vmxnet3_activate_dev(adapter);
2786 if (err) {
204a6e65
SH		 2787 netdev_err(netdev,
2788 "failed to re-activate, error %d. "
2789 "Closing it\n", err);
d1a890fa
SB		 2790 goto out;
2791 }
2792 }
2793
2794out:
2795 clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state);
2796 if (err)
2797 vmxnet3_force_close(adapter);
2798
2799 return err;
2800}
2801
2802
2803static void
2804vmxnet3_declare_features(struct vmxnet3_adapter *adapter, bool dma64)
2805{
2806 struct net_device *netdev = adapter->netdev;
2807
a0d2730c 2808 netdev->hw_features = NETIF_F_SG | NETIF_F_RXCSUM |
f646968f
PM		 2809 NETIF_F_HW_CSUM | NETIF_F_HW_VLAN_CTAG_TX |
2810 NETIF_F_HW_VLAN_CTAG_RX | NETIF_F_TSO | NETIF_F_TSO6 |
72e85c45 2811 NETIF_F_LRO;
a0d2730c 2812 if (dma64)
ebbf9295 2813 netdev->hw_features |= NETIF_F_HIGHDMA;
72e85c45 2814 netdev->vlan_features = netdev->hw_features &
f646968f
PM		 2815 ~(NETIF_F_HW_VLAN_CTAG_TX |
2816 NETIF_F_HW_VLAN_CTAG_RX);
2817 netdev->features = netdev->hw_features | NETIF_F_HW_VLAN_CTAG_FILTER;
d1a890fa
SB		 2818}
2819
2820
2821static void
2822vmxnet3_read_mac_addr(struct vmxnet3_adapter *adapter, u8 *mac)
2823{
2824 u32 tmp;
2825
2826 tmp = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_MACL);
2827 *(u32 *)mac = tmp;
2828
2829 tmp = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_MACH);
2830 mac[4] = tmp & 0xff;
2831 mac[5] = (tmp >> 8) & 0xff;
2832}
2833
09c5088e
SB		 2834#ifdef CONFIG_PCI_MSI
2835
2836/*
2837 * Enable MSIx vectors.
2838 * Returns :
25985edc 2839 * VMXNET3_LINUX_MIN_MSIX_VECT when only minimum number of vectors required
b60b869d
AG		 2840 * were enabled.
2841 * number of vectors which were enabled otherwise (this number is greater
09c5088e
SB		 2842 * than VMXNET3_LINUX_MIN_MSIX_VECT)
2843 */
2844
2845static int
b60b869d 2846vmxnet3_acquire_msix_vectors(struct vmxnet3_adapter *adapter, int nvec)
09c5088e 2847{
c0a1be38
AG		 2848 int ret = pci_enable_msix_range(adapter->pdev,
2849 adapter->intr.msix_entries, nvec, nvec);
09c5088e 2850
c0a1be38
AG		 2851 if (ret == -ENOSPC && nvec > VMXNET3_LINUX_MIN_MSIX_VECT) {
2852 dev_err(&adapter->netdev->dev,
2853 "Failed to enable %d MSI-X, trying %d\n",
2854 nvec, VMXNET3_LINUX_MIN_MSIX_VECT);
2855
2856 ret = pci_enable_msix_range(adapter->pdev,
2857 adapter->intr.msix_entries,
2858 VMXNET3_LINUX_MIN_MSIX_VECT,
2859 VMXNET3_LINUX_MIN_MSIX_VECT);
2860 }
2861
2862 if (ret < 0) {
2863 dev_err(&adapter->netdev->dev,
2864 "Failed to enable MSI-X, error: %d\n", ret);
2865 }
2866
2867 return ret;
09c5088e
SB		 2868}
2869
2870
2871#endif /* CONFIG_PCI_MSI */
d1a890fa
SB		 2872
2873static void
2874vmxnet3_alloc_intr_resources(struct vmxnet3_adapter *adapter)
2875{
2876 u32 cfg;
e328d410 2877 unsigned long flags;
d1a890fa
SB		 2878
2879 /* intr settings */
e328d410 2880 spin_lock_irqsave(&adapter->cmd_lock, flags);
d1a890fa
SB		 2881 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
2882 VMXNET3_CMD_GET_CONF_INTR);
2883 cfg = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_CMD);
e328d410 2884 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
d1a890fa
SB		 2885 adapter->intr.type = cfg & 0x3;
2886 adapter->intr.mask_mode = (cfg >> 2) & 0x3;
2887
2888 if (adapter->intr.type == VMXNET3_IT_AUTO) {
0bdc0d70
SB		 2889 adapter->intr.type = VMXNET3_IT_MSIX;
2890 }
d1a890fa 2891
8f7e524c 2892#ifdef CONFIG_PCI_MSI
0bdc0d70 2893 if (adapter->intr.type == VMXNET3_IT_MSIX) {
b60b869d
AG		 2894 int i, nvec;
2895
2896 nvec = adapter->share_intr == VMXNET3_INTR_TXSHARE ?
2897 1 : adapter->num_tx_queues;
2898 nvec += adapter->share_intr == VMXNET3_INTR_BUDDYSHARE ?
2899 0 : adapter->num_rx_queues;
2900 nvec += 1; /* for link event */
2901 nvec = nvec > VMXNET3_LINUX_MIN_MSIX_VECT ?
2902 nvec : VMXNET3_LINUX_MIN_MSIX_VECT;
2903
2904 for (i = 0; i < nvec; i++)
2905 adapter->intr.msix_entries[i].entry = i;
2906
2907 nvec = vmxnet3_acquire_msix_vectors(adapter, nvec);
2908 if (nvec < 0)
2909 goto msix_err;
2910
09c5088e
SB		 2911 /* If we cannot allocate one MSIx vector per queue
2912 * then limit the number of rx queues to 1
2913 */
b60b869d 2914 if (nvec == VMXNET3_LINUX_MIN_MSIX_VECT) {
09c5088e 2915 if (adapter->share_intr != VMXNET3_INTR_BUDDYSHARE
7e96fbf2 2916 || adapter->num_rx_queues != 1) {
09c5088e 2917 adapter->share_intr = VMXNET3_INTR_TXSHARE;
204a6e65
SH		 2918 netdev_err(adapter->netdev,
2919 "Number of rx queues : 1\n");
09c5088e 2920 adapter->num_rx_queues = 1;
09c5088e 2921 }
d1a890fa 2922 }
09c5088e 2923
b60b869d
AG		 2924 adapter->intr.num_intrs = nvec;
2925 return;
2926
2927msix_err:
09c5088e 2928 /* If we cannot allocate MSIx vectors use only one rx queue */
4bad25fa
SH		 2929 dev_info(&adapter->pdev->dev,
2930 "Failed to enable MSI-X, error %d. "
b60b869d 2931 "Limiting #rx queues to 1, try MSI.\n", nvec);
09c5088e 2932
0bdc0d70
SB		 2933 adapter->intr.type = VMXNET3_IT_MSI;
2934 }
d1a890fa 2935
0bdc0d70 2936 if (adapter->intr.type == VMXNET3_IT_MSI) {
b60b869d 2937 if (!pci_enable_msi(adapter->pdev)) {
09c5088e 2938 adapter->num_rx_queues = 1;
d1a890fa 2939 adapter->intr.num_intrs = 1;
d1a890fa
SB		 2940 return;
2941 }
2942 }
0bdc0d70 2943#endif /* CONFIG_PCI_MSI */
d1a890fa 2944
09c5088e 2945 adapter->num_rx_queues = 1;
204a6e65
SH		 2946 dev_info(&adapter->netdev->dev,
2947 "Using INTx interrupt, #Rx queues: 1.\n");
d1a890fa
SB		 2948 adapter->intr.type = VMXNET3_IT_INTX;
2949
2950 /* INT-X related setting */
2951 adapter->intr.num_intrs = 1;
2952}
2953
2954
2955static void
2956vmxnet3_free_intr_resources(struct vmxnet3_adapter *adapter)
2957{
2958 if (adapter->intr.type == VMXNET3_IT_MSIX)
2959 pci_disable_msix(adapter->pdev);
2960 else if (adapter->intr.type == VMXNET3_IT_MSI)
2961 pci_disable_msi(adapter->pdev);
2962 else
2963 BUG_ON(adapter->intr.type != VMXNET3_IT_INTX);
2964}
2965
2966
2967static void
2968vmxnet3_tx_timeout(struct net_device *netdev)
2969{
2970 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
2971 adapter->tx_timeout_count++;
2972
204a6e65 2973 netdev_err(adapter->netdev, "tx hang\n");
d1a890fa 2974 schedule_work(&adapter->work);
09c5088e 2975 netif_wake_queue(adapter->netdev);
d1a890fa
SB		 2976}
2977
2978
2979static void
2980vmxnet3_reset_work(struct work_struct *data)
2981{
2982 struct vmxnet3_adapter *adapter;
2983
2984 adapter = container_of(data, struct vmxnet3_adapter, work);
2985
2986 /* if another thread is resetting the device, no need to proceed */
2987 if (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state))
2988 return;
2989
2990 /* if the device is closed, we must leave it alone */
d9a5f210 2991 rtnl_lock();
d1a890fa 2992 if (netif_running(adapter->netdev)) {
204a6e65 2993 netdev_notice(adapter->netdev, "resetting\n");
d1a890fa
SB		 2994 vmxnet3_quiesce_dev(adapter);
2995 vmxnet3_reset_dev(adapter);
2996 vmxnet3_activate_dev(adapter);
2997 } else {
204a6e65 2998 netdev_info(adapter->netdev, "already closed\n");
d1a890fa 2999 }
d9a5f210 3000 rtnl_unlock();
d1a890fa
SB		 3001
3002 clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state);
3003}
3004
3005
3a4751a3 3006static int
d1a890fa
SB		 3007vmxnet3_probe_device(struct pci_dev *pdev,
3008 const struct pci_device_id *id)
3009{
3010 static const struct net_device_ops vmxnet3_netdev_ops = {
3011 .ndo_open = vmxnet3_open,
3012 .ndo_stop = vmxnet3_close,
3013 .ndo_start_xmit = vmxnet3_xmit_frame,
3014 .ndo_set_mac_address = vmxnet3_set_mac_addr,
3015 .ndo_change_mtu = vmxnet3_change_mtu,
a0d2730c 3016 .ndo_set_features = vmxnet3_set_features,
95305f6c 3017 .ndo_get_stats64 = vmxnet3_get_stats64,
d1a890fa 3018 .ndo_tx_timeout = vmxnet3_tx_timeout,
afc4b13d 3019 .ndo_set_rx_mode = vmxnet3_set_mc,
d1a890fa
SB		 3020 .ndo_vlan_rx_add_vid = vmxnet3_vlan_rx_add_vid,
3021 .ndo_vlan_rx_kill_vid = vmxnet3_vlan_rx_kill_vid,
3022#ifdef CONFIG_NET_POLL_CONTROLLER
3023 .ndo_poll_controller = vmxnet3_netpoll,
3024#endif
3025 };
3026 int err;
3027 bool dma64 = false; /* stupid gcc */
3028 u32 ver;
3029 struct net_device *netdev;
3030 struct vmxnet3_adapter *adapter;
3031 u8 mac[ETH_ALEN];
09c5088e
SB		 3032 int size;
3033 int num_tx_queues;
3034 int num_rx_queues;
3035
e154b639
SB		 3036 if (!pci_msi_enabled())
3037 enable_mq = 0;
3038
09c5088e
SB		 3039#ifdef VMXNET3_RSS
3040 if (enable_mq)
3041 num_rx_queues = min(VMXNET3_DEVICE_MAX_RX_QUEUES,
3042 (int)num_online_cpus());
3043 else
3044#endif
3045 num_rx_queues = 1;
eebb02b1 3046 num_rx_queues = rounddown_pow_of_two(num_rx_queues);
09c5088e
SB		 3047
3048 if (enable_mq)
3049 num_tx_queues = min(VMXNET3_DEVICE_MAX_TX_QUEUES,
3050 (int)num_online_cpus());
3051 else
3052 num_tx_queues = 1;
3053
eebb02b1 3054 num_tx_queues = rounddown_pow_of_two(num_tx_queues);
09c5088e
SB		 3055 netdev = alloc_etherdev_mq(sizeof(struct vmxnet3_adapter),
3056 max(num_tx_queues, num_rx_queues));
204a6e65
SH		 3057 dev_info(&pdev->dev,
3058 "# of Tx queues : %d, # of Rx queues : %d\n",
3059 num_tx_queues, num_rx_queues);
d1a890fa 3060
41de8d4c 3061 if (!netdev)
d1a890fa 3062 return -ENOMEM;
d1a890fa
SB		 3063
3064 pci_set_drvdata(pdev, netdev);
3065 adapter = netdev_priv(netdev);
3066 adapter->netdev = netdev;
3067 adapter->pdev = pdev;
3068
f00e2b0a
NH		 3069 adapter->tx_ring_size = VMXNET3_DEF_TX_RING_SIZE;
3070 adapter->rx_ring_size = VMXNET3_DEF_RX_RING_SIZE;
53831aa1 3071 adapter->rx_ring2_size = VMXNET3_DEF_RX_RING2_SIZE;
f00e2b0a 3072
83d0feff 3073 spin_lock_init(&adapter->cmd_lock);
b0eb57cb
AK		 3074 adapter->adapter_pa = dma_map_single(&adapter->pdev->dev, adapter,
3075 sizeof(struct vmxnet3_adapter),
3076 PCI_DMA_TODEVICE);
3077 adapter->shared = dma_alloc_coherent(
3078 &adapter->pdev->dev,
3079 sizeof(struct Vmxnet3_DriverShared),
3080 &adapter->shared_pa, GFP_KERNEL);
d1a890fa 3081 if (!adapter->shared) {
204a6e65 3082 dev_err(&pdev->dev, "Failed to allocate memory\n");
d1a890fa
SB		 3083 err = -ENOMEM;
3084 goto err_alloc_shared;
3085 }
3086
09c5088e
SB		 3087 adapter->num_rx_queues = num_rx_queues;
3088 adapter->num_tx_queues = num_tx_queues;
e4fabf2b 3089 adapter->rx_buf_per_pkt = 1;
09c5088e
SB		 3090
3091 size = sizeof(struct Vmxnet3_TxQueueDesc) * adapter->num_tx_queues;
3092 size += sizeof(struct Vmxnet3_RxQueueDesc) * adapter->num_rx_queues;
b0eb57cb
AK		 3093 adapter->tqd_start = dma_alloc_coherent(&adapter->pdev->dev, size,
3094 &adapter->queue_desc_pa,
3095 GFP_KERNEL);
d1a890fa
SB		 3096
3097 if (!adapter->tqd_start) {
204a6e65 3098 dev_err(&pdev->dev, "Failed to allocate memory\n");
d1a890fa
SB		 3099 err = -ENOMEM;
3100 goto err_alloc_queue_desc;
3101 }
09c5088e 3102 adapter->rqd_start = (struct Vmxnet3_RxQueueDesc *)(adapter->tqd_start +
96800ee7 3103 adapter->num_tx_queues);
d1a890fa 3104
b0eb57cb
AK		 3105 adapter->pm_conf = dma_alloc_coherent(&adapter->pdev->dev,
3106 sizeof(struct Vmxnet3_PMConf),
3107 &adapter->pm_conf_pa,
3108 GFP_KERNEL);
d1a890fa 3109 if (adapter->pm_conf == NULL) {
d1a890fa
SB		 3110 err = -ENOMEM;
3111 goto err_alloc_pm;
3112 }
3113
09c5088e
SB		 3114#ifdef VMXNET3_RSS
3115
b0eb57cb
AK		 3116 adapter->rss_conf = dma_alloc_coherent(&adapter->pdev->dev,
3117 sizeof(struct UPT1_RSSConf),
3118 &adapter->rss_conf_pa,
3119 GFP_KERNEL);
09c5088e 3120 if (adapter->rss_conf == NULL) {
09c5088e
SB		 3121 err = -ENOMEM;
3122 goto err_alloc_rss;
3123 }
3124#endif /* VMXNET3_RSS */
3125
d1a890fa
SB		 3126 err = vmxnet3_alloc_pci_resources(adapter, &dma64);
3127 if (err < 0)
3128 goto err_alloc_pci;
3129
3130 ver = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_VRRS);
45dac1d6
SB		 3131 if (ver & 2) {
3132 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_VRRS, 2);
3133 adapter->version = 2;
3134 } else if (ver & 1) {
d1a890fa 3135 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_VRRS, 1);
45dac1d6 3136 adapter->version = 1;
d1a890fa 3137 } else {
204a6e65
SH		 3138 dev_err(&pdev->dev,
3139 "Incompatible h/w version (0x%x) for adapter\n", ver);
d1a890fa
SB		 3140 err = -EBUSY;
3141 goto err_ver;
3142 }
45dac1d6 3143 dev_dbg(&pdev->dev, "Using device version %d\n", adapter->version);
d1a890fa
SB		 3144
3145 ver = VMXNET3_READ_BAR1_REG(adapter, VMXNET3_REG_UVRS);
3146 if (ver & 1) {
3147 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_UVRS, 1);
3148 } else {
204a6e65
SH		 3149 dev_err(&pdev->dev,
3150 "Incompatible upt version (0x%x) for adapter\n", ver);
d1a890fa
SB		 3151 err = -EBUSY;
3152 goto err_ver;
3153 }
3154
e101e7dd 3155 SET_NETDEV_DEV(netdev, &pdev->dev);
d1a890fa
SB		 3156 vmxnet3_declare_features(adapter, dma64);
3157
4db37a78
SH		 3158 if (adapter->num_tx_queues == adapter->num_rx_queues)
3159 adapter->share_intr = VMXNET3_INTR_BUDDYSHARE;
3160 else
09c5088e
SB		 3161 adapter->share_intr = VMXNET3_INTR_DONTSHARE;
3162
d1a890fa
SB		 3163 vmxnet3_alloc_intr_resources(adapter);
3164
09c5088e
SB		 3165#ifdef VMXNET3_RSS
3166 if (adapter->num_rx_queues > 1 &&
3167 adapter->intr.type == VMXNET3_IT_MSIX) {
3168 adapter->rss = true;
7db11f75
SH		 3169 netdev->hw_features |= NETIF_F_RXHASH;
3170 netdev->features |= NETIF_F_RXHASH;
204a6e65 3171 dev_dbg(&pdev->dev, "RSS is enabled.\n");
09c5088e
SB		 3172 } else {
3173 adapter->rss = false;
3174 }
3175#endif
3176
d1a890fa
SB		 3177 vmxnet3_read_mac_addr(adapter, mac);
3178 memcpy(netdev->dev_addr, mac, netdev->addr_len);
3179
3180 netdev->netdev_ops = &vmxnet3_netdev_ops;
d1a890fa 3181 vmxnet3_set_ethtool_ops(netdev);
09c5088e 3182 netdev->watchdog_timeo = 5 * HZ;
d1a890fa
SB		 3183
3184 INIT_WORK(&adapter->work, vmxnet3_reset_work);
e3bc4ffb 3185 set_bit(VMXNET3_STATE_BIT_QUIESCED, &adapter->state);
d1a890fa 3186
09c5088e
SB		 3187 if (adapter->intr.type == VMXNET3_IT_MSIX) {
3188 int i;
3189 for (i = 0; i < adapter->num_rx_queues; i++) {
3190 netif_napi_add(adapter->netdev,
3191 &adapter->rx_queue[i].napi,
3192 vmxnet3_poll_rx_only, 64);
3193 }
3194 } else {
3195 netif_napi_add(adapter->netdev, &adapter->rx_queue[0].napi,
3196 vmxnet3_poll, 64);
3197 }
3198
3199 netif_set_real_num_tx_queues(adapter->netdev, adapter->num_tx_queues);
3200 netif_set_real_num_rx_queues(adapter->netdev, adapter->num_rx_queues);
3201
6cdd20c3 3202 netif_carrier_off(netdev);
d1a890fa
SB		 3203 err = register_netdev(netdev);
3204
3205 if (err) {
204a6e65 3206 dev_err(&pdev->dev, "Failed to register adapter\n");
d1a890fa
SB		 3207 goto err_register;
3208 }
3209
4a1745fc 3210 vmxnet3_check_link(adapter, false);
d1a890fa
SB		 3211 return 0;
3212
3213err_register:
3214 vmxnet3_free_intr_resources(adapter);
3215err_ver:
3216 vmxnet3_free_pci_resources(adapter);
3217err_alloc_pci:
09c5088e 3218#ifdef VMXNET3_RSS
b0eb57cb
AK		 3219 dma_free_coherent(&adapter->pdev->dev, sizeof(struct UPT1_RSSConf),
3220 adapter->rss_conf, adapter->rss_conf_pa);
09c5088e
SB		 3221err_alloc_rss:
3222#endif
b0eb57cb
AK		 3223 dma_free_coherent(&adapter->pdev->dev, sizeof(struct Vmxnet3_PMConf),
3224 adapter->pm_conf, adapter->pm_conf_pa);
d1a890fa 3225err_alloc_pm:
b0eb57cb
AK		 3226 dma_free_coherent(&adapter->pdev->dev, size, adapter->tqd_start,
3227 adapter->queue_desc_pa);
d1a890fa 3228err_alloc_queue_desc:
b0eb57cb
AK		 3229 dma_free_coherent(&adapter->pdev->dev,
3230 sizeof(struct Vmxnet3_DriverShared),
3231 adapter->shared, adapter->shared_pa);
d1a890fa 3232err_alloc_shared:
b0eb57cb
AK		 3233 dma_unmap_single(&adapter->pdev->dev, adapter->adapter_pa,
3234 sizeof(struct vmxnet3_adapter), PCI_DMA_TODEVICE);
d1a890fa
SB		 3235 free_netdev(netdev);
3236 return err;
3237}
3238
3239
3a4751a3 3240static void
d1a890fa
SB		 3241vmxnet3_remove_device(struct pci_dev *pdev)
3242{
3243 struct net_device *netdev = pci_get_drvdata(pdev);
3244 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
09c5088e
SB		 3245 int size = 0;
3246 int num_rx_queues;
3247
3248#ifdef VMXNET3_RSS
3249 if (enable_mq)
3250 num_rx_queues = min(VMXNET3_DEVICE_MAX_RX_QUEUES,
3251 (int)num_online_cpus());
3252 else
3253#endif
3254 num_rx_queues = 1;
eebb02b1 3255 num_rx_queues = rounddown_pow_of_two(num_rx_queues);
d1a890fa 3256
23f333a2 3257 cancel_work_sync(&adapter->work);
d1a890fa
SB		 3258
3259 unregister_netdev(netdev);
3260
3261 vmxnet3_free_intr_resources(adapter);
3262 vmxnet3_free_pci_resources(adapter);
09c5088e 3263#ifdef VMXNET3_RSS
b0eb57cb
AK		 3264 dma_free_coherent(&adapter->pdev->dev, sizeof(struct UPT1_RSSConf),
3265 adapter->rss_conf, adapter->rss_conf_pa);
09c5088e 3266#endif
b0eb57cb
AK		 3267 dma_free_coherent(&adapter->pdev->dev, sizeof(struct Vmxnet3_PMConf),
3268 adapter->pm_conf, adapter->pm_conf_pa);
09c5088e
SB		 3269
3270 size = sizeof(struct Vmxnet3_TxQueueDesc) * adapter->num_tx_queues;
3271 size += sizeof(struct Vmxnet3_RxQueueDesc) * num_rx_queues;
b0eb57cb
AK		 3272 dma_free_coherent(&adapter->pdev->dev, size, adapter->tqd_start,
3273 adapter->queue_desc_pa);
3274 dma_free_coherent(&adapter->pdev->dev,
3275 sizeof(struct Vmxnet3_DriverShared),
3276 adapter->shared, adapter->shared_pa);
3277 dma_unmap_single(&adapter->pdev->dev, adapter->adapter_pa,
3278 sizeof(struct vmxnet3_adapter), PCI_DMA_TODEVICE);
d1a890fa
SB		 3279 free_netdev(netdev);
3280}
3281
e9ba47bf
SB		 3282static void vmxnet3_shutdown_device(struct pci_dev *pdev)
3283{
3284 struct net_device *netdev = pci_get_drvdata(pdev);
3285 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
3286 unsigned long flags;
3287
3288 /* Reset_work may be in the middle of resetting the device, wait for its
3289 * completion.
3290 */
3291 while (test_and_set_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state))
3292 msleep(1);
3293
3294 if (test_and_set_bit(VMXNET3_STATE_BIT_QUIESCED,
3295 &adapter->state)) {
3296 clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state);
3297 return;
3298 }
3299 spin_lock_irqsave(&adapter->cmd_lock, flags);
3300 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
3301 VMXNET3_CMD_QUIESCE_DEV);
3302 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
3303 vmxnet3_disable_all_intrs(adapter);
3304
3305 clear_bit(VMXNET3_STATE_BIT_RESETTING, &adapter->state);
3306}
3307
d1a890fa
SB		 3308
3309#ifdef CONFIG_PM
3310
3311static int
3312vmxnet3_suspend(struct device *device)
3313{
3314 struct pci_dev *pdev = to_pci_dev(device);
3315 struct net_device *netdev = pci_get_drvdata(pdev);
3316 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
3317 struct Vmxnet3_PMConf *pmConf;
3318 struct ethhdr *ehdr;
3319 struct arphdr *ahdr;
3320 u8 *arpreq;
3321 struct in_device *in_dev;
3322 struct in_ifaddr *ifa;
83d0feff 3323 unsigned long flags;
d1a890fa
SB		 3324 int i = 0;
3325
3326 if (!netif_running(netdev))
3327 return 0;
3328
51956cd6
SB		 3329 for (i = 0; i < adapter->num_rx_queues; i++)
3330 napi_disable(&adapter->rx_queue[i].napi);
3331
d1a890fa
SB		 3332 vmxnet3_disable_all_intrs(adapter);
3333 vmxnet3_free_irqs(adapter);
3334 vmxnet3_free_intr_resources(adapter);
3335
3336 netif_device_detach(netdev);
09c5088e 3337 netif_tx_stop_all_queues(netdev);
d1a890fa
SB		 3338
3339 /* Create wake-up filters. */
3340 pmConf = adapter->pm_conf;
3341 memset(pmConf, 0, sizeof(*pmConf));
3342
3343 if (adapter->wol & WAKE_UCAST) {
3344 pmConf->filters[i].patternSize = ETH_ALEN;
3345 pmConf->filters[i].maskSize = 1;
3346 memcpy(pmConf->filters[i].pattern, netdev->dev_addr, ETH_ALEN);
3347 pmConf->filters[i].mask[0] = 0x3F; /* LSB ETH_ALEN bits */
3348
3843e515 3349 pmConf->wakeUpEvents |= VMXNET3_PM_WAKEUP_FILTER;
d1a890fa
SB		 3350 i++;
3351 }
3352
3353 if (adapter->wol & WAKE_ARP) {
3354 in_dev = in_dev_get(netdev);
3355 if (!in_dev)
3356 goto skip_arp;
3357
3358 ifa = (struct in_ifaddr *)in_dev->ifa_list;
3359 if (!ifa)
3360 goto skip_arp;
3361
3362 pmConf->filters[i].patternSize = ETH_HLEN + /* Ethernet header*/
3363 sizeof(struct arphdr) + /* ARP header */
3364 2 * ETH_ALEN + /* 2 Ethernet addresses*/
3365 2 * sizeof(u32); /*2 IPv4 addresses */
3366 pmConf->filters[i].maskSize =
3367 (pmConf->filters[i].patternSize - 1) / 8 + 1;
3368
3369 /* ETH_P_ARP in Ethernet header. */
3370 ehdr = (struct ethhdr *)pmConf->filters[i].pattern;
3371 ehdr->h_proto = htons(ETH_P_ARP);
3372
3373 /* ARPOP_REQUEST in ARP header. */
3374 ahdr = (struct arphdr *)&pmConf->filters[i].pattern[ETH_HLEN];
3375 ahdr->ar_op = htons(ARPOP_REQUEST);
3376 arpreq = (u8 *)(ahdr + 1);
3377
3378 /* The Unicast IPv4 address in 'tip' field. */
3379 arpreq += 2 * ETH_ALEN + sizeof(u32);
3380 *(u32 *)arpreq = ifa->ifa_address;
3381
3382 /* The mask for the relevant bits. */
3383 pmConf->filters[i].mask[0] = 0x00;
3384 pmConf->filters[i].mask[1] = 0x30; /* ETH_P_ARP */
3385 pmConf->filters[i].mask[2] = 0x30; /* ARPOP_REQUEST */
3386 pmConf->filters[i].mask[3] = 0x00;
3387 pmConf->filters[i].mask[4] = 0xC0; /* IPv4 TIP */
3388 pmConf->filters[i].mask[5] = 0x03; /* IPv4 TIP */
3389 in_dev_put(in_dev);
3390
3843e515 3391 pmConf->wakeUpEvents |= VMXNET3_PM_WAKEUP_FILTER;
d1a890fa
SB		 3392 i++;
3393 }
3394
3395skip_arp:
3396 if (adapter->wol & WAKE_MAGIC)
3843e515 3397 pmConf->wakeUpEvents |= VMXNET3_PM_WAKEUP_MAGIC;
d1a890fa
SB		 3398
3399 pmConf->numFilters = i;
3400
115924b6
SB		 3401 adapter->shared->devRead.pmConfDesc.confVer = cpu_to_le32(1);
3402 adapter->shared->devRead.pmConfDesc.confLen = cpu_to_le32(sizeof(
3403 *pmConf));
b0eb57cb
AK		 3404 adapter->shared->devRead.pmConfDesc.confPA =
3405 cpu_to_le64(adapter->pm_conf_pa);
d1a890fa 3406
83d0feff 3407 spin_lock_irqsave(&adapter->cmd_lock, flags);
d1a890fa
SB		 3408 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
3409 VMXNET3_CMD_UPDATE_PMCFG);
83d0feff 3410 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
d1a890fa
SB		 3411
3412 pci_save_state(pdev);
3413 pci_enable_wake(pdev, pci_choose_state(pdev, PMSG_SUSPEND),
3414 adapter->wol);
3415 pci_disable_device(pdev);
3416 pci_set_power_state(pdev, pci_choose_state(pdev, PMSG_SUSPEND));
3417
3418 return 0;
3419}
3420
3421
3422static int
3423vmxnet3_resume(struct device *device)
3424{
5ec82c1e 3425 int err;
83d0feff 3426 unsigned long flags;
d1a890fa
SB		 3427 struct pci_dev *pdev = to_pci_dev(device);
3428 struct net_device *netdev = pci_get_drvdata(pdev);
3429 struct vmxnet3_adapter *adapter = netdev_priv(netdev);
d1a890fa
SB		 3430
3431 if (!netif_running(netdev))
3432 return 0;
3433
d1a890fa
SB		 3434 pci_set_power_state(pdev, PCI_D0);
3435 pci_restore_state(pdev);
3436 err = pci_enable_device_mem(pdev);
3437 if (err != 0)
3438 return err;
3439
3440 pci_enable_wake(pdev, PCI_D0, 0);
3441
5ec82c1e
SK		 3442 vmxnet3_alloc_intr_resources(adapter);
3443
3444 /* During hibernate and suspend, device has to be reinitialized as the
3445 * device state need not be preserved.
3446 */
3447
3448 /* Need not check adapter state as other reset tasks cannot run during
3449 * device resume.
3450 */
83d0feff 3451 spin_lock_irqsave(&adapter->cmd_lock, flags);
d1a890fa 3452 VMXNET3_WRITE_BAR1_REG(adapter, VMXNET3_REG_CMD,
5ec82c1e 3453 VMXNET3_CMD_QUIESCE_DEV);
83d0feff 3454 spin_unlock_irqrestore(&adapter->cmd_lock, flags);
5ec82c1e
SK		 3455 vmxnet3_tq_cleanup_all(adapter);
3456 vmxnet3_rq_cleanup_all(adapter);
3457
3458 vmxnet3_reset_dev(adapter);
3459 err = vmxnet3_activate_dev(adapter);
3460 if (err != 0) {
3461 netdev_err(netdev,
3462 "failed to re-activate on resume, error: %d", err);
3463 vmxnet3_force_close(adapter);
3464 return err;
3465 }
3466 netif_device_attach(netdev);
d1a890fa
SB		 3467
3468 return 0;
3469}
3470
47145210 3471static const struct dev_pm_ops vmxnet3_pm_ops = {
d1a890fa
SB		 3472 .suspend = vmxnet3_suspend,
3473 .resume = vmxnet3_resume,
5ec82c1e
SK		 3474 .freeze = vmxnet3_suspend,
3475 .restore = vmxnet3_resume,
d1a890fa
SB		 3476};
3477#endif
3478
3479static struct pci_driver vmxnet3_driver = {
3480 .name = vmxnet3_driver_name,
3481 .id_table = vmxnet3_pciid_table,
3482 .probe = vmxnet3_probe_device,
3a4751a3 3483 .remove = vmxnet3_remove_device,
e9ba47bf 3484 .shutdown = vmxnet3_shutdown_device,
d1a890fa
SB		 3485#ifdef CONFIG_PM
3486 .driver.pm = &vmxnet3_pm_ops,
3487#endif
3488};
3489
3490
3491static int __init
3492vmxnet3_init_module(void)
3493{
204a6e65 3494 pr_info("%s - version %s\n", VMXNET3_DRIVER_DESC,
d1a890fa
SB		 3495 VMXNET3_DRIVER_VERSION_REPORT);
3496 return pci_register_driver(&vmxnet3_driver);
3497}
3498
3499module_init(vmxnet3_init_module);
3500
3501
3502static void
3503vmxnet3_exit_module(void)
3504{
3505 pci_unregister_driver(&vmxnet3_driver);
3506}
3507
3508module_exit(vmxnet3_exit_module);
3509
3510MODULE_AUTHOR("VMware, Inc.");
3511MODULE_DESCRIPTION(VMXNET3_DRIVER_DESC);
3512MODULE_LICENSE("GPL v2");
3513MODULE_VERSION(VMXNET3_DRIVER_VERSION_STRING);
Linux kernel - Deliverables
This page took 1.081767 seconds and 5 git commands to generate.