projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ath10k: fix potential null dereference bugs
[deliverable/linux.git] / drivers / net / wireless / ath / ath10k / wmi.c
CommitLineData
5e3dd157
KV		 1/*
2 * Copyright (c) 2005-2011 Atheros Communications Inc.
3 * Copyright (c) 2011-2013 Qualcomm Atheros, Inc.
4 *
5 * Permission to use, copy, modify, and/or distribute this software for any
6 * purpose with or without fee is hereby granted, provided that the above
7 * copyright notice and this permission notice appear in all copies.
8 *
9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
16 */
17
18#include <linux/skbuff.h>
2fe5288c 19#include <linux/ctype.h>
5e3dd157
KV		 20
21#include "core.h"
22#include "htc.h"
23#include "debug.h"
24#include "wmi.h"
ca996ec5 25#include "wmi-tlv.h"
5e3dd157 26#include "mac.h"
43d2a30f 27#include "testmode.h"
d7579d12 28#include "wmi-ops.h"
6a94888f 29#include "p2p.h"
587f7031 30#include "hw.h"
5e3dd157 31
ce42870e
BM		 32/* MAIN WMI cmd track */
33static struct wmi_cmd_map wmi_cmd_map = {
34 .init_cmdid = WMI_INIT_CMDID,
35 .start_scan_cmdid = WMI_START_SCAN_CMDID,
36 .stop_scan_cmdid = WMI_STOP_SCAN_CMDID,
37 .scan_chan_list_cmdid = WMI_SCAN_CHAN_LIST_CMDID,
38 .scan_sch_prio_tbl_cmdid = WMI_SCAN_SCH_PRIO_TBL_CMDID,
39 .pdev_set_regdomain_cmdid = WMI_PDEV_SET_REGDOMAIN_CMDID,
40 .pdev_set_channel_cmdid = WMI_PDEV_SET_CHANNEL_CMDID,
41 .pdev_set_param_cmdid = WMI_PDEV_SET_PARAM_CMDID,
42 .pdev_pktlog_enable_cmdid = WMI_PDEV_PKTLOG_ENABLE_CMDID,
43 .pdev_pktlog_disable_cmdid = WMI_PDEV_PKTLOG_DISABLE_CMDID,
44 .pdev_set_wmm_params_cmdid = WMI_PDEV_SET_WMM_PARAMS_CMDID,
45 .pdev_set_ht_cap_ie_cmdid = WMI_PDEV_SET_HT_CAP_IE_CMDID,
46 .pdev_set_vht_cap_ie_cmdid = WMI_PDEV_SET_VHT_CAP_IE_CMDID,
47 .pdev_set_dscp_tid_map_cmdid = WMI_PDEV_SET_DSCP_TID_MAP_CMDID,
48 .pdev_set_quiet_mode_cmdid = WMI_PDEV_SET_QUIET_MODE_CMDID,
49 .pdev_green_ap_ps_enable_cmdid = WMI_PDEV_GREEN_AP_PS_ENABLE_CMDID,
50 .pdev_get_tpc_config_cmdid = WMI_PDEV_GET_TPC_CONFIG_CMDID,
51 .pdev_set_base_macaddr_cmdid = WMI_PDEV_SET_BASE_MACADDR_CMDID,
52 .vdev_create_cmdid = WMI_VDEV_CREATE_CMDID,
53 .vdev_delete_cmdid = WMI_VDEV_DELETE_CMDID,
54 .vdev_start_request_cmdid = WMI_VDEV_START_REQUEST_CMDID,
55 .vdev_restart_request_cmdid = WMI_VDEV_RESTART_REQUEST_CMDID,
56 .vdev_up_cmdid = WMI_VDEV_UP_CMDID,
57 .vdev_stop_cmdid = WMI_VDEV_STOP_CMDID,
58 .vdev_down_cmdid = WMI_VDEV_DOWN_CMDID,
59 .vdev_set_param_cmdid = WMI_VDEV_SET_PARAM_CMDID,
60 .vdev_install_key_cmdid = WMI_VDEV_INSTALL_KEY_CMDID,
61 .peer_create_cmdid = WMI_PEER_CREATE_CMDID,
62 .peer_delete_cmdid = WMI_PEER_DELETE_CMDID,
63 .peer_flush_tids_cmdid = WMI_PEER_FLUSH_TIDS_CMDID,
64 .peer_set_param_cmdid = WMI_PEER_SET_PARAM_CMDID,
65 .peer_assoc_cmdid = WMI_PEER_ASSOC_CMDID,
66 .peer_add_wds_entry_cmdid = WMI_PEER_ADD_WDS_ENTRY_CMDID,
67 .peer_remove_wds_entry_cmdid = WMI_PEER_REMOVE_WDS_ENTRY_CMDID,
68 .peer_mcast_group_cmdid = WMI_PEER_MCAST_GROUP_CMDID,
69 .bcn_tx_cmdid = WMI_BCN_TX_CMDID,
70 .pdev_send_bcn_cmdid = WMI_PDEV_SEND_BCN_CMDID,
71 .bcn_tmpl_cmdid = WMI_BCN_TMPL_CMDID,
72 .bcn_filter_rx_cmdid = WMI_BCN_FILTER_RX_CMDID,
73 .prb_req_filter_rx_cmdid = WMI_PRB_REQ_FILTER_RX_CMDID,
74 .mgmt_tx_cmdid = WMI_MGMT_TX_CMDID,
75 .prb_tmpl_cmdid = WMI_PRB_TMPL_CMDID,
76 .addba_clear_resp_cmdid = WMI_ADDBA_CLEAR_RESP_CMDID,
77 .addba_send_cmdid = WMI_ADDBA_SEND_CMDID,
78 .addba_status_cmdid = WMI_ADDBA_STATUS_CMDID,
79 .delba_send_cmdid = WMI_DELBA_SEND_CMDID,
80 .addba_set_resp_cmdid = WMI_ADDBA_SET_RESP_CMDID,
81 .send_singleamsdu_cmdid = WMI_SEND_SINGLEAMSDU_CMDID,
82 .sta_powersave_mode_cmdid = WMI_STA_POWERSAVE_MODE_CMDID,
83 .sta_powersave_param_cmdid = WMI_STA_POWERSAVE_PARAM_CMDID,
84 .sta_mimo_ps_mode_cmdid = WMI_STA_MIMO_PS_MODE_CMDID,
85 .pdev_dfs_enable_cmdid = WMI_PDEV_DFS_ENABLE_CMDID,
86 .pdev_dfs_disable_cmdid = WMI_PDEV_DFS_DISABLE_CMDID,
87 .roam_scan_mode = WMI_ROAM_SCAN_MODE,
88 .roam_scan_rssi_threshold = WMI_ROAM_SCAN_RSSI_THRESHOLD,
89 .roam_scan_period = WMI_ROAM_SCAN_PERIOD,
90 .roam_scan_rssi_change_threshold = WMI_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
91 .roam_ap_profile = WMI_ROAM_AP_PROFILE,
92 .ofl_scan_add_ap_profile = WMI_ROAM_AP_PROFILE,
93 .ofl_scan_remove_ap_profile = WMI_OFL_SCAN_REMOVE_AP_PROFILE,
94 .ofl_scan_period = WMI_OFL_SCAN_PERIOD,
95 .p2p_dev_set_device_info = WMI_P2P_DEV_SET_DEVICE_INFO,
96 .p2p_dev_set_discoverability = WMI_P2P_DEV_SET_DISCOVERABILITY,
97 .p2p_go_set_beacon_ie = WMI_P2P_GO_SET_BEACON_IE,
98 .p2p_go_set_probe_resp_ie = WMI_P2P_GO_SET_PROBE_RESP_IE,
99 .p2p_set_vendor_ie_data_cmdid = WMI_P2P_SET_VENDOR_IE_DATA_CMDID,
100 .ap_ps_peer_param_cmdid = WMI_AP_PS_PEER_PARAM_CMDID,
101 .ap_ps_peer_uapsd_coex_cmdid = WMI_AP_PS_PEER_UAPSD_COEX_CMDID,
102 .peer_rate_retry_sched_cmdid = WMI_PEER_RATE_RETRY_SCHED_CMDID,
103 .wlan_profile_trigger_cmdid = WMI_WLAN_PROFILE_TRIGGER_CMDID,
104 .wlan_profile_set_hist_intvl_cmdid =
105 WMI_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
106 .wlan_profile_get_profile_data_cmdid =
107 WMI_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
108 .wlan_profile_enable_profile_id_cmdid =
109 WMI_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
110 .wlan_profile_list_profile_id_cmdid =
111 WMI_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
112 .pdev_suspend_cmdid = WMI_PDEV_SUSPEND_CMDID,
113 .pdev_resume_cmdid = WMI_PDEV_RESUME_CMDID,
114 .add_bcn_filter_cmdid = WMI_ADD_BCN_FILTER_CMDID,
115 .rmv_bcn_filter_cmdid = WMI_RMV_BCN_FILTER_CMDID,
116 .wow_add_wake_pattern_cmdid = WMI_WOW_ADD_WAKE_PATTERN_CMDID,
117 .wow_del_wake_pattern_cmdid = WMI_WOW_DEL_WAKE_PATTERN_CMDID,
118 .wow_enable_disable_wake_event_cmdid =
119 WMI_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
120 .wow_enable_cmdid = WMI_WOW_ENABLE_CMDID,
121 .wow_hostwakeup_from_sleep_cmdid = WMI_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
122 .rtt_measreq_cmdid = WMI_RTT_MEASREQ_CMDID,
123 .rtt_tsf_cmdid = WMI_RTT_TSF_CMDID,
124 .vdev_spectral_scan_configure_cmdid =
125 WMI_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
126 .vdev_spectral_scan_enable_cmdid = WMI_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
127 .request_stats_cmdid = WMI_REQUEST_STATS_CMDID,
128 .set_arp_ns_offload_cmdid = WMI_SET_ARP_NS_OFFLOAD_CMDID,
129 .network_list_offload_config_cmdid =
130 WMI_NETWORK_LIST_OFFLOAD_CONFIG_CMDID,
131 .gtk_offload_cmdid = WMI_GTK_OFFLOAD_CMDID,
132 .csa_offload_enable_cmdid = WMI_CSA_OFFLOAD_ENABLE_CMDID,
133 .csa_offload_chanswitch_cmdid = WMI_CSA_OFFLOAD_CHANSWITCH_CMDID,
134 .chatter_set_mode_cmdid = WMI_CHATTER_SET_MODE_CMDID,
135 .peer_tid_addba_cmdid = WMI_PEER_TID_ADDBA_CMDID,
136 .peer_tid_delba_cmdid = WMI_PEER_TID_DELBA_CMDID,
137 .sta_dtim_ps_method_cmdid = WMI_STA_DTIM_PS_METHOD_CMDID,
138 .sta_uapsd_auto_trig_cmdid = WMI_STA_UAPSD_AUTO_TRIG_CMDID,
139 .sta_keepalive_cmd = WMI_STA_KEEPALIVE_CMD,
140 .echo_cmdid = WMI_ECHO_CMDID,
141 .pdev_utf_cmdid = WMI_PDEV_UTF_CMDID,
142 .dbglog_cfg_cmdid = WMI_DBGLOG_CFG_CMDID,
143 .pdev_qvit_cmdid = WMI_PDEV_QVIT_CMDID,
144 .pdev_ftm_intg_cmdid = WMI_PDEV_FTM_INTG_CMDID,
145 .vdev_set_keepalive_cmdid = WMI_VDEV_SET_KEEPALIVE_CMDID,
146 .vdev_get_keepalive_cmdid = WMI_VDEV_GET_KEEPALIVE_CMDID,
147 .force_fw_hang_cmdid = WMI_FORCE_FW_HANG_CMDID,
148 .gpio_config_cmdid = WMI_GPIO_CONFIG_CMDID,
149 .gpio_output_cmdid = WMI_GPIO_OUTPUT_CMDID,
a57a6a27 150 .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
62f77f09 151 .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
772b4aee
RM		 152 .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
153 .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
154 .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
155 .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
156 .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
157 .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
158 .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
159 .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
160 .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
161 .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
162 .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
163 .nan_cmdid = WMI_CMD_UNSUPPORTED,
164 .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
165 .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
166 .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
167 .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
168 .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
169 .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
170 .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
171 .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
172 .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
173 .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
174 .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
175 .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
176 .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
177 .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
178 .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
179 .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
180 .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
181 .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
182 .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
183 .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
184 .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
185 .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
186 .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
187 .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
188 .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
189 .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
190 .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
191 .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
192 .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
193 .pdev_bss_chan_info_request_cmdid = WMI_CMD_UNSUPPORTED,
ce42870e
BM		 194};
195
b7e3adf9
BM		 196/* 10.X WMI cmd track */
197static struct wmi_cmd_map wmi_10x_cmd_map = {
198 .init_cmdid = WMI_10X_INIT_CMDID,
199 .start_scan_cmdid = WMI_10X_START_SCAN_CMDID,
200 .stop_scan_cmdid = WMI_10X_STOP_SCAN_CMDID,
201 .scan_chan_list_cmdid = WMI_10X_SCAN_CHAN_LIST_CMDID,
34957b25 202 .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
b7e3adf9
BM		 203 .pdev_set_regdomain_cmdid = WMI_10X_PDEV_SET_REGDOMAIN_CMDID,
204 .pdev_set_channel_cmdid = WMI_10X_PDEV_SET_CHANNEL_CMDID,
205 .pdev_set_param_cmdid = WMI_10X_PDEV_SET_PARAM_CMDID,
206 .pdev_pktlog_enable_cmdid = WMI_10X_PDEV_PKTLOG_ENABLE_CMDID,
207 .pdev_pktlog_disable_cmdid = WMI_10X_PDEV_PKTLOG_DISABLE_CMDID,
208 .pdev_set_wmm_params_cmdid = WMI_10X_PDEV_SET_WMM_PARAMS_CMDID,
209 .pdev_set_ht_cap_ie_cmdid = WMI_10X_PDEV_SET_HT_CAP_IE_CMDID,
210 .pdev_set_vht_cap_ie_cmdid = WMI_10X_PDEV_SET_VHT_CAP_IE_CMDID,
211 .pdev_set_dscp_tid_map_cmdid = WMI_10X_PDEV_SET_DSCP_TID_MAP_CMDID,
212 .pdev_set_quiet_mode_cmdid = WMI_10X_PDEV_SET_QUIET_MODE_CMDID,
213 .pdev_green_ap_ps_enable_cmdid = WMI_10X_PDEV_GREEN_AP_PS_ENABLE_CMDID,
214 .pdev_get_tpc_config_cmdid = WMI_10X_PDEV_GET_TPC_CONFIG_CMDID,
215 .pdev_set_base_macaddr_cmdid = WMI_10X_PDEV_SET_BASE_MACADDR_CMDID,
216 .vdev_create_cmdid = WMI_10X_VDEV_CREATE_CMDID,
217 .vdev_delete_cmdid = WMI_10X_VDEV_DELETE_CMDID,
218 .vdev_start_request_cmdid = WMI_10X_VDEV_START_REQUEST_CMDID,
219 .vdev_restart_request_cmdid = WMI_10X_VDEV_RESTART_REQUEST_CMDID,
220 .vdev_up_cmdid = WMI_10X_VDEV_UP_CMDID,
221 .vdev_stop_cmdid = WMI_10X_VDEV_STOP_CMDID,
222 .vdev_down_cmdid = WMI_10X_VDEV_DOWN_CMDID,
223 .vdev_set_param_cmdid = WMI_10X_VDEV_SET_PARAM_CMDID,
224 .vdev_install_key_cmdid = WMI_10X_VDEV_INSTALL_KEY_CMDID,
225 .peer_create_cmdid = WMI_10X_PEER_CREATE_CMDID,
226 .peer_delete_cmdid = WMI_10X_PEER_DELETE_CMDID,
227 .peer_flush_tids_cmdid = WMI_10X_PEER_FLUSH_TIDS_CMDID,
228 .peer_set_param_cmdid = WMI_10X_PEER_SET_PARAM_CMDID,
229 .peer_assoc_cmdid = WMI_10X_PEER_ASSOC_CMDID,
230 .peer_add_wds_entry_cmdid = WMI_10X_PEER_ADD_WDS_ENTRY_CMDID,
231 .peer_remove_wds_entry_cmdid = WMI_10X_PEER_REMOVE_WDS_ENTRY_CMDID,
232 .peer_mcast_group_cmdid = WMI_10X_PEER_MCAST_GROUP_CMDID,
233 .bcn_tx_cmdid = WMI_10X_BCN_TX_CMDID,
234 .pdev_send_bcn_cmdid = WMI_10X_PDEV_SEND_BCN_CMDID,
34957b25 235 .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
b7e3adf9
BM		 236 .bcn_filter_rx_cmdid = WMI_10X_BCN_FILTER_RX_CMDID,
237 .prb_req_filter_rx_cmdid = WMI_10X_PRB_REQ_FILTER_RX_CMDID,
238 .mgmt_tx_cmdid = WMI_10X_MGMT_TX_CMDID,
34957b25 239 .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
b7e3adf9
BM		 240 .addba_clear_resp_cmdid = WMI_10X_ADDBA_CLEAR_RESP_CMDID,
241 .addba_send_cmdid = WMI_10X_ADDBA_SEND_CMDID,
242 .addba_status_cmdid = WMI_10X_ADDBA_STATUS_CMDID,
243 .delba_send_cmdid = WMI_10X_DELBA_SEND_CMDID,
244 .addba_set_resp_cmdid = WMI_10X_ADDBA_SET_RESP_CMDID,
245 .send_singleamsdu_cmdid = WMI_10X_SEND_SINGLEAMSDU_CMDID,
246 .sta_powersave_mode_cmdid = WMI_10X_STA_POWERSAVE_MODE_CMDID,
247 .sta_powersave_param_cmdid = WMI_10X_STA_POWERSAVE_PARAM_CMDID,
248 .sta_mimo_ps_mode_cmdid = WMI_10X_STA_MIMO_PS_MODE_CMDID,
249 .pdev_dfs_enable_cmdid = WMI_10X_PDEV_DFS_ENABLE_CMDID,
250 .pdev_dfs_disable_cmdid = WMI_10X_PDEV_DFS_DISABLE_CMDID,
251 .roam_scan_mode = WMI_10X_ROAM_SCAN_MODE,
252 .roam_scan_rssi_threshold = WMI_10X_ROAM_SCAN_RSSI_THRESHOLD,
253 .roam_scan_period = WMI_10X_ROAM_SCAN_PERIOD,
254 .roam_scan_rssi_change_threshold =
255 WMI_10X_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
256 .roam_ap_profile = WMI_10X_ROAM_AP_PROFILE,
257 .ofl_scan_add_ap_profile = WMI_10X_OFL_SCAN_ADD_AP_PROFILE,
258 .ofl_scan_remove_ap_profile = WMI_10X_OFL_SCAN_REMOVE_AP_PROFILE,
259 .ofl_scan_period = WMI_10X_OFL_SCAN_PERIOD,
260 .p2p_dev_set_device_info = WMI_10X_P2P_DEV_SET_DEVICE_INFO,
261 .p2p_dev_set_discoverability = WMI_10X_P2P_DEV_SET_DISCOVERABILITY,
262 .p2p_go_set_beacon_ie = WMI_10X_P2P_GO_SET_BEACON_IE,
263 .p2p_go_set_probe_resp_ie = WMI_10X_P2P_GO_SET_PROBE_RESP_IE,
34957b25 264 .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
542fb174 265 .ap_ps_peer_param_cmdid = WMI_10X_AP_PS_PEER_PARAM_CMDID,
34957b25 266 .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
b7e3adf9
BM		 267 .peer_rate_retry_sched_cmdid = WMI_10X_PEER_RATE_RETRY_SCHED_CMDID,
268 .wlan_profile_trigger_cmdid = WMI_10X_WLAN_PROFILE_TRIGGER_CMDID,
269 .wlan_profile_set_hist_intvl_cmdid =
270 WMI_10X_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
271 .wlan_profile_get_profile_data_cmdid =
272 WMI_10X_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
273 .wlan_profile_enable_profile_id_cmdid =
274 WMI_10X_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
275 .wlan_profile_list_profile_id_cmdid =
276 WMI_10X_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
277 .pdev_suspend_cmdid = WMI_10X_PDEV_SUSPEND_CMDID,
278 .pdev_resume_cmdid = WMI_10X_PDEV_RESUME_CMDID,
279 .add_bcn_filter_cmdid = WMI_10X_ADD_BCN_FILTER_CMDID,
280 .rmv_bcn_filter_cmdid = WMI_10X_RMV_BCN_FILTER_CMDID,
281 .wow_add_wake_pattern_cmdid = WMI_10X_WOW_ADD_WAKE_PATTERN_CMDID,
282 .wow_del_wake_pattern_cmdid = WMI_10X_WOW_DEL_WAKE_PATTERN_CMDID,
283 .wow_enable_disable_wake_event_cmdid =
284 WMI_10X_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
285 .wow_enable_cmdid = WMI_10X_WOW_ENABLE_CMDID,
286 .wow_hostwakeup_from_sleep_cmdid =
287 WMI_10X_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
288 .rtt_measreq_cmdid = WMI_10X_RTT_MEASREQ_CMDID,
289 .rtt_tsf_cmdid = WMI_10X_RTT_TSF_CMDID,
290 .vdev_spectral_scan_configure_cmdid =
291 WMI_10X_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
292 .vdev_spectral_scan_enable_cmdid =
293 WMI_10X_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
294 .request_stats_cmdid = WMI_10X_REQUEST_STATS_CMDID,
34957b25
BM		 295 .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
296 .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
297 .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
298 .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
299 .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
300 .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
301 .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
302 .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
303 .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
304 .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
305 .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
b7e3adf9
BM		 306 .echo_cmdid = WMI_10X_ECHO_CMDID,
307 .pdev_utf_cmdid = WMI_10X_PDEV_UTF_CMDID,
308 .dbglog_cfg_cmdid = WMI_10X_DBGLOG_CFG_CMDID,
309 .pdev_qvit_cmdid = WMI_10X_PDEV_QVIT_CMDID,
34957b25
BM		 310 .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
311 .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
312 .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
313 .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
b7e3adf9
BM		 314 .gpio_config_cmdid = WMI_10X_GPIO_CONFIG_CMDID,
315 .gpio_output_cmdid = WMI_10X_GPIO_OUTPUT_CMDID,
a57a6a27 316 .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
62f77f09 317 .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
772b4aee
RM		 318 .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
319 .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
320 .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
321 .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
322 .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
323 .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
324 .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
325 .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
326 .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
327 .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
328 .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
329 .nan_cmdid = WMI_CMD_UNSUPPORTED,
330 .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
331 .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
332 .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
333 .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
334 .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
335 .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
336 .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
337 .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
338 .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
339 .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
340 .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
341 .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
342 .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
343 .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
344 .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
345 .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
346 .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
347 .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
348 .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
349 .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
350 .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
351 .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
352 .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
353 .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
354 .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
355 .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
356 .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
357 .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
358 .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
359 .pdev_bss_chan_info_request_cmdid = WMI_CMD_UNSUPPORTED,
b7e3adf9 360};
ce42870e 361
4a16fbec
RM		 362/* 10.2.4 WMI cmd track */
363static struct wmi_cmd_map wmi_10_2_4_cmd_map = {
364 .init_cmdid = WMI_10_2_INIT_CMDID,
365 .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
366 .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
367 .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
368 .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
369 .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
370 .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
371 .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
372 .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
373 .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
374 .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
375 .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
376 .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
377 .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
378 .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
379 .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
380 .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
381 .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
382 .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
383 .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
384 .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
385 .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
386 .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
387 .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
388 .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
389 .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
390 .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
391 .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
392 .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
393 .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
394 .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
395 .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
396 .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
397 .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
398 .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
399 .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
400 .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
401 .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
402 .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
403 .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
404 .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
405 .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
406 .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
407 .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
408 .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
409 .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
410 .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
411 .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
412 .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
413 .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
414 .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
415 .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
416 .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
417 .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
418 .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
419 .roam_scan_rssi_change_threshold =
420 WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
421 .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
422 .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
423 .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
424 .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
425 .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
426 .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
427 .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
428 .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
429 .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
430 .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
431 .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
432 .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
433 .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
434 .wlan_profile_set_hist_intvl_cmdid =
435 WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
436 .wlan_profile_get_profile_data_cmdid =
437 WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
438 .wlan_profile_enable_profile_id_cmdid =
439 WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
440 .wlan_profile_list_profile_id_cmdid =
441 WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
442 .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
443 .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
444 .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
445 .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
446 .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
447 .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
448 .wow_enable_disable_wake_event_cmdid =
449 WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
450 .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
451 .wow_hostwakeup_from_sleep_cmdid =
452 WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
453 .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
454 .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
455 .vdev_spectral_scan_configure_cmdid =
456 WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
457 .vdev_spectral_scan_enable_cmdid =
458 WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
459 .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
460 .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
461 .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
462 .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
463 .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
464 .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
465 .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
466 .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
467 .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
468 .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
469 .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
470 .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
471 .echo_cmdid = WMI_10_2_ECHO_CMDID,
472 .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
473 .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
474 .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
475 .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
476 .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
477 .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
478 .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
479 .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
480 .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
a57a6a27 481 .pdev_get_temperature_cmdid = WMI_10_2_PDEV_GET_TEMPERATURE_CMDID,
62f77f09 482 .pdev_enable_adaptive_cca_cmdid = WMI_10_2_SET_CCA_PARAMS,
772b4aee
RM		 483 .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
484 .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
485 .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
486 .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
487 .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
488 .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
489 .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
490 .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
491 .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
492 .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
493 .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
494 .nan_cmdid = WMI_CMD_UNSUPPORTED,
495 .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
496 .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
497 .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
498 .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
499 .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
500 .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
501 .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
502 .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
503 .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
504 .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
505 .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
506 .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
507 .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
508 .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
509 .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
510 .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
511 .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
512 .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
513 .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
514 .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
515 .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
516 .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
517 .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
518 .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
519 .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
520 .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
521 .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
522 .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
523 .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
8a0b459e
RM		 524 .pdev_bss_chan_info_request_cmdid =
525 WMI_10_2_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,
4a16fbec
RM		 526};
527
2d491e69
RM		 528/* 10.4 WMI cmd track */
529static struct wmi_cmd_map wmi_10_4_cmd_map = {
530 .init_cmdid = WMI_10_4_INIT_CMDID,
531 .start_scan_cmdid = WMI_10_4_START_SCAN_CMDID,
532 .stop_scan_cmdid = WMI_10_4_STOP_SCAN_CMDID,
533 .scan_chan_list_cmdid = WMI_10_4_SCAN_CHAN_LIST_CMDID,
534 .scan_sch_prio_tbl_cmdid = WMI_10_4_SCAN_SCH_PRIO_TBL_CMDID,
535 .pdev_set_regdomain_cmdid = WMI_10_4_PDEV_SET_REGDOMAIN_CMDID,
536 .pdev_set_channel_cmdid = WMI_10_4_PDEV_SET_CHANNEL_CMDID,
537 .pdev_set_param_cmdid = WMI_10_4_PDEV_SET_PARAM_CMDID,
538 .pdev_pktlog_enable_cmdid = WMI_10_4_PDEV_PKTLOG_ENABLE_CMDID,
539 .pdev_pktlog_disable_cmdid = WMI_10_4_PDEV_PKTLOG_DISABLE_CMDID,
540 .pdev_set_wmm_params_cmdid = WMI_10_4_PDEV_SET_WMM_PARAMS_CMDID,
541 .pdev_set_ht_cap_ie_cmdid = WMI_10_4_PDEV_SET_HT_CAP_IE_CMDID,
542 .pdev_set_vht_cap_ie_cmdid = WMI_10_4_PDEV_SET_VHT_CAP_IE_CMDID,
543 .pdev_set_dscp_tid_map_cmdid = WMI_10_4_PDEV_SET_DSCP_TID_MAP_CMDID,
544 .pdev_set_quiet_mode_cmdid = WMI_10_4_PDEV_SET_QUIET_MODE_CMDID,
545 .pdev_green_ap_ps_enable_cmdid = WMI_10_4_PDEV_GREEN_AP_PS_ENABLE_CMDID,
546 .pdev_get_tpc_config_cmdid = WMI_10_4_PDEV_GET_TPC_CONFIG_CMDID,
547 .pdev_set_base_macaddr_cmdid = WMI_10_4_PDEV_SET_BASE_MACADDR_CMDID,
548 .vdev_create_cmdid = WMI_10_4_VDEV_CREATE_CMDID,
549 .vdev_delete_cmdid = WMI_10_4_VDEV_DELETE_CMDID,
550 .vdev_start_request_cmdid = WMI_10_4_VDEV_START_REQUEST_CMDID,
551 .vdev_restart_request_cmdid = WMI_10_4_VDEV_RESTART_REQUEST_CMDID,
552 .vdev_up_cmdid = WMI_10_4_VDEV_UP_CMDID,
553 .vdev_stop_cmdid = WMI_10_4_VDEV_STOP_CMDID,
554 .vdev_down_cmdid = WMI_10_4_VDEV_DOWN_CMDID,
555 .vdev_set_param_cmdid = WMI_10_4_VDEV_SET_PARAM_CMDID,
556 .vdev_install_key_cmdid = WMI_10_4_VDEV_INSTALL_KEY_CMDID,
557 .peer_create_cmdid = WMI_10_4_PEER_CREATE_CMDID,
558 .peer_delete_cmdid = WMI_10_4_PEER_DELETE_CMDID,
559 .peer_flush_tids_cmdid = WMI_10_4_PEER_FLUSH_TIDS_CMDID,
560 .peer_set_param_cmdid = WMI_10_4_PEER_SET_PARAM_CMDID,
561 .peer_assoc_cmdid = WMI_10_4_PEER_ASSOC_CMDID,
562 .peer_add_wds_entry_cmdid = WMI_10_4_PEER_ADD_WDS_ENTRY_CMDID,
563 .peer_remove_wds_entry_cmdid = WMI_10_4_PEER_REMOVE_WDS_ENTRY_CMDID,
564 .peer_mcast_group_cmdid = WMI_10_4_PEER_MCAST_GROUP_CMDID,
565 .bcn_tx_cmdid = WMI_10_4_BCN_TX_CMDID,
566 .pdev_send_bcn_cmdid = WMI_10_4_PDEV_SEND_BCN_CMDID,
567 .bcn_tmpl_cmdid = WMI_10_4_BCN_PRB_TMPL_CMDID,
568 .bcn_filter_rx_cmdid = WMI_10_4_BCN_FILTER_RX_CMDID,
569 .prb_req_filter_rx_cmdid = WMI_10_4_PRB_REQ_FILTER_RX_CMDID,
570 .mgmt_tx_cmdid = WMI_10_4_MGMT_TX_CMDID,
571 .prb_tmpl_cmdid = WMI_10_4_PRB_TMPL_CMDID,
572 .addba_clear_resp_cmdid = WMI_10_4_ADDBA_CLEAR_RESP_CMDID,
573 .addba_send_cmdid = WMI_10_4_ADDBA_SEND_CMDID,
574 .addba_status_cmdid = WMI_10_4_ADDBA_STATUS_CMDID,
575 .delba_send_cmdid = WMI_10_4_DELBA_SEND_CMDID,
576 .addba_set_resp_cmdid = WMI_10_4_ADDBA_SET_RESP_CMDID,
577 .send_singleamsdu_cmdid = WMI_10_4_SEND_SINGLEAMSDU_CMDID,
578 .sta_powersave_mode_cmdid = WMI_10_4_STA_POWERSAVE_MODE_CMDID,
579 .sta_powersave_param_cmdid = WMI_10_4_STA_POWERSAVE_PARAM_CMDID,
580 .sta_mimo_ps_mode_cmdid = WMI_10_4_STA_MIMO_PS_MODE_CMDID,
581 .pdev_dfs_enable_cmdid = WMI_10_4_PDEV_DFS_ENABLE_CMDID,
582 .pdev_dfs_disable_cmdid = WMI_10_4_PDEV_DFS_DISABLE_CMDID,
583 .roam_scan_mode = WMI_10_4_ROAM_SCAN_MODE,
584 .roam_scan_rssi_threshold = WMI_10_4_ROAM_SCAN_RSSI_THRESHOLD,
585 .roam_scan_period = WMI_10_4_ROAM_SCAN_PERIOD,
586 .roam_scan_rssi_change_threshold =
587 WMI_10_4_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
588 .roam_ap_profile = WMI_10_4_ROAM_AP_PROFILE,
589 .ofl_scan_add_ap_profile = WMI_10_4_OFL_SCAN_ADD_AP_PROFILE,
590 .ofl_scan_remove_ap_profile = WMI_10_4_OFL_SCAN_REMOVE_AP_PROFILE,
591 .ofl_scan_period = WMI_10_4_OFL_SCAN_PERIOD,
592 .p2p_dev_set_device_info = WMI_10_4_P2P_DEV_SET_DEVICE_INFO,
593 .p2p_dev_set_discoverability = WMI_10_4_P2P_DEV_SET_DISCOVERABILITY,
594 .p2p_go_set_beacon_ie = WMI_10_4_P2P_GO_SET_BEACON_IE,
595 .p2p_go_set_probe_resp_ie = WMI_10_4_P2P_GO_SET_PROBE_RESP_IE,
596 .p2p_set_vendor_ie_data_cmdid = WMI_10_4_P2P_SET_VENDOR_IE_DATA_CMDID,
597 .ap_ps_peer_param_cmdid = WMI_10_4_AP_PS_PEER_PARAM_CMDID,
598 .ap_ps_peer_uapsd_coex_cmdid = WMI_10_4_AP_PS_PEER_UAPSD_COEX_CMDID,
599 .peer_rate_retry_sched_cmdid = WMI_10_4_PEER_RATE_RETRY_SCHED_CMDID,
600 .wlan_profile_trigger_cmdid = WMI_10_4_WLAN_PROFILE_TRIGGER_CMDID,
601 .wlan_profile_set_hist_intvl_cmdid =
602 WMI_10_4_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
603 .wlan_profile_get_profile_data_cmdid =
604 WMI_10_4_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
605 .wlan_profile_enable_profile_id_cmdid =
606 WMI_10_4_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
607 .wlan_profile_list_profile_id_cmdid =
608 WMI_10_4_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
609 .pdev_suspend_cmdid = WMI_10_4_PDEV_SUSPEND_CMDID,
610 .pdev_resume_cmdid = WMI_10_4_PDEV_RESUME_CMDID,
611 .add_bcn_filter_cmdid = WMI_10_4_ADD_BCN_FILTER_CMDID,
612 .rmv_bcn_filter_cmdid = WMI_10_4_RMV_BCN_FILTER_CMDID,
613 .wow_add_wake_pattern_cmdid = WMI_10_4_WOW_ADD_WAKE_PATTERN_CMDID,
614 .wow_del_wake_pattern_cmdid = WMI_10_4_WOW_DEL_WAKE_PATTERN_CMDID,
615 .wow_enable_disable_wake_event_cmdid =
616 WMI_10_4_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
617 .wow_enable_cmdid = WMI_10_4_WOW_ENABLE_CMDID,
618 .wow_hostwakeup_from_sleep_cmdid =
619 WMI_10_4_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
620 .rtt_measreq_cmdid = WMI_10_4_RTT_MEASREQ_CMDID,
621 .rtt_tsf_cmdid = WMI_10_4_RTT_TSF_CMDID,
622 .vdev_spectral_scan_configure_cmdid =
623 WMI_10_4_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
624 .vdev_spectral_scan_enable_cmdid =
625 WMI_10_4_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
626 .request_stats_cmdid = WMI_10_4_REQUEST_STATS_CMDID,
627 .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
628 .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
629 .gtk_offload_cmdid = WMI_10_4_GTK_OFFLOAD_CMDID,
630 .csa_offload_enable_cmdid = WMI_10_4_CSA_OFFLOAD_ENABLE_CMDID,
631 .csa_offload_chanswitch_cmdid = WMI_10_4_CSA_OFFLOAD_CHANSWITCH_CMDID,
632 .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
633 .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
634 .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
635 .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
636 .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
637 .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
638 .echo_cmdid = WMI_10_4_ECHO_CMDID,
639 .pdev_utf_cmdid = WMI_10_4_PDEV_UTF_CMDID,
640 .dbglog_cfg_cmdid = WMI_10_4_DBGLOG_CFG_CMDID,
641 .pdev_qvit_cmdid = WMI_10_4_PDEV_QVIT_CMDID,
642 .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
643 .vdev_set_keepalive_cmdid = WMI_10_4_VDEV_SET_KEEPALIVE_CMDID,
644 .vdev_get_keepalive_cmdid = WMI_10_4_VDEV_GET_KEEPALIVE_CMDID,
645 .force_fw_hang_cmdid = WMI_10_4_FORCE_FW_HANG_CMDID,
646 .gpio_config_cmdid = WMI_10_4_GPIO_CONFIG_CMDID,
647 .gpio_output_cmdid = WMI_10_4_GPIO_OUTPUT_CMDID,
648 .pdev_get_temperature_cmdid = WMI_10_4_PDEV_GET_TEMPERATURE_CMDID,
649 .vdev_set_wmm_params_cmdid = WMI_CMD_UNSUPPORTED,
650 .tdls_set_state_cmdid = WMI_CMD_UNSUPPORTED,
651 .tdls_peer_update_cmdid = WMI_CMD_UNSUPPORTED,
652 .adaptive_qcs_cmdid = WMI_CMD_UNSUPPORTED,
653 .scan_update_request_cmdid = WMI_10_4_SCAN_UPDATE_REQUEST_CMDID,
654 .vdev_standby_response_cmdid = WMI_10_4_VDEV_STANDBY_RESPONSE_CMDID,
655 .vdev_resume_response_cmdid = WMI_10_4_VDEV_RESUME_RESPONSE_CMDID,
656 .wlan_peer_caching_add_peer_cmdid =
657 WMI_10_4_WLAN_PEER_CACHING_ADD_PEER_CMDID,
658 .wlan_peer_caching_evict_peer_cmdid =
659 WMI_10_4_WLAN_PEER_CACHING_EVICT_PEER_CMDID,
660 .wlan_peer_caching_restore_peer_cmdid =
661 WMI_10_4_WLAN_PEER_CACHING_RESTORE_PEER_CMDID,
662 .wlan_peer_caching_print_all_peers_info_cmdid =
663 WMI_10_4_WLAN_PEER_CACHING_PRINT_ALL_PEERS_INFO_CMDID,
664 .peer_update_wds_entry_cmdid = WMI_10_4_PEER_UPDATE_WDS_ENTRY_CMDID,
665 .peer_add_proxy_sta_entry_cmdid =
666 WMI_10_4_PEER_ADD_PROXY_STA_ENTRY_CMDID,
667 .rtt_keepalive_cmdid = WMI_10_4_RTT_KEEPALIVE_CMDID,
668 .oem_req_cmdid = WMI_10_4_OEM_REQ_CMDID,
669 .nan_cmdid = WMI_10_4_NAN_CMDID,
670 .vdev_ratemask_cmdid = WMI_10_4_VDEV_RATEMASK_CMDID,
671 .qboost_cfg_cmdid = WMI_10_4_QBOOST_CFG_CMDID,
672 .pdev_smart_ant_enable_cmdid = WMI_10_4_PDEV_SMART_ANT_ENABLE_CMDID,
673 .pdev_smart_ant_set_rx_antenna_cmdid =
674 WMI_10_4_PDEV_SMART_ANT_SET_RX_ANTENNA_CMDID,
675 .peer_smart_ant_set_tx_antenna_cmdid =
676 WMI_10_4_PEER_SMART_ANT_SET_TX_ANTENNA_CMDID,
677 .peer_smart_ant_set_train_info_cmdid =
678 WMI_10_4_PEER_SMART_ANT_SET_TRAIN_INFO_CMDID,
679 .peer_smart_ant_set_node_config_ops_cmdid =
680 WMI_10_4_PEER_SMART_ANT_SET_NODE_CONFIG_OPS_CMDID,
681 .pdev_set_antenna_switch_table_cmdid =
682 WMI_10_4_PDEV_SET_ANTENNA_SWITCH_TABLE_CMDID,
683 .pdev_set_ctl_table_cmdid = WMI_10_4_PDEV_SET_CTL_TABLE_CMDID,
684 .pdev_set_mimogain_table_cmdid = WMI_10_4_PDEV_SET_MIMOGAIN_TABLE_CMDID,
685 .pdev_ratepwr_table_cmdid = WMI_10_4_PDEV_RATEPWR_TABLE_CMDID,
686 .pdev_ratepwr_chainmsk_table_cmdid =
687 WMI_10_4_PDEV_RATEPWR_CHAINMSK_TABLE_CMDID,
688 .pdev_fips_cmdid = WMI_10_4_PDEV_FIPS_CMDID,
689 .tt_set_conf_cmdid = WMI_10_4_TT_SET_CONF_CMDID,
690 .fwtest_cmdid = WMI_10_4_FWTEST_CMDID,
691 .vdev_atf_request_cmdid = WMI_10_4_VDEV_ATF_REQUEST_CMDID,
692 .peer_atf_request_cmdid = WMI_10_4_PEER_ATF_REQUEST_CMDID,
693 .pdev_get_ani_cck_config_cmdid = WMI_10_4_PDEV_GET_ANI_CCK_CONFIG_CMDID,
694 .pdev_get_ani_ofdm_config_cmdid =
695 WMI_10_4_PDEV_GET_ANI_OFDM_CONFIG_CMDID,
696 .pdev_reserve_ast_entry_cmdid = WMI_10_4_PDEV_RESERVE_AST_ENTRY_CMDID,
697 .pdev_get_nfcal_power_cmdid = WMI_10_4_PDEV_GET_NFCAL_POWER_CMDID,
698 .pdev_get_tpc_cmdid = WMI_10_4_PDEV_GET_TPC_CMDID,
699 .pdev_get_ast_info_cmdid = WMI_10_4_PDEV_GET_AST_INFO_CMDID,
700 .vdev_set_dscp_tid_map_cmdid = WMI_10_4_VDEV_SET_DSCP_TID_MAP_CMDID,
701 .pdev_get_info_cmdid = WMI_10_4_PDEV_GET_INFO_CMDID,
702 .vdev_get_info_cmdid = WMI_10_4_VDEV_GET_INFO_CMDID,
703 .vdev_filter_neighbor_rx_packets_cmdid =
704 WMI_10_4_VDEV_FILTER_NEIGHBOR_RX_PACKETS_CMDID,
705 .mu_cal_start_cmdid = WMI_10_4_MU_CAL_START_CMDID,
706 .set_cca_params_cmdid = WMI_10_4_SET_CCA_PARAMS_CMDID,
707 .pdev_bss_chan_info_request_cmdid =
708 WMI_10_4_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,
47771902 709 .ext_resource_cfg_cmdid = WMI_10_4_EXT_RESOURCE_CFG_CMDID,
2d491e69
RM		 710};
711
6d1506e7
BM		 712/* MAIN WMI VDEV param map */
713static struct wmi_vdev_param_map wmi_vdev_param_map = {
714 .rts_threshold = WMI_VDEV_PARAM_RTS_THRESHOLD,
715 .fragmentation_threshold = WMI_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
716 .beacon_interval = WMI_VDEV_PARAM_BEACON_INTERVAL,
717 .listen_interval = WMI_VDEV_PARAM_LISTEN_INTERVAL,
718 .multicast_rate = WMI_VDEV_PARAM_MULTICAST_RATE,
719 .mgmt_tx_rate = WMI_VDEV_PARAM_MGMT_TX_RATE,
720 .slot_time = WMI_VDEV_PARAM_SLOT_TIME,
721 .preamble = WMI_VDEV_PARAM_PREAMBLE,
722 .swba_time = WMI_VDEV_PARAM_SWBA_TIME,
723 .wmi_vdev_stats_update_period = WMI_VDEV_STATS_UPDATE_PERIOD,
724 .wmi_vdev_pwrsave_ageout_time = WMI_VDEV_PWRSAVE_AGEOUT_TIME,
725 .wmi_vdev_host_swba_interval = WMI_VDEV_HOST_SWBA_INTERVAL,
726 .dtim_period = WMI_VDEV_PARAM_DTIM_PERIOD,
727 .wmi_vdev_oc_scheduler_air_time_limit =
728 WMI_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
729 .wds = WMI_VDEV_PARAM_WDS,
730 .atim_window = WMI_VDEV_PARAM_ATIM_WINDOW,
731 .bmiss_count_max = WMI_VDEV_PARAM_BMISS_COUNT_MAX,
732 .bmiss_first_bcnt = WMI_VDEV_PARAM_BMISS_FIRST_BCNT,
733 .bmiss_final_bcnt = WMI_VDEV_PARAM_BMISS_FINAL_BCNT,
734 .feature_wmm = WMI_VDEV_PARAM_FEATURE_WMM,
735 .chwidth = WMI_VDEV_PARAM_CHWIDTH,
736 .chextoffset = WMI_VDEV_PARAM_CHEXTOFFSET,
737 .disable_htprotection = WMI_VDEV_PARAM_DISABLE_HTPROTECTION,
738 .sta_quickkickout = WMI_VDEV_PARAM_STA_QUICKKICKOUT,
739 .mgmt_rate = WMI_VDEV_PARAM_MGMT_RATE,
740 .protection_mode = WMI_VDEV_PARAM_PROTECTION_MODE,
741 .fixed_rate = WMI_VDEV_PARAM_FIXED_RATE,
742 .sgi = WMI_VDEV_PARAM_SGI,
743 .ldpc = WMI_VDEV_PARAM_LDPC,
744 .tx_stbc = WMI_VDEV_PARAM_TX_STBC,
745 .rx_stbc = WMI_VDEV_PARAM_RX_STBC,
746 .intra_bss_fwd = WMI_VDEV_PARAM_INTRA_BSS_FWD,
747 .def_keyid = WMI_VDEV_PARAM_DEF_KEYID,
748 .nss = WMI_VDEV_PARAM_NSS,
749 .bcast_data_rate = WMI_VDEV_PARAM_BCAST_DATA_RATE,
750 .mcast_data_rate = WMI_VDEV_PARAM_MCAST_DATA_RATE,
751 .mcast_indicate = WMI_VDEV_PARAM_MCAST_INDICATE,
752 .dhcp_indicate = WMI_VDEV_PARAM_DHCP_INDICATE,
753 .unknown_dest_indicate = WMI_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
754 .ap_keepalive_min_idle_inactive_time_secs =
755 WMI_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
756 .ap_keepalive_max_idle_inactive_time_secs =
757 WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
758 .ap_keepalive_max_unresponsive_time_secs =
759 WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
760 .ap_enable_nawds = WMI_VDEV_PARAM_AP_ENABLE_NAWDS,
761 .mcast2ucast_set = WMI_VDEV_PARAM_UNSUPPORTED,
762 .enable_rtscts = WMI_VDEV_PARAM_ENABLE_RTSCTS,
763 .txbf = WMI_VDEV_PARAM_TXBF,
764 .packet_powersave = WMI_VDEV_PARAM_PACKET_POWERSAVE,
765 .drop_unencry = WMI_VDEV_PARAM_DROP_UNENCRY,
766 .tx_encap_type = WMI_VDEV_PARAM_TX_ENCAP_TYPE,
767 .ap_detect_out_of_sync_sleeping_sta_time_secs =
768 WMI_VDEV_PARAM_UNSUPPORTED,
93841a15
RM		 769 .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
770 .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
771 .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
772 .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
773 .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
774 .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
775 .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
776 .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
777 .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
778 .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
779 .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
780 .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
781 .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
782 .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
783 .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
784 .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
9f0b7e7d 785 .set_tsf = WMI_VDEV_PARAM_UNSUPPORTED,
6d1506e7
BM		 786};
787
788/* 10.X WMI VDEV param map */
789static struct wmi_vdev_param_map wmi_10x_vdev_param_map = {
790 .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
791 .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
792 .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
793 .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
794 .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
795 .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
796 .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
797 .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
798 .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
799 .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
800 .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
801 .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
802 .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
803 .wmi_vdev_oc_scheduler_air_time_limit =
804 WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
805 .wds = WMI_10X_VDEV_PARAM_WDS,
806 .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
807 .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
808 .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
809 .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
810 .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
811 .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
812 .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
813 .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
814 .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
815 .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
816 .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
817 .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
818 .sgi = WMI_10X_VDEV_PARAM_SGI,
819 .ldpc = WMI_10X_VDEV_PARAM_LDPC,
820 .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
821 .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
822 .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
823 .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
824 .nss = WMI_10X_VDEV_PARAM_NSS,
825 .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
826 .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
827 .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
828 .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
829 .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
830 .ap_keepalive_min_idle_inactive_time_secs =
831 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
832 .ap_keepalive_max_idle_inactive_time_secs =
833 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
834 .ap_keepalive_max_unresponsive_time_secs =
835 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
836 .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
837 .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
838 .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
839 .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
840 .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
841 .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
842 .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
843 .ap_detect_out_of_sync_sleeping_sta_time_secs =
844 WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
93841a15
RM		 845 .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
846 .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
847 .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
848 .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
849 .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
850 .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
851 .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
852 .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
853 .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
854 .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
855 .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
856 .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
857 .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
858 .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
859 .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
860 .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
9f0b7e7d 861 .set_tsf = WMI_VDEV_PARAM_UNSUPPORTED,
6d1506e7
BM		 862};
863
4a16fbec
RM		 864static struct wmi_vdev_param_map wmi_10_2_4_vdev_param_map = {
865 .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
866 .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
867 .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
868 .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
869 .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
870 .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
871 .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
872 .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
873 .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
874 .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
875 .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
876 .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
877 .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
878 .wmi_vdev_oc_scheduler_air_time_limit =
879 WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
880 .wds = WMI_10X_VDEV_PARAM_WDS,
881 .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
882 .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
883 .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
884 .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
885 .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
886 .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
887 .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
888 .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
889 .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
890 .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
891 .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
892 .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
893 .sgi = WMI_10X_VDEV_PARAM_SGI,
894 .ldpc = WMI_10X_VDEV_PARAM_LDPC,
895 .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
896 .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
897 .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
898 .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
899 .nss = WMI_10X_VDEV_PARAM_NSS,
900 .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
901 .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
902 .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
903 .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
904 .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
905 .ap_keepalive_min_idle_inactive_time_secs =
906 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
907 .ap_keepalive_max_idle_inactive_time_secs =
908 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
909 .ap_keepalive_max_unresponsive_time_secs =
910 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
911 .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
912 .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
913 .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
914 .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
915 .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
916 .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
917 .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
918 .ap_detect_out_of_sync_sleeping_sta_time_secs =
919 WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
93841a15
RM		 920 .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
921 .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
922 .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
923 .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
924 .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
925 .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
926 .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
927 .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
928 .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
929 .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
930 .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
931 .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
932 .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
933 .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
934 .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
935 .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
9f0b7e7d 936 .set_tsf = WMI_10X_VDEV_PARAM_TSF_INCREMENT,
93841a15
RM		 937};
938
939static struct wmi_vdev_param_map wmi_10_4_vdev_param_map = {
940 .rts_threshold = WMI_10_4_VDEV_PARAM_RTS_THRESHOLD,
941 .fragmentation_threshold = WMI_10_4_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
942 .beacon_interval = WMI_10_4_VDEV_PARAM_BEACON_INTERVAL,
943 .listen_interval = WMI_10_4_VDEV_PARAM_LISTEN_INTERVAL,
944 .multicast_rate = WMI_10_4_VDEV_PARAM_MULTICAST_RATE,
945 .mgmt_tx_rate = WMI_10_4_VDEV_PARAM_MGMT_TX_RATE,
946 .slot_time = WMI_10_4_VDEV_PARAM_SLOT_TIME,
947 .preamble = WMI_10_4_VDEV_PARAM_PREAMBLE,
948 .swba_time = WMI_10_4_VDEV_PARAM_SWBA_TIME,
949 .wmi_vdev_stats_update_period = WMI_10_4_VDEV_STATS_UPDATE_PERIOD,
950 .wmi_vdev_pwrsave_ageout_time = WMI_10_4_VDEV_PWRSAVE_AGEOUT_TIME,
951 .wmi_vdev_host_swba_interval = WMI_10_4_VDEV_HOST_SWBA_INTERVAL,
952 .dtim_period = WMI_10_4_VDEV_PARAM_DTIM_PERIOD,
953 .wmi_vdev_oc_scheduler_air_time_limit =
954 WMI_10_4_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
955 .wds = WMI_10_4_VDEV_PARAM_WDS,
956 .atim_window = WMI_10_4_VDEV_PARAM_ATIM_WINDOW,
957 .bmiss_count_max = WMI_10_4_VDEV_PARAM_BMISS_COUNT_MAX,
958 .bmiss_first_bcnt = WMI_10_4_VDEV_PARAM_BMISS_FIRST_BCNT,
959 .bmiss_final_bcnt = WMI_10_4_VDEV_PARAM_BMISS_FINAL_BCNT,
960 .feature_wmm = WMI_10_4_VDEV_PARAM_FEATURE_WMM,
961 .chwidth = WMI_10_4_VDEV_PARAM_CHWIDTH,
962 .chextoffset = WMI_10_4_VDEV_PARAM_CHEXTOFFSET,
963 .disable_htprotection = WMI_10_4_VDEV_PARAM_DISABLE_HTPROTECTION,
964 .sta_quickkickout = WMI_10_4_VDEV_PARAM_STA_QUICKKICKOUT,
965 .mgmt_rate = WMI_10_4_VDEV_PARAM_MGMT_RATE,
966 .protection_mode = WMI_10_4_VDEV_PARAM_PROTECTION_MODE,
967 .fixed_rate = WMI_10_4_VDEV_PARAM_FIXED_RATE,
968 .sgi = WMI_10_4_VDEV_PARAM_SGI,
969 .ldpc = WMI_10_4_VDEV_PARAM_LDPC,
970 .tx_stbc = WMI_10_4_VDEV_PARAM_TX_STBC,
971 .rx_stbc = WMI_10_4_VDEV_PARAM_RX_STBC,
972 .intra_bss_fwd = WMI_10_4_VDEV_PARAM_INTRA_BSS_FWD,
973 .def_keyid = WMI_10_4_VDEV_PARAM_DEF_KEYID,
974 .nss = WMI_10_4_VDEV_PARAM_NSS,
975 .bcast_data_rate = WMI_10_4_VDEV_PARAM_BCAST_DATA_RATE,
976 .mcast_data_rate = WMI_10_4_VDEV_PARAM_MCAST_DATA_RATE,
977 .mcast_indicate = WMI_10_4_VDEV_PARAM_MCAST_INDICATE,
978 .dhcp_indicate = WMI_10_4_VDEV_PARAM_DHCP_INDICATE,
979 .unknown_dest_indicate = WMI_10_4_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
980 .ap_keepalive_min_idle_inactive_time_secs =
981 WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
982 .ap_keepalive_max_idle_inactive_time_secs =
983 WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
984 .ap_keepalive_max_unresponsive_time_secs =
985 WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
986 .ap_enable_nawds = WMI_10_4_VDEV_PARAM_AP_ENABLE_NAWDS,
987 .mcast2ucast_set = WMI_10_4_VDEV_PARAM_MCAST2UCAST_SET,
988 .enable_rtscts = WMI_10_4_VDEV_PARAM_ENABLE_RTSCTS,
989 .txbf = WMI_10_4_VDEV_PARAM_TXBF,
990 .packet_powersave = WMI_10_4_VDEV_PARAM_PACKET_POWERSAVE,
991 .drop_unencry = WMI_10_4_VDEV_PARAM_DROP_UNENCRY,
992 .tx_encap_type = WMI_10_4_VDEV_PARAM_TX_ENCAP_TYPE,
993 .ap_detect_out_of_sync_sleeping_sta_time_secs =
994 WMI_10_4_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
995 .rc_num_retries = WMI_10_4_VDEV_PARAM_RC_NUM_RETRIES,
996 .cabq_maxdur = WMI_10_4_VDEV_PARAM_CABQ_MAXDUR,
997 .mfptest_set = WMI_10_4_VDEV_PARAM_MFPTEST_SET,
998 .rts_fixed_rate = WMI_10_4_VDEV_PARAM_RTS_FIXED_RATE,
999 .vht_sgimask = WMI_10_4_VDEV_PARAM_VHT_SGIMASK,
1000 .vht80_ratemask = WMI_10_4_VDEV_PARAM_VHT80_RATEMASK,
1001 .early_rx_adjust_enable = WMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_ENABLE,
1002 .early_rx_tgt_bmiss_num = WMI_10_4_VDEV_PARAM_EARLY_RX_TGT_BMISS_NUM,
1003 .early_rx_bmiss_sample_cycle =
1004 WMI_10_4_VDEV_PARAM_EARLY_RX_BMISS_SAMPLE_CYCLE,
1005 .early_rx_slop_step = WMI_10_4_VDEV_PARAM_EARLY_RX_SLOP_STEP,
1006 .early_rx_init_slop = WMI_10_4_VDEV_PARAM_EARLY_RX_INIT_SLOP,
1007 .early_rx_adjust_pause = WMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_PAUSE,
1008 .proxy_sta = WMI_10_4_VDEV_PARAM_PROXY_STA,
1009 .meru_vc = WMI_10_4_VDEV_PARAM_MERU_VC,
1010 .rx_decap_type = WMI_10_4_VDEV_PARAM_RX_DECAP_TYPE,
1011 .bw_nss_ratemask = WMI_10_4_VDEV_PARAM_BW_NSS_RATEMASK,
a606c0ee 1012 .set_tsf = WMI_10_4_VDEV_PARAM_TSF_INCREMENT,
4a16fbec
RM		 1013};
1014
226a339b
BM		 1015static struct wmi_pdev_param_map wmi_pdev_param_map = {
1016 .tx_chain_mask = WMI_PDEV_PARAM_TX_CHAIN_MASK,
1017 .rx_chain_mask = WMI_PDEV_PARAM_RX_CHAIN_MASK,
1018 .txpower_limit2g = WMI_PDEV_PARAM_TXPOWER_LIMIT2G,
1019 .txpower_limit5g = WMI_PDEV_PARAM_TXPOWER_LIMIT5G,
1020 .txpower_scale = WMI_PDEV_PARAM_TXPOWER_SCALE,
1021 .beacon_gen_mode = WMI_PDEV_PARAM_BEACON_GEN_MODE,
1022 .beacon_tx_mode = WMI_PDEV_PARAM_BEACON_TX_MODE,
1023 .resmgr_offchan_mode = WMI_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
1024 .protection_mode = WMI_PDEV_PARAM_PROTECTION_MODE,
1025 .dynamic_bw = WMI_PDEV_PARAM_DYNAMIC_BW,
1026 .non_agg_sw_retry_th = WMI_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
1027 .agg_sw_retry_th = WMI_PDEV_PARAM_AGG_SW_RETRY_TH,
1028 .sta_kickout_th = WMI_PDEV_PARAM_STA_KICKOUT_TH,
1029 .ac_aggrsize_scaling = WMI_PDEV_PARAM_AC_AGGRSIZE_SCALING,
1030 .ltr_enable = WMI_PDEV_PARAM_LTR_ENABLE,
1031 .ltr_ac_latency_be = WMI_PDEV_PARAM_LTR_AC_LATENCY_BE,
1032 .ltr_ac_latency_bk = WMI_PDEV_PARAM_LTR_AC_LATENCY_BK,
1033 .ltr_ac_latency_vi = WMI_PDEV_PARAM_LTR_AC_LATENCY_VI,
1034 .ltr_ac_latency_vo = WMI_PDEV_PARAM_LTR_AC_LATENCY_VO,
1035 .ltr_ac_latency_timeout = WMI_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
1036 .ltr_sleep_override = WMI_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
1037 .ltr_rx_override = WMI_PDEV_PARAM_LTR_RX_OVERRIDE,
1038 .ltr_tx_activity_timeout = WMI_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
1039 .l1ss_enable = WMI_PDEV_PARAM_L1SS_ENABLE,
1040 .dsleep_enable = WMI_PDEV_PARAM_DSLEEP_ENABLE,
1041 .pcielp_txbuf_flush = WMI_PDEV_PARAM_PCIELP_TXBUF_FLUSH,
1042 .pcielp_txbuf_watermark = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
1043 .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
1044 .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,
1045 .pdev_stats_update_period = WMI_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
1046 .vdev_stats_update_period = WMI_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
1047 .peer_stats_update_period = WMI_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
1048 .bcnflt_stats_update_period = WMI_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
1049 .pmf_qos = WMI_PDEV_PARAM_PMF_QOS,
1050 .arp_ac_override = WMI_PDEV_PARAM_ARP_AC_OVERRIDE,
226a339b
BM		 1051 .dcs = WMI_PDEV_PARAM_DCS,
1052 .ani_enable = WMI_PDEV_PARAM_ANI_ENABLE,
1053 .ani_poll_period = WMI_PDEV_PARAM_ANI_POLL_PERIOD,
1054 .ani_listen_period = WMI_PDEV_PARAM_ANI_LISTEN_PERIOD,
1055 .ani_ofdm_level = WMI_PDEV_PARAM_ANI_OFDM_LEVEL,
1056 .ani_cck_level = WMI_PDEV_PARAM_ANI_CCK_LEVEL,
1057 .dyntxchain = WMI_PDEV_PARAM_DYNTXCHAIN,
1058 .proxy_sta = WMI_PDEV_PARAM_PROXY_STA,
1059 .idle_ps_config = WMI_PDEV_PARAM_IDLE_PS_CONFIG,
1060 .power_gating_sleep = WMI_PDEV_PARAM_POWER_GATING_SLEEP,
1061 .fast_channel_reset = WMI_PDEV_PARAM_UNSUPPORTED,
1062 .burst_dur = WMI_PDEV_PARAM_UNSUPPORTED,
1063 .burst_enable = WMI_PDEV_PARAM_UNSUPPORTED,
a7bd3e99 1064 .cal_period = WMI_PDEV_PARAM_UNSUPPORTED,
d86561ff
RM		 1065 .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
1066 .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
1067 .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
1068 .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
1069 .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
1070 .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
1071 .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
1072 .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
1073 .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
1074 .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
1075 .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
1076 .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
1077 .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
1078 .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
1079 .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
1080 .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1081 .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1082 .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1083 .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1084 .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1085 .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1086 .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
1087 .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
1088 .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
1089 .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
1090 .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
1091 .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
1092 .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
1093 .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
1094 .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
1095 .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
1096 .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
1097 .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
1098 .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
1099 .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
1100 .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
1101 .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
1102 .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
1103 .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
1104 .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
1105 .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
1106 .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
39136248 1107 .enable_btcoex = WMI_PDEV_PARAM_UNSUPPORTED,
226a339b
BM		 1108};
1109
1110static struct wmi_pdev_param_map wmi_10x_pdev_param_map = {
1111 .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
1112 .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
1113 .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
1114 .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
1115 .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
1116 .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
1117 .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
1118 .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
1119 .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
1120 .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
1121 .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
1122 .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
1123 .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
1124 .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
1125 .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
1126 .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
1127 .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
1128 .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
1129 .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
1130 .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
1131 .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
1132 .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
1133 .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
1134 .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
1135 .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
1136 .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
1137 .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
1138 .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
1139 .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
1140 .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
1141 .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
1142 .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
1143 .bcnflt_stats_update_period =
1144 WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
1145 .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
ab6258ed 1146 .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
226a339b
BM		 1147 .dcs = WMI_10X_PDEV_PARAM_DCS,
1148 .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
1149 .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
1150 .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
1151 .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
1152 .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
1153 .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
1154 .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
1155 .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
1156 .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
1157 .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
1158 .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
1159 .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
a7bd3e99 1160 .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
d86561ff
RM		 1161 .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
1162 .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
1163 .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
1164 .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
1165 .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
1166 .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
1167 .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
1168 .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
1169 .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
1170 .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
1171 .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
1172 .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
1173 .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
1174 .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
1175 .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
1176 .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1177 .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1178 .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1179 .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1180 .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1181 .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1182 .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
1183 .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
1184 .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
1185 .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
1186 .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
1187 .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
1188 .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
1189 .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
1190 .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
1191 .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
1192 .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
1193 .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
1194 .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
1195 .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
1196 .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
1197 .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
1198 .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
1199 .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
1200 .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
1201 .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
1202 .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
39136248 1203 .enable_btcoex = WMI_PDEV_PARAM_UNSUPPORTED,
226a339b
BM		 1204};
1205
4a16fbec
RM		 1206static struct wmi_pdev_param_map wmi_10_2_4_pdev_param_map = {
1207 .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
1208 .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
1209 .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
1210 .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
1211 .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
1212 .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
1213 .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
1214 .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
1215 .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
1216 .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
1217 .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
1218 .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
1219 .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
1220 .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
1221 .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
1222 .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
1223 .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
1224 .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
1225 .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
1226 .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
1227 .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
1228 .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
1229 .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
1230 .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
1231 .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
1232 .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
1233 .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
1234 .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
1235 .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
1236 .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
1237 .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
1238 .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
1239 .bcnflt_stats_update_period =
1240 WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
1241 .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
1242 .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
1243 .dcs = WMI_10X_PDEV_PARAM_DCS,
1244 .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
1245 .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
1246 .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
1247 .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
1248 .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
1249 .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
1250 .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
1251 .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
1252 .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
1253 .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
1254 .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
1255 .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
1256 .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
d86561ff
RM		 1257 .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
1258 .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
1259 .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
1260 .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
1261 .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
1262 .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
1263 .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
1264 .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
1265 .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
1266 .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
1267 .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
1268 .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
1269 .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
1270 .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
1271 .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
1272 .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1273 .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1274 .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1275 .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1276 .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1277 .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
1278 .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
1279 .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
1280 .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
1281 .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
1282 .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
1283 .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
1284 .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
1285 .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
1286 .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
1287 .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
1288 .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
1289 .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
1290 .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
1291 .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
1292 .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
1293 .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
1294 .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
1295 .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
1296 .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
1297 .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
1298 .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
39136248 1299 .enable_btcoex = WMI_PDEV_PARAM_UNSUPPORTED,
4a16fbec
RM		 1300};
1301
24c88f78
MK		 1302/* firmware 10.2 specific mappings */
1303static struct wmi_cmd_map wmi_10_2_cmd_map = {
1304 .init_cmdid = WMI_10_2_INIT_CMDID,
1305 .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
1306 .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
1307 .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
1308 .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
1309 .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
1310 .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
1311 .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
1312 .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
1313 .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
1314 .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
1315 .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
1316 .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
1317 .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
1318 .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
1319 .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
1320 .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
1321 .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
1322 .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
1323 .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
1324 .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
1325 .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
1326 .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
1327 .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
1328 .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
1329 .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
1330 .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
1331 .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
1332 .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
1333 .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
1334 .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
1335 .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
1336 .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
1337 .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
1338 .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
1339 .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
1340 .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
1341 .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
1342 .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
1343 .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
1344 .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
1345 .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
1346 .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
1347 .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
1348 .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
1349 .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
1350 .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
1351 .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
1352 .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
1353 .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
1354 .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
1355 .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
1356 .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
1357 .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
1358 .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
1359 .roam_scan_rssi_change_threshold =
1360 WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
1361 .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
1362 .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
1363 .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
1364 .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
1365 .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
1366 .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
1367 .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
1368 .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
1369 .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
1370 .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
1371 .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
1372 .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
1373 .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
1374 .wlan_profile_set_hist_intvl_cmdid =
1375 WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
1376 .wlan_profile_get_profile_data_cmdid =
1377 WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
1378 .wlan_profile_enable_profile_id_cmdid =
1379 WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
1380 .wlan_profile_list_profile_id_cmdid =
1381 WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
1382 .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
1383 .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
1384 .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
1385 .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
1386 .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
1387 .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
1388 .wow_enable_disable_wake_event_cmdid =
1389 WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
1390 .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
1391 .wow_hostwakeup_from_sleep_cmdid =
1392 WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
1393 .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
1394 .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
1395 .vdev_spectral_scan_configure_cmdid =
1396 WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
1397 .vdev_spectral_scan_enable_cmdid =
1398 WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
1399 .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
1400 .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
1401 .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
1402 .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
1403 .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
1404 .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
1405 .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
1406 .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
1407 .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
1408 .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
1409 .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
1410 .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
1411 .echo_cmdid = WMI_10_2_ECHO_CMDID,
1412 .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
1413 .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
1414 .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
1415 .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
1416 .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
1417 .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
1418 .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
1419 .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
1420 .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
a57a6a27 1421 .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
62f77f09 1422 .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
772b4aee
RM		 1423 .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
1424 .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
1425 .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
1426 .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
1427 .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
1428 .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
1429 .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
1430 .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
1431 .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
1432 .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
1433 .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
1434 .nan_cmdid = WMI_CMD_UNSUPPORTED,
1435 .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
1436 .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
1437 .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
1438 .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
1439 .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
1440 .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
1441 .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
1442 .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
1443 .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
1444 .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
1445 .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
1446 .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
1447 .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
1448 .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
1449 .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
1450 .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
1451 .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
1452 .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
1453 .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
1454 .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
24c88f78
MK		 1455};
1456
d86561ff
RM		 1457static struct wmi_pdev_param_map wmi_10_4_pdev_param_map = {
1458 .tx_chain_mask = WMI_10_4_PDEV_PARAM_TX_CHAIN_MASK,
1459 .rx_chain_mask = WMI_10_4_PDEV_PARAM_RX_CHAIN_MASK,
1460 .txpower_limit2g = WMI_10_4_PDEV_PARAM_TXPOWER_LIMIT2G,
1461 .txpower_limit5g = WMI_10_4_PDEV_PARAM_TXPOWER_LIMIT5G,
1462 .txpower_scale = WMI_10_4_PDEV_PARAM_TXPOWER_SCALE,
1463 .beacon_gen_mode = WMI_10_4_PDEV_PARAM_BEACON_GEN_MODE,
1464 .beacon_tx_mode = WMI_10_4_PDEV_PARAM_BEACON_TX_MODE,
1465 .resmgr_offchan_mode = WMI_10_4_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
1466 .protection_mode = WMI_10_4_PDEV_PARAM_PROTECTION_MODE,
1467 .dynamic_bw = WMI_10_4_PDEV_PARAM_DYNAMIC_BW,
1468 .non_agg_sw_retry_th = WMI_10_4_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
1469 .agg_sw_retry_th = WMI_10_4_PDEV_PARAM_AGG_SW_RETRY_TH,
1470 .sta_kickout_th = WMI_10_4_PDEV_PARAM_STA_KICKOUT_TH,
1471 .ac_aggrsize_scaling = WMI_10_4_PDEV_PARAM_AC_AGGRSIZE_SCALING,
1472 .ltr_enable = WMI_10_4_PDEV_PARAM_LTR_ENABLE,
1473 .ltr_ac_latency_be = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BE,
1474 .ltr_ac_latency_bk = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BK,
1475 .ltr_ac_latency_vi = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VI,
1476 .ltr_ac_latency_vo = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VO,
1477 .ltr_ac_latency_timeout = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
1478 .ltr_sleep_override = WMI_10_4_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
1479 .ltr_rx_override = WMI_10_4_PDEV_PARAM_LTR_RX_OVERRIDE,
1480 .ltr_tx_activity_timeout = WMI_10_4_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
1481 .l1ss_enable = WMI_10_4_PDEV_PARAM_L1SS_ENABLE,
1482 .dsleep_enable = WMI_10_4_PDEV_PARAM_DSLEEP_ENABLE,
1483 .pcielp_txbuf_flush = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_FLUSH,
1484 .pcielp_txbuf_watermark = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_WATERMARK,
1485 .pcielp_txbuf_tmo_en = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
1486 .pcielp_txbuf_tmo_value = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,
1487 .pdev_stats_update_period =
1488 WMI_10_4_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
1489 .vdev_stats_update_period =
1490 WMI_10_4_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
1491 .peer_stats_update_period =
1492 WMI_10_4_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
1493 .bcnflt_stats_update_period =
1494 WMI_10_4_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
1495 .pmf_qos = WMI_10_4_PDEV_PARAM_PMF_QOS,
1496 .arp_ac_override = WMI_10_4_PDEV_PARAM_ARP_AC_OVERRIDE,
1497 .dcs = WMI_10_4_PDEV_PARAM_DCS,
1498 .ani_enable = WMI_10_4_PDEV_PARAM_ANI_ENABLE,
1499 .ani_poll_period = WMI_10_4_PDEV_PARAM_ANI_POLL_PERIOD,
1500 .ani_listen_period = WMI_10_4_PDEV_PARAM_ANI_LISTEN_PERIOD,
1501 .ani_ofdm_level = WMI_10_4_PDEV_PARAM_ANI_OFDM_LEVEL,
1502 .ani_cck_level = WMI_10_4_PDEV_PARAM_ANI_CCK_LEVEL,
1503 .dyntxchain = WMI_10_4_PDEV_PARAM_DYNTXCHAIN,
1504 .proxy_sta = WMI_10_4_PDEV_PARAM_PROXY_STA,
1505 .idle_ps_config = WMI_10_4_PDEV_PARAM_IDLE_PS_CONFIG,
1506 .power_gating_sleep = WMI_10_4_PDEV_PARAM_POWER_GATING_SLEEP,
1507 .fast_channel_reset = WMI_10_4_PDEV_PARAM_FAST_CHANNEL_RESET,
1508 .burst_dur = WMI_10_4_PDEV_PARAM_BURST_DUR,
1509 .burst_enable = WMI_10_4_PDEV_PARAM_BURST_ENABLE,
1510 .cal_period = WMI_10_4_PDEV_PARAM_CAL_PERIOD,
1511 .aggr_burst = WMI_10_4_PDEV_PARAM_AGGR_BURST,
1512 .rx_decap_mode = WMI_10_4_PDEV_PARAM_RX_DECAP_MODE,
1513 .smart_antenna_default_antenna =
1514 WMI_10_4_PDEV_PARAM_SMART_ANTENNA_DEFAULT_ANTENNA,
1515 .igmpmld_override = WMI_10_4_PDEV_PARAM_IGMPMLD_OVERRIDE,
1516 .igmpmld_tid = WMI_10_4_PDEV_PARAM_IGMPMLD_TID,
1517 .antenna_gain = WMI_10_4_PDEV_PARAM_ANTENNA_GAIN,
1518 .rx_filter = WMI_10_4_PDEV_PARAM_RX_FILTER,
1519 .set_mcast_to_ucast_tid = WMI_10_4_PDEV_SET_MCAST_TO_UCAST_TID,
1520 .proxy_sta_mode = WMI_10_4_PDEV_PARAM_PROXY_STA_MODE,
1521 .set_mcast2ucast_mode = WMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_MODE,
1522 .set_mcast2ucast_buffer = WMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_BUFFER,
1523 .remove_mcast2ucast_buffer =
1524 WMI_10_4_PDEV_PARAM_REMOVE_MCAST2UCAST_BUFFER,
1525 .peer_sta_ps_statechg_enable =
1526 WMI_10_4_PDEV_PEER_STA_PS_STATECHG_ENABLE,
1527 .igmpmld_ac_override = WMI_10_4_PDEV_PARAM_IGMPMLD_AC_OVERRIDE,
1528 .block_interbss = WMI_10_4_PDEV_PARAM_BLOCK_INTERBSS,
1529 .set_disable_reset_cmdid = WMI_10_4_PDEV_PARAM_SET_DISABLE_RESET_CMDID,
1530 .set_msdu_ttl_cmdid = WMI_10_4_PDEV_PARAM_SET_MSDU_TTL_CMDID,
1531 .set_ppdu_duration_cmdid = WMI_10_4_PDEV_PARAM_SET_PPDU_DURATION_CMDID,
1532 .txbf_sound_period_cmdid = WMI_10_4_PDEV_PARAM_TXBF_SOUND_PERIOD_CMDID,
1533 .set_promisc_mode_cmdid = WMI_10_4_PDEV_PARAM_SET_PROMISC_MODE_CMDID,
1534 .set_burst_mode_cmdid = WMI_10_4_PDEV_PARAM_SET_BURST_MODE_CMDID,
1535 .en_stats = WMI_10_4_PDEV_PARAM_EN_STATS,
1536 .mu_group_policy = WMI_10_4_PDEV_PARAM_MU_GROUP_POLICY,
1537 .noise_detection = WMI_10_4_PDEV_PARAM_NOISE_DETECTION,
1538 .noise_threshold = WMI_10_4_PDEV_PARAM_NOISE_THRESHOLD,
1539 .dpd_enable = WMI_10_4_PDEV_PARAM_DPD_ENABLE,
1540 .set_mcast_bcast_echo = WMI_10_4_PDEV_PARAM_SET_MCAST_BCAST_ECHO,
1541 .atf_strict_sch = WMI_10_4_PDEV_PARAM_ATF_STRICT_SCH,
1542 .atf_sched_duration = WMI_10_4_PDEV_PARAM_ATF_SCHED_DURATION,
1543 .ant_plzn = WMI_10_4_PDEV_PARAM_ANT_PLZN,
1544 .mgmt_retry_limit = WMI_10_4_PDEV_PARAM_MGMT_RETRY_LIMIT,
1545 .sensitivity_level = WMI_10_4_PDEV_PARAM_SENSITIVITY_LEVEL,
1546 .signed_txpower_2g = WMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_2G,
1547 .signed_txpower_5g = WMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_5G,
1548 .enable_per_tid_amsdu = WMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMSDU,
1549 .enable_per_tid_ampdu = WMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMPDU,
1550 .cca_threshold = WMI_10_4_PDEV_PARAM_CCA_THRESHOLD,
1551 .rts_fixed_rate = WMI_10_4_PDEV_PARAM_RTS_FIXED_RATE,
1552 .pdev_reset = WMI_10_4_PDEV_PARAM_PDEV_RESET,
1553 .wapi_mbssid_offset = WMI_10_4_PDEV_PARAM_WAPI_MBSSID_OFFSET,
1554 .arp_srcaddr = WMI_10_4_PDEV_PARAM_ARP_SRCADDR,
1555 .arp_dstaddr = WMI_10_4_PDEV_PARAM_ARP_DSTADDR,
39136248 1556 .enable_btcoex = WMI_10_4_PDEV_PARAM_ENABLE_BTCOEX,
d86561ff
RM		 1557};
1558
3fab30f7
T		 1559static const struct wmi_peer_flags_map wmi_peer_flags_map = {
1560 .auth = WMI_PEER_AUTH,
1561 .qos = WMI_PEER_QOS,
1562 .need_ptk_4_way = WMI_PEER_NEED_PTK_4_WAY,
1563 .need_gtk_2_way = WMI_PEER_NEED_GTK_2_WAY,
1564 .apsd = WMI_PEER_APSD,
1565 .ht = WMI_PEER_HT,
1566 .bw40 = WMI_PEER_40MHZ,
1567 .stbc = WMI_PEER_STBC,
1568 .ldbc = WMI_PEER_LDPC,
1569 .dyn_mimops = WMI_PEER_DYN_MIMOPS,
1570 .static_mimops = WMI_PEER_STATIC_MIMOPS,
1571 .spatial_mux = WMI_PEER_SPATIAL_MUX,
1572 .vht = WMI_PEER_VHT,
1573 .bw80 = WMI_PEER_80MHZ,
1574 .vht_2g = WMI_PEER_VHT_2G,
1575 .pmf = WMI_PEER_PMF,
1576};
1577
1578static const struct wmi_peer_flags_map wmi_10x_peer_flags_map = {
1579 .auth = WMI_10X_PEER_AUTH,
1580 .qos = WMI_10X_PEER_QOS,
1581 .need_ptk_4_way = WMI_10X_PEER_NEED_PTK_4_WAY,
1582 .need_gtk_2_way = WMI_10X_PEER_NEED_GTK_2_WAY,
1583 .apsd = WMI_10X_PEER_APSD,
1584 .ht = WMI_10X_PEER_HT,
1585 .bw40 = WMI_10X_PEER_40MHZ,
1586 .stbc = WMI_10X_PEER_STBC,
1587 .ldbc = WMI_10X_PEER_LDPC,
1588 .dyn_mimops = WMI_10X_PEER_DYN_MIMOPS,
1589 .static_mimops = WMI_10X_PEER_STATIC_MIMOPS,
1590 .spatial_mux = WMI_10X_PEER_SPATIAL_MUX,
1591 .vht = WMI_10X_PEER_VHT,
1592 .bw80 = WMI_10X_PEER_80MHZ,
1593};
1594
1595static const struct wmi_peer_flags_map wmi_10_2_peer_flags_map = {
1596 .auth = WMI_10_2_PEER_AUTH,
1597 .qos = WMI_10_2_PEER_QOS,
1598 .need_ptk_4_way = WMI_10_2_PEER_NEED_PTK_4_WAY,
1599 .need_gtk_2_way = WMI_10_2_PEER_NEED_GTK_2_WAY,
1600 .apsd = WMI_10_2_PEER_APSD,
1601 .ht = WMI_10_2_PEER_HT,
1602 .bw40 = WMI_10_2_PEER_40MHZ,
1603 .stbc = WMI_10_2_PEER_STBC,
1604 .ldbc = WMI_10_2_PEER_LDPC,
1605 .dyn_mimops = WMI_10_2_PEER_DYN_MIMOPS,
1606 .static_mimops = WMI_10_2_PEER_STATIC_MIMOPS,
1607 .spatial_mux = WMI_10_2_PEER_SPATIAL_MUX,
1608 .vht = WMI_10_2_PEER_VHT,
1609 .bw80 = WMI_10_2_PEER_80MHZ,
1610 .vht_2g = WMI_10_2_PEER_VHT_2G,
1611 .pmf = WMI_10_2_PEER_PMF,
1612};
1613
0226d602
MK		 1614void ath10k_wmi_put_wmi_channel(struct wmi_channel *ch,
1615 const struct wmi_channel_arg *arg)
2d66721c
MK		 1616{
1617 u32 flags = 0;
1618
1619 memset(ch, 0, sizeof(*ch));
1620
1621 if (arg->passive)
1622 flags |= WMI_CHAN_FLAG_PASSIVE;
1623 if (arg->allow_ibss)
1624 flags |= WMI_CHAN_FLAG_ADHOC_ALLOWED;
1625 if (arg->allow_ht)
1626 flags |= WMI_CHAN_FLAG_ALLOW_HT;
1627 if (arg->allow_vht)
1628 flags |= WMI_CHAN_FLAG_ALLOW_VHT;
1629 if (arg->ht40plus)
1630 flags |= WMI_CHAN_FLAG_HT40_PLUS;
1631 if (arg->chan_radar)
1632 flags |= WMI_CHAN_FLAG_DFS;
1633
1634 ch->mhz = __cpu_to_le32(arg->freq);
1635 ch->band_center_freq1 = __cpu_to_le32(arg->band_center_freq1);
1636 ch->band_center_freq2 = 0;
1637 ch->min_power = arg->min_power;
1638 ch->max_power = arg->max_power;
1639 ch->reg_power = arg->max_reg_power;
1640 ch->antenna_max = arg->max_antenna_gain;
513527c8 1641 ch->max_tx_power = arg->max_power;
2d66721c
MK		 1642
1643 /* mode & flags share storage */
1644 ch->mode = arg->mode;
1645 ch->flags |= __cpu_to_le32(flags);
1646}
1647
5e3dd157
KV		 1648int ath10k_wmi_wait_for_service_ready(struct ath10k *ar)
1649{
9eea5689 1650 unsigned long time_left;
af762c0b 1651
9eea5689
NMG		 1652 time_left = wait_for_completion_timeout(&ar->wmi.service_ready,
1653 WMI_SERVICE_READY_TIMEOUT_HZ);
1654 if (!time_left)
1655 return -ETIMEDOUT;
1656 return 0;
5e3dd157
KV		 1657}
1658
1659int ath10k_wmi_wait_for_unified_ready(struct ath10k *ar)
1660{
9eea5689 1661 unsigned long time_left;
af762c0b 1662
9eea5689
NMG		 1663 time_left = wait_for_completion_timeout(&ar->wmi.unified_ready,
1664 WMI_UNIFIED_READY_TIMEOUT_HZ);
1665 if (!time_left)
1666 return -ETIMEDOUT;
1667 return 0;
5e3dd157
KV		 1668}
1669
666a73f3 1670struct sk_buff *ath10k_wmi_alloc_skb(struct ath10k *ar, u32 len)
5e3dd157
KV		 1671{
1672 struct sk_buff *skb;
1673 u32 round_len = roundup(len, 4);
1674
7aa7a72a 1675 skb = ath10k_htc_alloc_skb(ar, WMI_SKB_HEADROOM + round_len);
5e3dd157
KV		 1676 if (!skb)
1677 return NULL;
1678
1679 skb_reserve(skb, WMI_SKB_HEADROOM);
1680 if (!IS_ALIGNED((unsigned long)skb->data, 4))
7aa7a72a 1681 ath10k_warn(ar, "Unaligned WMI skb\n");
5e3dd157
KV		 1682
1683 skb_put(skb, round_len);
1684 memset(skb->data, 0, round_len);
1685
1686 return skb;
1687}
1688
1689static void ath10k_wmi_htc_tx_complete(struct ath10k *ar, struct sk_buff *skb)
1690{
1691 dev_kfree_skb(skb);
5e3dd157
KV		 1692}
1693
d7579d12
MK		 1694int ath10k_wmi_cmd_send_nowait(struct ath10k *ar, struct sk_buff *skb,
1695 u32 cmd_id)
5e3dd157
KV		 1696{
1697 struct ath10k_skb_cb *skb_cb = ATH10K_SKB_CB(skb);
1698 struct wmi_cmd_hdr *cmd_hdr;
be8b3943 1699 int ret;
5e3dd157
KV		 1700 u32 cmd = 0;
1701
1702 if (skb_push(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
1703 return -ENOMEM;
1704
1705 cmd |= SM(cmd_id, WMI_CMD_HDR_CMD_ID);
1706
1707 cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
1708 cmd_hdr->cmd_id = __cpu_to_le32(cmd);
1709
5e3dd157 1710 memset(skb_cb, 0, sizeof(*skb_cb));
be8b3943 1711 ret = ath10k_htc_send(&ar->htc, ar->wmi.eid, skb);
d35a6c18 1712 trace_ath10k_wmi_cmd(ar, cmd_id, skb->data, skb->len, ret);
5e3dd157 1713
be8b3943
MK		 1714 if (ret)
1715 goto err_pull;
5e3dd157 1716
be8b3943
MK		 1717 return 0;
1718
1719err_pull:
1720 skb_pull(skb, sizeof(struct wmi_cmd_hdr));
1721 return ret;
1722}
1723
ed54388a
MK		 1724static void ath10k_wmi_tx_beacon_nowait(struct ath10k_vif *arvif)
1725{
af21319f 1726 struct ath10k *ar = arvif->ar;
9ad50182 1727 struct ath10k_skb_cb *cb;
af21319f 1728 struct sk_buff *bcn;
66b8a010
MK		 1729 bool dtim_zero;
1730 bool deliver_cab;
ed54388a
MK		 1731 int ret;
1732
af21319f 1733 spin_lock_bh(&ar->data_lock);
ed54388a 1734
af21319f 1735 bcn = arvif->beacon;
ed54388a 1736
af21319f
MK		 1737 if (!bcn)
1738 goto unlock;
ed54388a 1739
9ad50182 1740 cb = ATH10K_SKB_CB(bcn);
ed54388a 1741
af21319f
MK		 1742 switch (arvif->beacon_state) {
1743 case ATH10K_BEACON_SENDING:
1744 case ATH10K_BEACON_SENT:
1745 break;
1746 case ATH10K_BEACON_SCHEDULED:
1747 arvif->beacon_state = ATH10K_BEACON_SENDING;
1748 spin_unlock_bh(&ar->data_lock);
1749
66b8a010
MK		 1750 dtim_zero = !!(cb->flags & ATH10K_SKB_F_DTIM_ZERO);
1751 deliver_cab = !!(cb->flags & ATH10K_SKB_F_DELIVER_CAB);
af21319f
MK		 1752 ret = ath10k_wmi_beacon_send_ref_nowait(arvif->ar,
1753 arvif->vdev_id,
1754 bcn->data, bcn->len,
1755 cb->paddr,
66b8a010
MK		 1756 dtim_zero,
1757 deliver_cab);
af21319f
MK		 1758
1759 spin_lock_bh(&ar->data_lock);
1760
1761 if (ret == 0)
1762 arvif->beacon_state = ATH10K_BEACON_SENT;
1763 else
1764 arvif->beacon_state = ATH10K_BEACON_SCHEDULED;
1765 }
ed54388a 1766
af21319f
MK		 1767unlock:
1768 spin_unlock_bh(&ar->data_lock);
ed54388a
MK		 1769}
1770
1771static void ath10k_wmi_tx_beacons_iter(void *data, u8 *mac,
1772 struct ieee80211_vif *vif)
1773{
1774 struct ath10k_vif *arvif = ath10k_vif_to_arvif(vif);
1775
1776 ath10k_wmi_tx_beacon_nowait(arvif);
1777}
1778
1779static void ath10k_wmi_tx_beacons_nowait(struct ath10k *ar)
1780{
ed54388a
MK		 1781 ieee80211_iterate_active_interfaces_atomic(ar->hw,
1782 IEEE80211_IFACE_ITER_NORMAL,
1783 ath10k_wmi_tx_beacons_iter,
1784 NULL);
ed54388a
MK		 1785}
1786
12acbc43 1787static void ath10k_wmi_op_ep_tx_credits(struct ath10k *ar)
be8b3943 1788{
ed54388a
MK		 1789 /* try to send pending beacons first. they take priority */
1790 ath10k_wmi_tx_beacons_nowait(ar);
1791
be8b3943
MK		 1792 wake_up(&ar->wmi.tx_credits_wq);
1793}
1794
666a73f3 1795int ath10k_wmi_cmd_send(struct ath10k *ar, struct sk_buff *skb, u32 cmd_id)
be8b3943 1796{
34957b25 1797 int ret = -EOPNOTSUPP;
be8b3943 1798
56b84287
KV		 1799 might_sleep();
1800
34957b25 1801 if (cmd_id == WMI_CMD_UNSUPPORTED) {
7aa7a72a 1802 ath10k_warn(ar, "wmi command %d is not supported by firmware\n",
55321559
BM		 1803 cmd_id);
1804 return ret;
1805 }
be8b3943
MK		 1806
1807 wait_event_timeout(ar->wmi.tx_credits_wq, ({
ed54388a
MK		 1808 /* try to send pending beacons first. they take priority */
1809 ath10k_wmi_tx_beacons_nowait(ar);
1810
be8b3943 1811 ret = ath10k_wmi_cmd_send_nowait(ar, skb, cmd_id);
7962b0d8
MK		 1812
1813 if (ret && test_bit(ATH10K_FLAG_CRASH_FLUSH, &ar->dev_flags))
1814 ret = -ESHUTDOWN;
1815
be8b3943 1816 (ret != -EAGAIN);
14e105cd 1817 }), 3 * HZ);
be8b3943
MK		 1818
1819 if (ret)
5e3dd157 1820 dev_kfree_skb_any(skb);
5e3dd157 1821
be8b3943 1822 return ret;
5e3dd157
KV		 1823}
1824
d7579d12
MK		 1825static struct sk_buff *
1826ath10k_wmi_op_gen_mgmt_tx(struct ath10k *ar, struct sk_buff *msdu)
5e00d31a 1827{
609db229 1828 struct ath10k_skb_cb *cb = ATH10K_SKB_CB(msdu);
a66cd733 1829 struct ath10k_vif *arvif;
5e00d31a
BM		 1830 struct wmi_mgmt_tx_cmd *cmd;
1831 struct ieee80211_hdr *hdr;
d7579d12 1832 struct sk_buff *skb;
5e00d31a 1833 int len;
609db229 1834 u32 vdev_id;
d7579d12 1835 u32 buf_len = msdu->len;
5e00d31a
BM		 1836 u16 fc;
1837
d7579d12 1838 hdr = (struct ieee80211_hdr *)msdu->data;
5e00d31a
BM		 1839 fc = le16_to_cpu(hdr->frame_control);
1840
a66cd733
BC		 1841 if (cb->vif) {
1842 arvif = (void *)cb->vif->drv_priv;
609db229 1843 vdev_id = arvif->vdev_id;
a66cd733 1844 } else {
609db229 1845 vdev_id = 0;
a66cd733 1846 }
609db229 1847
5e00d31a 1848 if (WARN_ON_ONCE(!ieee80211_is_mgmt(hdr->frame_control)))
d7579d12 1849 return ERR_PTR(-EINVAL);
5e00d31a 1850
d7579d12 1851 len = sizeof(cmd->hdr) + msdu->len;
eeab266c
MK		 1852
1853 if ((ieee80211_is_action(hdr->frame_control) ||
1854 ieee80211_is_deauth(hdr->frame_control) ||
1855 ieee80211_is_disassoc(hdr->frame_control)) &&
1856 ieee80211_has_protected(hdr->frame_control)) {
1857 len += IEEE80211_CCMP_MIC_LEN;
1858 buf_len += IEEE80211_CCMP_MIC_LEN;
1859 }
1860
5e00d31a
BM		 1861 len = round_up(len, 4);
1862
d7579d12
MK		 1863 skb = ath10k_wmi_alloc_skb(ar, len);
1864 if (!skb)
1865 return ERR_PTR(-ENOMEM);
5e00d31a 1866
d7579d12 1867 cmd = (struct wmi_mgmt_tx_cmd *)skb->data;
5e00d31a 1868
609db229 1869 cmd->hdr.vdev_id = __cpu_to_le32(vdev_id);
5e00d31a
BM		 1870 cmd->hdr.tx_rate = 0;
1871 cmd->hdr.tx_power = 0;
eeab266c 1872 cmd->hdr.buf_len = __cpu_to_le32(buf_len);
5e00d31a 1873
b25f32cb 1874 ether_addr_copy(cmd->hdr.peer_macaddr.addr, ieee80211_get_DA(hdr));
d7579d12 1875 memcpy(cmd->buf, msdu->data, msdu->len);
5e00d31a 1876
7aa7a72a 1877 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi mgmt tx skb %p len %d ftype %02x stype %02x\n",
d7579d12 1878 msdu, skb->len, fc & IEEE80211_FCTL_FTYPE,
5e00d31a 1879 fc & IEEE80211_FCTL_STYPE);
5ce8e7fd
RM		 1880 trace_ath10k_tx_hdr(ar, skb->data, skb->len);
1881 trace_ath10k_tx_payload(ar, skb->data, skb->len);
5e00d31a 1882
d7579d12 1883 return skb;
5e00d31a
BM		 1884}
1885
5c81c7fd
MK		 1886static void ath10k_wmi_event_scan_started(struct ath10k *ar)
1887{
1888 lockdep_assert_held(&ar->data_lock);
1889
1890 switch (ar->scan.state) {
1891 case ATH10K_SCAN_IDLE:
1892 case ATH10K_SCAN_RUNNING:
1893 case ATH10K_SCAN_ABORTING:
7aa7a72a 1894 ath10k_warn(ar, "received scan started event in an invalid scan state: %s (%d)\n",
5c81c7fd
MK		 1895 ath10k_scan_state_str(ar->scan.state),
1896 ar->scan.state);
1897 break;
1898 case ATH10K_SCAN_STARTING:
1899 ar->scan.state = ATH10K_SCAN_RUNNING;
1900
1901 if (ar->scan.is_roc)
1902 ieee80211_ready_on_channel(ar->hw);
1903
1904 complete(&ar->scan.started);
1905 break;
1906 }
1907}
1908
2f9eec0b
BG		 1909static void ath10k_wmi_event_scan_start_failed(struct ath10k *ar)
1910{
1911 lockdep_assert_held(&ar->data_lock);
1912
1913 switch (ar->scan.state) {
1914 case ATH10K_SCAN_IDLE:
1915 case ATH10K_SCAN_RUNNING:
1916 case ATH10K_SCAN_ABORTING:
1917 ath10k_warn(ar, "received scan start failed event in an invalid scan state: %s (%d)\n",
1918 ath10k_scan_state_str(ar->scan.state),
1919 ar->scan.state);
1920 break;
1921 case ATH10K_SCAN_STARTING:
1922 complete(&ar->scan.started);
1923 __ath10k_scan_finish(ar);
1924 break;
1925 }
1926}
1927
5c81c7fd
MK		 1928static void ath10k_wmi_event_scan_completed(struct ath10k *ar)
1929{
1930 lockdep_assert_held(&ar->data_lock);
1931
1932 switch (ar->scan.state) {
1933 case ATH10K_SCAN_IDLE:
1934 case ATH10K_SCAN_STARTING:
1935 /* One suspected reason scan can be completed while starting is
1936 * if firmware fails to deliver all scan events to the host,
1937 * e.g. when transport pipe is full. This has been observed
1938 * with spectral scan phyerr events starving wmi transport
1939 * pipe. In such case the "scan completed" event should be (and
1940 * is) ignored by the host as it may be just firmware's scan
1941 * state machine recovering.
1942 */
7aa7a72a 1943 ath10k_warn(ar, "received scan completed event in an invalid scan state: %s (%d)\n",
5c81c7fd
MK		 1944 ath10k_scan_state_str(ar->scan.state),
1945 ar->scan.state);
1946 break;
1947 case ATH10K_SCAN_RUNNING:
1948 case ATH10K_SCAN_ABORTING:
1949 __ath10k_scan_finish(ar);
1950 break;
1951 }
1952}
1953
1954static void ath10k_wmi_event_scan_bss_chan(struct ath10k *ar)
1955{
1956 lockdep_assert_held(&ar->data_lock);
1957
1958 switch (ar->scan.state) {
1959 case ATH10K_SCAN_IDLE:
1960 case ATH10K_SCAN_STARTING:
7aa7a72a 1961 ath10k_warn(ar, "received scan bss chan event in an invalid scan state: %s (%d)\n",
5c81c7fd
MK		 1962 ath10k_scan_state_str(ar->scan.state),
1963 ar->scan.state);
1964 break;
1965 case ATH10K_SCAN_RUNNING:
1966 case ATH10K_SCAN_ABORTING:
1967 ar->scan_channel = NULL;
1968 break;
1969 }
1970}
1971
1972static void ath10k_wmi_event_scan_foreign_chan(struct ath10k *ar, u32 freq)
1973{
1974 lockdep_assert_held(&ar->data_lock);
1975
1976 switch (ar->scan.state) {
1977 case ATH10K_SCAN_IDLE:
1978 case ATH10K_SCAN_STARTING:
7aa7a72a 1979 ath10k_warn(ar, "received scan foreign chan event in an invalid scan state: %s (%d)\n",
5c81c7fd
MK		 1980 ath10k_scan_state_str(ar->scan.state),
1981 ar->scan.state);
1982 break;
1983 case ATH10K_SCAN_RUNNING:
1984 case ATH10K_SCAN_ABORTING:
1985 ar->scan_channel = ieee80211_get_channel(ar->hw->wiphy, freq);
1986
1987 if (ar->scan.is_roc && ar->scan.roc_freq == freq)
1988 complete(&ar->scan.on_channel);
1989 break;
1990 }
1991}
1992
9ff8b724
MK		 1993static const char *
1994ath10k_wmi_event_scan_type_str(enum wmi_scan_event_type type,
1995 enum wmi_scan_completion_reason reason)
1996{
1997 switch (type) {
1998 case WMI_SCAN_EVENT_STARTED:
1999 return "started";
2000 case WMI_SCAN_EVENT_COMPLETED:
2001 switch (reason) {
2002 case WMI_SCAN_REASON_COMPLETED:
2003 return "completed";
2004 case WMI_SCAN_REASON_CANCELLED:
2005 return "completed [cancelled]";
2006 case WMI_SCAN_REASON_PREEMPTED:
2007 return "completed [preempted]";
2008 case WMI_SCAN_REASON_TIMEDOUT:
2009 return "completed [timedout]";
b2297baa
RM		 2010 case WMI_SCAN_REASON_INTERNAL_FAILURE:
2011 return "completed [internal err]";
9ff8b724
MK		 2012 case WMI_SCAN_REASON_MAX:
2013 break;
2014 }
2015 return "completed [unknown]";
2016 case WMI_SCAN_EVENT_BSS_CHANNEL:
2017 return "bss channel";
2018 case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
2019 return "foreign channel";
2020 case WMI_SCAN_EVENT_DEQUEUED:
2021 return "dequeued";
2022 case WMI_SCAN_EVENT_PREEMPTED:
2023 return "preempted";
2024 case WMI_SCAN_EVENT_START_FAILED:
2025 return "start failed";
b2297baa
RM		 2026 case WMI_SCAN_EVENT_RESTARTED:
2027 return "restarted";
2028 case WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT:
2029 return "foreign channel exit";
9ff8b724
MK		 2030 default:
2031 return "unknown";
2032 }
2033}
2034
d7579d12
MK		 2035static int ath10k_wmi_op_pull_scan_ev(struct ath10k *ar, struct sk_buff *skb,
2036 struct wmi_scan_ev_arg *arg)
32653cf1
MK		 2037{
2038 struct wmi_scan_event *ev = (void *)skb->data;
2039
2040 if (skb->len < sizeof(*ev))
2041 return -EPROTO;
2042
2043 skb_pull(skb, sizeof(*ev));
2044 arg->event_type = ev->event_type;
2045 arg->reason = ev->reason;
2046 arg->channel_freq = ev->channel_freq;
2047 arg->scan_req_id = ev->scan_req_id;
2048 arg->scan_id = ev->scan_id;
2049 arg->vdev_id = ev->vdev_id;
2050
2051 return 0;
2052}
2053
0226d602 2054int ath10k_wmi_event_scan(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 2055{
32653cf1 2056 struct wmi_scan_ev_arg arg = {};
5e3dd157
KV		 2057 enum wmi_scan_event_type event_type;
2058 enum wmi_scan_completion_reason reason;
2059 u32 freq;
2060 u32 req_id;
2061 u32 scan_id;
2062 u32 vdev_id;
32653cf1 2063 int ret;
5e3dd157 2064
d7579d12 2065 ret = ath10k_wmi_pull_scan(ar, skb, &arg);
32653cf1
MK		 2066 if (ret) {
2067 ath10k_warn(ar, "failed to parse scan event: %d\n", ret);
2068 return ret;
2069 }
2070
2071 event_type = __le32_to_cpu(arg.event_type);
2072 reason = __le32_to_cpu(arg.reason);
2073 freq = __le32_to_cpu(arg.channel_freq);
2074 req_id = __le32_to_cpu(arg.scan_req_id);
2075 scan_id = __le32_to_cpu(arg.scan_id);
2076 vdev_id = __le32_to_cpu(arg.vdev_id);
5e3dd157 2077
5c81c7fd
MK		 2078 spin_lock_bh(&ar->data_lock);
2079
7aa7a72a 2080 ath10k_dbg(ar, ATH10K_DBG_WMI,
5c81c7fd 2081 "scan event %s type %d reason %d freq %d req_id %d scan_id %d vdev_id %d state %s (%d)\n",
9ff8b724 2082 ath10k_wmi_event_scan_type_str(event_type, reason),
5c81c7fd
MK		 2083 event_type, reason, freq, req_id, scan_id, vdev_id,
2084 ath10k_scan_state_str(ar->scan.state), ar->scan.state);
5e3dd157
KV		 2085
2086 switch (event_type) {
2087 case WMI_SCAN_EVENT_STARTED:
5c81c7fd 2088 ath10k_wmi_event_scan_started(ar);
5e3dd157
KV		 2089 break;
2090 case WMI_SCAN_EVENT_COMPLETED:
5c81c7fd 2091 ath10k_wmi_event_scan_completed(ar);
5e3dd157
KV		 2092 break;
2093 case WMI_SCAN_EVENT_BSS_CHANNEL:
5c81c7fd 2094 ath10k_wmi_event_scan_bss_chan(ar);
5e3dd157
KV		 2095 break;
2096 case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
5c81c7fd
MK		 2097 ath10k_wmi_event_scan_foreign_chan(ar, freq);
2098 break;
2099 case WMI_SCAN_EVENT_START_FAILED:
7aa7a72a 2100 ath10k_warn(ar, "received scan start failure event\n");
2f9eec0b 2101 ath10k_wmi_event_scan_start_failed(ar);
5e3dd157
KV		 2102 break;
2103 case WMI_SCAN_EVENT_DEQUEUED:
5e3dd157 2104 case WMI_SCAN_EVENT_PREEMPTED:
b2297baa
RM		 2105 case WMI_SCAN_EVENT_RESTARTED:
2106 case WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT:
5e3dd157
KV		 2107 default:
2108 break;
2109 }
2110
2111 spin_unlock_bh(&ar->data_lock);
2112 return 0;
2113}
2114
504f6cdf
SM		 2115/* If keys are configured, HW decrypts all frames
2116 * with protected bit set. Mark such frames as decrypted.
2117 */
2118static void ath10k_wmi_handle_wep_reauth(struct ath10k *ar,
2119 struct sk_buff *skb,
2120 struct ieee80211_rx_status *status)
2121{
2122 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
2123 unsigned int hdrlen;
2124 bool peer_key;
2125 u8 *addr, keyidx;
2126
2127 if (!ieee80211_is_auth(hdr->frame_control) ||
2128 !ieee80211_has_protected(hdr->frame_control))
2129 return;
2130
2131 hdrlen = ieee80211_hdrlen(hdr->frame_control);
2132 if (skb->len < (hdrlen + IEEE80211_WEP_IV_LEN))
2133 return;
2134
2135 keyidx = skb->data[hdrlen + (IEEE80211_WEP_IV_LEN - 1)] >> WEP_KEYID_SHIFT;
2136 addr = ieee80211_get_SA(hdr);
2137
2138 spin_lock_bh(&ar->data_lock);
2139 peer_key = ath10k_mac_is_peer_wep_key_set(ar, addr, keyidx);
2140 spin_unlock_bh(&ar->data_lock);
2141
2142 if (peer_key) {
2143 ath10k_dbg(ar, ATH10K_DBG_MAC,
2144 "mac wep key present for peer %pM\n", addr);
2145 status->flag |= RX_FLAG_DECRYPTED;
2146 }
2147}
2148
d7579d12
MK		 2149static int ath10k_wmi_op_pull_mgmt_rx_ev(struct ath10k *ar, struct sk_buff *skb,
2150 struct wmi_mgmt_rx_ev_arg *arg)
5e3dd157 2151{
0d9b0438
MK		 2152 struct wmi_mgmt_rx_event_v1 *ev_v1;
2153 struct wmi_mgmt_rx_event_v2 *ev_v2;
2154 struct wmi_mgmt_rx_hdr_v1 *ev_hdr;
8d130963 2155 struct wmi_mgmt_rx_ext_info *ext_info;
32653cf1
MK		 2156 size_t pull_len;
2157 u32 msdu_len;
8d130963 2158 u32 len;
32653cf1 2159
c4cdf753
KV		 2160 if (test_bit(ATH10K_FW_FEATURE_EXT_WMI_MGMT_RX,
2161 ar->running_fw->fw_file.fw_features)) {
32653cf1
MK		 2162 ev_v2 = (struct wmi_mgmt_rx_event_v2 *)skb->data;
2163 ev_hdr = &ev_v2->hdr.v1;
2164 pull_len = sizeof(*ev_v2);
2165 } else {
2166 ev_v1 = (struct wmi_mgmt_rx_event_v1 *)skb->data;
2167 ev_hdr = &ev_v1->hdr;
2168 pull_len = sizeof(*ev_v1);
2169 }
2170
2171 if (skb->len < pull_len)
2172 return -EPROTO;
2173
2174 skb_pull(skb, pull_len);
2175 arg->channel = ev_hdr->channel;
2176 arg->buf_len = ev_hdr->buf_len;
2177 arg->status = ev_hdr->status;
2178 arg->snr = ev_hdr->snr;
2179 arg->phy_mode = ev_hdr->phy_mode;
2180 arg->rate = ev_hdr->rate;
2181
2182 msdu_len = __le32_to_cpu(arg->buf_len);
2183 if (skb->len < msdu_len)
2184 return -EPROTO;
2185
8d130963
PO		 2186 if (le32_to_cpu(arg->status) & WMI_RX_STATUS_EXT_INFO) {
2187 len = ALIGN(le32_to_cpu(arg->buf_len), 4);
2188 ext_info = (struct wmi_mgmt_rx_ext_info *)(skb->data + len);
2189 memcpy(&arg->ext_info, ext_info,
2190 sizeof(struct wmi_mgmt_rx_ext_info));
2191 }
32653cf1
MK		 2192 /* the WMI buffer might've ended up being padded to 4 bytes due to HTC
2193 * trailer with credit update. Trim the excess garbage.
2194 */
2195 skb_trim(skb, msdu_len);
2196
2197 return 0;
2198}
2199
1c092961
RM		 2200static int ath10k_wmi_10_4_op_pull_mgmt_rx_ev(struct ath10k *ar,
2201 struct sk_buff *skb,
2202 struct wmi_mgmt_rx_ev_arg *arg)
2203{
2204 struct wmi_10_4_mgmt_rx_event *ev;
2205 struct wmi_10_4_mgmt_rx_hdr *ev_hdr;
2206 size_t pull_len;
2207 u32 msdu_len;
7d5efd08
PO		 2208 struct wmi_mgmt_rx_ext_info *ext_info;
2209 u32 len;
1c092961
RM		 2210
2211 ev = (struct wmi_10_4_mgmt_rx_event *)skb->data;
2212 ev_hdr = &ev->hdr;
2213 pull_len = sizeof(*ev);
2214
2215 if (skb->len < pull_len)
2216 return -EPROTO;
2217
2218 skb_pull(skb, pull_len);
2219 arg->channel = ev_hdr->channel;
2220 arg->buf_len = ev_hdr->buf_len;
2221 arg->status = ev_hdr->status;
2222 arg->snr = ev_hdr->snr;
2223 arg->phy_mode = ev_hdr->phy_mode;
2224 arg->rate = ev_hdr->rate;
2225
2226 msdu_len = __le32_to_cpu(arg->buf_len);
2227 if (skb->len < msdu_len)
2228 return -EPROTO;
2229
7d5efd08
PO		 2230 if (le32_to_cpu(arg->status) & WMI_RX_STATUS_EXT_INFO) {
2231 len = ALIGN(le32_to_cpu(arg->buf_len), 4);
2232 ext_info = (struct wmi_mgmt_rx_ext_info *)(skb->data + len);
2233 memcpy(&arg->ext_info, ext_info,
2234 sizeof(struct wmi_mgmt_rx_ext_info));
2235 }
2236
1c092961
RM		 2237 /* Make sure bytes added for padding are removed. */
2238 skb_trim(skb, msdu_len);
2239
2240 return 0;
2241}
2242
0226d602 2243int ath10k_wmi_event_mgmt_rx(struct ath10k *ar, struct sk_buff *skb)
32653cf1
MK		 2244{
2245 struct wmi_mgmt_rx_ev_arg arg = {};
5e3dd157
KV		 2246 struct ieee80211_rx_status *status = IEEE80211_SKB_RXCB(skb);
2247 struct ieee80211_hdr *hdr;
01cebe1c 2248 struct ieee80211_supported_band *sband;
5e3dd157
KV		 2249 u32 rx_status;
2250 u32 channel;
2251 u32 phy_mode;
2252 u32 snr;
2253 u32 rate;
2254 u32 buf_len;
2255 u16 fc;
32653cf1 2256 int ret;
0d9b0438 2257
d7579d12 2258 ret = ath10k_wmi_pull_mgmt_rx(ar, skb, &arg);
32653cf1
MK		 2259 if (ret) {
2260 ath10k_warn(ar, "failed to parse mgmt rx event: %d\n", ret);
08603f2e 2261 dev_kfree_skb(skb);
32653cf1 2262 return ret;
0d9b0438 2263 }
5e3dd157 2264
32653cf1
MK		 2265 channel = __le32_to_cpu(arg.channel);
2266 buf_len = __le32_to_cpu(arg.buf_len);
2267 rx_status = __le32_to_cpu(arg.status);
2268 snr = __le32_to_cpu(arg.snr);
2269 phy_mode = __le32_to_cpu(arg.phy_mode);
2270 rate = __le32_to_cpu(arg.rate);
5e3dd157
KV		 2271
2272 memset(status, 0, sizeof(*status));
2273
7aa7a72a 2274 ath10k_dbg(ar, ATH10K_DBG_MGMT,
5e3dd157
KV		 2275 "event mgmt rx status %08x\n", rx_status);
2276
2c9bcece
MP		 2277 if ((test_bit(ATH10K_CAC_RUNNING, &ar->dev_flags)) ||
2278 (rx_status & (WMI_RX_STATUS_ERR_DECRYPT |
2279 WMI_RX_STATUS_ERR_KEY_CACHE_MISS | WMI_RX_STATUS_ERR_CRC))) {
d67d0a02
MK		 2280 dev_kfree_skb(skb);
2281 return 0;
2282 }
2283
5e3dd157
KV		 2284 if (rx_status & WMI_RX_STATUS_ERR_MIC)
2285 status->flag |= RX_FLAG_MMIC_ERROR;
2286
8d130963
PO		 2287 if (rx_status & WMI_RX_STATUS_EXT_INFO) {
2288 status->mactime =
2289 __le64_to_cpu(arg.ext_info.rx_mac_timestamp);
2290 status->flag |= RX_FLAG_MACTIME_END;
2291 }
21040bf9 2292 /* Hardware can Rx CCK rates on 5GHz. In that case phy_mode is set to
453cdb61 2293 * MODE_11B. This means phy_mode is not a reliable source for the band
21040bf9
MK		 2294 * of mgmt rx.
2295 */
2296 if (channel >= 1 && channel <= 14) {
57fbcce3 2297 status->band = NL80211_BAND_2GHZ;
21040bf9 2298 } else if (channel >= 36 && channel <= 165) {
57fbcce3 2299 status->band = NL80211_BAND_5GHZ;
453cdb61 2300 } else {
21040bf9
MK		 2301 /* Shouldn't happen unless list of advertised channels to
2302 * mac80211 has been changed.
2303 */
2304 WARN_ON_ONCE(1);
2305 dev_kfree_skb(skb);
2306 return 0;
453cdb61
MK		 2307 }
2308
57fbcce3 2309 if (phy_mode == MODE_11B && status->band == NL80211_BAND_5GHZ)
21040bf9
MK		 2310 ath10k_dbg(ar, ATH10K_DBG_MGMT, "wmi mgmt rx 11b (CCK) on 5GHz\n");
2311
01cebe1c
MK		 2312 sband = &ar->mac.sbands[status->band];
2313
5e3dd157
KV		 2314 status->freq = ieee80211_channel_to_frequency(channel, status->band);
2315 status->signal = snr + ATH10K_DEFAULT_NOISE_FLOOR;
01cebe1c 2316 status->rate_idx = ath10k_mac_bitrate_to_idx(sband, rate / 100);
5e3dd157 2317
5e3dd157
KV		 2318 hdr = (struct ieee80211_hdr *)skb->data;
2319 fc = le16_to_cpu(hdr->frame_control);
2320
60549cab
GB		 2321 /* Firmware is guaranteed to report all essential management frames via
2322 * WMI while it can deliver some extra via HTT. Since there can be
2323 * duplicates split the reporting wrt monitor/sniffing.
2324 */
2325 status->flag |= RX_FLAG_SKIP_MONITOR;
2326
504f6cdf
SM		 2327 ath10k_wmi_handle_wep_reauth(ar, skb, status);
2328
2b6a6a90
MK		 2329 /* FW delivers WEP Shared Auth frame with Protected Bit set and
2330 * encrypted payload. However in case of PMF it delivers decrypted
2331 * frames with Protected Bit set. */
2332 if (ieee80211_has_protected(hdr->frame_control) &&
2333 !ieee80211_is_auth(hdr->frame_control)) {
eeab266c
MK		 2334 status->flag |= RX_FLAG_DECRYPTED;
2335
2336 if (!ieee80211_is_action(hdr->frame_control) &&
2337 !ieee80211_is_deauth(hdr->frame_control) &&
2338 !ieee80211_is_disassoc(hdr->frame_control)) {
2339 status->flag |= RX_FLAG_IV_STRIPPED |
2340 RX_FLAG_MMIC_STRIPPED;
2341 hdr->frame_control = __cpu_to_le16(fc &
5e3dd157 2342 ~IEEE80211_FCTL_PROTECTED);
eeab266c 2343 }
5e3dd157
KV		 2344 }
2345
cc9904e6
MK		 2346 if (ieee80211_is_beacon(hdr->frame_control))
2347 ath10k_mac_handle_beacon(ar, skb);
2348
7aa7a72a 2349 ath10k_dbg(ar, ATH10K_DBG_MGMT,
5e3dd157
KV		 2350 "event mgmt rx skb %p len %d ftype %02x stype %02x\n",
2351 skb, skb->len,
2352 fc & IEEE80211_FCTL_FTYPE, fc & IEEE80211_FCTL_STYPE);
2353
7aa7a72a 2354 ath10k_dbg(ar, ATH10K_DBG_MGMT,
5e3dd157
KV		 2355 "event mgmt rx freq %d band %d snr %d, rate_idx %d\n",
2356 status->freq, status->band, status->signal,
2357 status->rate_idx);
2358
5e3dd157
KV		 2359 ieee80211_rx(ar->hw, skb);
2360 return 0;
2361}
2362
2e1dea40
MK		 2363static int freq_to_idx(struct ath10k *ar, int freq)
2364{
2365 struct ieee80211_supported_band *sband;
2366 int band, ch, idx = 0;
2367
57fbcce3 2368 for (band = NL80211_BAND_2GHZ; band < NUM_NL80211_BANDS; band++) {
2e1dea40
MK		 2369 sband = ar->hw->wiphy->bands[band];
2370 if (!sband)
2371 continue;
2372
2373 for (ch = 0; ch < sband->n_channels; ch++, idx++)
2374 if (sband->channels[ch].center_freq == freq)
2375 goto exit;
2376 }
2377
2378exit:
2379 return idx;
2380}
2381
d7579d12
MK		 2382static int ath10k_wmi_op_pull_ch_info_ev(struct ath10k *ar, struct sk_buff *skb,
2383 struct wmi_ch_info_ev_arg *arg)
32653cf1
MK		 2384{
2385 struct wmi_chan_info_event *ev = (void *)skb->data;
2386
2387 if (skb->len < sizeof(*ev))
2388 return -EPROTO;
2389
2390 skb_pull(skb, sizeof(*ev));
2391 arg->err_code = ev->err_code;
2392 arg->freq = ev->freq;
2393 arg->cmd_flags = ev->cmd_flags;
2394 arg->noise_floor = ev->noise_floor;
2395 arg->rx_clear_count = ev->rx_clear_count;
2396 arg->cycle_count = ev->cycle_count;
2397
2398 return 0;
2399}
2400
b2297baa
RM		 2401static int ath10k_wmi_10_4_op_pull_ch_info_ev(struct ath10k *ar,
2402 struct sk_buff *skb,
2403 struct wmi_ch_info_ev_arg *arg)
2404{
2405 struct wmi_10_4_chan_info_event *ev = (void *)skb->data;
2406
2407 if (skb->len < sizeof(*ev))
2408 return -EPROTO;
2409
2410 skb_pull(skb, sizeof(*ev));
2411 arg->err_code = ev->err_code;
2412 arg->freq = ev->freq;
2413 arg->cmd_flags = ev->cmd_flags;
2414 arg->noise_floor = ev->noise_floor;
2415 arg->rx_clear_count = ev->rx_clear_count;
2416 arg->cycle_count = ev->cycle_count;
2417 arg->chan_tx_pwr_range = ev->chan_tx_pwr_range;
2418 arg->chan_tx_pwr_tp = ev->chan_tx_pwr_tp;
2419 arg->rx_frame_count = ev->rx_frame_count;
2420
2421 return 0;
2422}
2423
0226d602 2424void ath10k_wmi_event_chan_info(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 2425{
32653cf1 2426 struct wmi_ch_info_ev_arg arg = {};
2e1dea40
MK		 2427 struct survey_info *survey;
2428 u32 err_code, freq, cmd_flags, noise_floor, rx_clear_count, cycle_count;
32653cf1 2429 int idx, ret;
2e1dea40 2430
d7579d12 2431 ret = ath10k_wmi_pull_ch_info(ar, skb, &arg);
32653cf1
MK		 2432 if (ret) {
2433 ath10k_warn(ar, "failed to parse chan info event: %d\n", ret);
2434 return;
2435 }
2e1dea40 2436
32653cf1
MK		 2437 err_code = __le32_to_cpu(arg.err_code);
2438 freq = __le32_to_cpu(arg.freq);
2439 cmd_flags = __le32_to_cpu(arg.cmd_flags);
2440 noise_floor = __le32_to_cpu(arg.noise_floor);
2441 rx_clear_count = __le32_to_cpu(arg.rx_clear_count);
2442 cycle_count = __le32_to_cpu(arg.cycle_count);
2e1dea40 2443
7aa7a72a 2444 ath10k_dbg(ar, ATH10K_DBG_WMI,
2e1dea40
MK		 2445 "chan info err_code %d freq %d cmd_flags %d noise_floor %d rx_clear_count %d cycle_count %d\n",
2446 err_code, freq, cmd_flags, noise_floor, rx_clear_count,
2447 cycle_count);
2448
2449 spin_lock_bh(&ar->data_lock);
2450
5c81c7fd
MK		 2451 switch (ar->scan.state) {
2452 case ATH10K_SCAN_IDLE:
2453 case ATH10K_SCAN_STARTING:
7aa7a72a 2454 ath10k_warn(ar, "received chan info event without a scan request, ignoring\n");
2e1dea40 2455 goto exit;
5c81c7fd
MK		 2456 case ATH10K_SCAN_RUNNING:
2457 case ATH10K_SCAN_ABORTING:
2458 break;
2e1dea40
MK		 2459 }
2460
2461 idx = freq_to_idx(ar, freq);
2462 if (idx >= ARRAY_SIZE(ar->survey)) {
7aa7a72a 2463 ath10k_warn(ar, "chan info: invalid frequency %d (idx %d out of bounds)\n",
2e1dea40
MK		 2464 freq, idx);
2465 goto exit;
2466 }
2467
2468 if (cmd_flags & WMI_CHAN_INFO_FLAG_COMPLETE) {
44b7d483
MK		 2469 if (ar->ch_info_can_report_survey) {
2470 survey = &ar->survey[idx];
2471 survey->noise = noise_floor;
2472 survey->filled = SURVEY_INFO_NOISE_DBM;
2473
2474 ath10k_hw_fill_survey_time(ar,
2475 survey,
2476 cycle_count,
2477 rx_clear_count,
2478 ar->survey_last_cycle_count,
2479 ar->survey_last_rx_clear_count);
2480 }
2481
2482 ar->ch_info_can_report_survey = false;
2483 } else {
2484 ar->ch_info_can_report_survey = true;
2e1dea40
MK		 2485 }
2486
3d2a2e29
VT		 2487 if (!(cmd_flags & WMI_CHAN_INFO_FLAG_PRE_COMPLETE)) {
2488 ar->survey_last_rx_clear_count = rx_clear_count;
2489 ar->survey_last_cycle_count = cycle_count;
2490 }
2e1dea40
MK		 2491
2492exit:
2493 spin_unlock_bh(&ar->data_lock);
5e3dd157
KV		 2494}
2495
0226d602 2496void ath10k_wmi_event_echo(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 2497{
7aa7a72a 2498 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_ECHO_EVENTID\n");
5e3dd157
KV		 2499}
2500
0226d602 2501int ath10k_wmi_event_debug_mesg(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 2502{
7aa7a72a 2503 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event debug mesg len %d\n",
869526b9
KV		 2504 skb->len);
2505
d35a6c18 2506 trace_ath10k_wmi_dbglog(ar, skb->data, skb->len);
869526b9
KV		 2507
2508 return 0;
5e3dd157
KV		 2509}
2510
b91251fb
MK		 2511void ath10k_wmi_pull_pdev_stats_base(const struct wmi_pdev_stats_base *src,
2512 struct ath10k_fw_stats_pdev *dst)
d15fb520 2513{
d15fb520
MK		 2514 dst->ch_noise_floor = __le32_to_cpu(src->chan_nf);
2515 dst->tx_frame_count = __le32_to_cpu(src->tx_frame_count);
2516 dst->rx_frame_count = __le32_to_cpu(src->rx_frame_count);
2517 dst->rx_clear_count = __le32_to_cpu(src->rx_clear_count);
2518 dst->cycle_count = __le32_to_cpu(src->cycle_count);
2519 dst->phy_err_count = __le32_to_cpu(src->phy_err_count);
2520 dst->chan_tx_power = __le32_to_cpu(src->chan_tx_pwr);
b91251fb 2521}
d15fb520 2522
b91251fb
MK		 2523void ath10k_wmi_pull_pdev_stats_tx(const struct wmi_pdev_stats_tx *src,
2524 struct ath10k_fw_stats_pdev *dst)
2525{
2526 dst->comp_queued = __le32_to_cpu(src->comp_queued);
2527 dst->comp_delivered = __le32_to_cpu(src->comp_delivered);
2528 dst->msdu_enqued = __le32_to_cpu(src->msdu_enqued);
2529 dst->mpdu_enqued = __le32_to_cpu(src->mpdu_enqued);
2530 dst->wmm_drop = __le32_to_cpu(src->wmm_drop);
2531 dst->local_enqued = __le32_to_cpu(src->local_enqued);
2532 dst->local_freed = __le32_to_cpu(src->local_freed);
2533 dst->hw_queued = __le32_to_cpu(src->hw_queued);
2534 dst->hw_reaped = __le32_to_cpu(src->hw_reaped);
2535 dst->underrun = __le32_to_cpu(src->underrun);
2536 dst->tx_abort = __le32_to_cpu(src->tx_abort);
2537 dst->mpdus_requed = __le32_to_cpu(src->mpdus_requed);
2538 dst->tx_ko = __le32_to_cpu(src->tx_ko);
2539 dst->data_rc = __le32_to_cpu(src->data_rc);
2540 dst->self_triggers = __le32_to_cpu(src->self_triggers);
2541 dst->sw_retry_failure = __le32_to_cpu(src->sw_retry_failure);
2542 dst->illgl_rate_phy_err = __le32_to_cpu(src->illgl_rate_phy_err);
2543 dst->pdev_cont_xretry = __le32_to_cpu(src->pdev_cont_xretry);
2544 dst->pdev_tx_timeout = __le32_to_cpu(src->pdev_tx_timeout);
2545 dst->pdev_resets = __le32_to_cpu(src->pdev_resets);
2546 dst->phy_underrun = __le32_to_cpu(src->phy_underrun);
2547 dst->txop_ovf = __le32_to_cpu(src->txop_ovf);
2548}
d15fb520 2549
98dd2b92
MP		 2550static void
2551ath10k_wmi_10_4_pull_pdev_stats_tx(const struct wmi_10_4_pdev_stats_tx *src,
2552 struct ath10k_fw_stats_pdev *dst)
2553{
2554 dst->comp_queued = __le32_to_cpu(src->comp_queued);
2555 dst->comp_delivered = __le32_to_cpu(src->comp_delivered);
2556 dst->msdu_enqued = __le32_to_cpu(src->msdu_enqued);
2557 dst->mpdu_enqued = __le32_to_cpu(src->mpdu_enqued);
2558 dst->wmm_drop = __le32_to_cpu(src->wmm_drop);
2559 dst->local_enqued = __le32_to_cpu(src->local_enqued);
2560 dst->local_freed = __le32_to_cpu(src->local_freed);
2561 dst->hw_queued = __le32_to_cpu(src->hw_queued);
2562 dst->hw_reaped = __le32_to_cpu(src->hw_reaped);
2563 dst->underrun = __le32_to_cpu(src->underrun);
2564 dst->tx_abort = __le32_to_cpu(src->tx_abort);
2565 dst->mpdus_requed = __le32_to_cpu(src->mpdus_requed);
2566 dst->tx_ko = __le32_to_cpu(src->tx_ko);
2567 dst->data_rc = __le32_to_cpu(src->data_rc);
2568 dst->self_triggers = __le32_to_cpu(src->self_triggers);
2569 dst->sw_retry_failure = __le32_to_cpu(src->sw_retry_failure);
2570 dst->illgl_rate_phy_err = __le32_to_cpu(src->illgl_rate_phy_err);
2571 dst->pdev_cont_xretry = __le32_to_cpu(src->pdev_cont_xretry);
2572 dst->pdev_tx_timeout = __le32_to_cpu(src->pdev_tx_timeout);
2573 dst->pdev_resets = __le32_to_cpu(src->pdev_resets);
2574 dst->phy_underrun = __le32_to_cpu(src->phy_underrun);
2575 dst->txop_ovf = __le32_to_cpu(src->txop_ovf);
2576 dst->hw_paused = __le32_to_cpu(src->hw_paused);
2577 dst->seq_posted = __le32_to_cpu(src->seq_posted);
2578 dst->seq_failed_queueing =
2579 __le32_to_cpu(src->seq_failed_queueing);
2580 dst->seq_completed = __le32_to_cpu(src->seq_completed);
2581 dst->seq_restarted = __le32_to_cpu(src->seq_restarted);
2582 dst->mu_seq_posted = __le32_to_cpu(src->mu_seq_posted);
2583 dst->mpdus_sw_flush = __le32_to_cpu(src->mpdus_sw_flush);
2584 dst->mpdus_hw_filter = __le32_to_cpu(src->mpdus_hw_filter);
2585 dst->mpdus_truncated = __le32_to_cpu(src->mpdus_truncated);
2586 dst->mpdus_ack_failed = __le32_to_cpu(src->mpdus_ack_failed);
2587 dst->mpdus_hw_filter = __le32_to_cpu(src->mpdus_hw_filter);
2588 dst->mpdus_expired = __le32_to_cpu(src->mpdus_expired);
2589}
2590
b91251fb
MK		 2591void ath10k_wmi_pull_pdev_stats_rx(const struct wmi_pdev_stats_rx *src,
2592 struct ath10k_fw_stats_pdev *dst)
2593{
2594 dst->mid_ppdu_route_change = __le32_to_cpu(src->mid_ppdu_route_change);
2595 dst->status_rcvd = __le32_to_cpu(src->status_rcvd);
2596 dst->r0_frags = __le32_to_cpu(src->r0_frags);
2597 dst->r1_frags = __le32_to_cpu(src->r1_frags);
2598 dst->r2_frags = __le32_to_cpu(src->r2_frags);
2599 dst->r3_frags = __le32_to_cpu(src->r3_frags);
2600 dst->htt_msdus = __le32_to_cpu(src->htt_msdus);
2601 dst->htt_mpdus = __le32_to_cpu(src->htt_mpdus);
2602 dst->loc_msdus = __le32_to_cpu(src->loc_msdus);
2603 dst->loc_mpdus = __le32_to_cpu(src->loc_mpdus);
2604 dst->oversize_amsdu = __le32_to_cpu(src->oversize_amsdu);
2605 dst->phy_errs = __le32_to_cpu(src->phy_errs);
2606 dst->phy_err_drop = __le32_to_cpu(src->phy_err_drop);
2607 dst->mpdu_errs = __le32_to_cpu(src->mpdu_errs);
2608}
2609
2610void ath10k_wmi_pull_pdev_stats_extra(const struct wmi_pdev_stats_extra *src,
2611 struct ath10k_fw_stats_pdev *dst)
2612{
2613 dst->ack_rx_bad = __le32_to_cpu(src->ack_rx_bad);
2614 dst->rts_bad = __le32_to_cpu(src->rts_bad);
2615 dst->rts_good = __le32_to_cpu(src->rts_good);
2616 dst->fcs_bad = __le32_to_cpu(src->fcs_bad);
2617 dst->no_beacons = __le32_to_cpu(src->no_beacons);
2618 dst->mib_int_count = __le32_to_cpu(src->mib_int_count);
d15fb520
MK		 2619}
2620
0226d602
MK		 2621void ath10k_wmi_pull_peer_stats(const struct wmi_peer_stats *src,
2622 struct ath10k_fw_stats_peer *dst)
d15fb520
MK		 2623{
2624 ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
2625 dst->peer_rssi = __le32_to_cpu(src->peer_rssi);
2626 dst->peer_tx_rate = __le32_to_cpu(src->peer_tx_rate);
2627}
2628
f9575793
MSS		 2629static void
2630ath10k_wmi_10_4_pull_peer_stats(const struct wmi_10_4_peer_stats *src,
2631 struct ath10k_fw_stats_peer *dst)
2632{
2633 ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
2634 dst->peer_rssi = __le32_to_cpu(src->peer_rssi);
2635 dst->peer_tx_rate = __le32_to_cpu(src->peer_tx_rate);
2636 dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
2637}
2638
d7579d12
MK		 2639static int ath10k_wmi_main_op_pull_fw_stats(struct ath10k *ar,
2640 struct sk_buff *skb,
2641 struct ath10k_fw_stats *stats)
d15fb520
MK		 2642{
2643 const struct wmi_stats_event *ev = (void *)skb->data;
2644 u32 num_pdev_stats, num_vdev_stats, num_peer_stats;
2645 int i;
2646
2647 if (!skb_pull(skb, sizeof(*ev)))
2648 return -EPROTO;
2649
2650 num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
2651 num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
2652 num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
2653
5326849a 2654 for (i = 0; i < num_pdev_stats; i++) {
d15fb520 2655 const struct wmi_pdev_stats *src;
5326849a 2656 struct ath10k_fw_stats_pdev *dst;
d15fb520
MK		 2657
2658 src = (void *)skb->data;
2659 if (!skb_pull(skb, sizeof(*src)))
2660 return -EPROTO;
2661
5326849a
MK		 2662 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2663 if (!dst)
2664 continue;
2665
b91251fb
MK		 2666 ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
2667 ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
2668 ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
2669
5326849a 2670 list_add_tail(&dst->list, &stats->pdevs);
d15fb520
MK		 2671 }
2672
2673 /* fw doesn't implement vdev stats */
2674
2675 for (i = 0; i < num_peer_stats; i++) {
2676 const struct wmi_peer_stats *src;
5326849a 2677 struct ath10k_fw_stats_peer *dst;
d15fb520
MK		 2678
2679 src = (void *)skb->data;
2680 if (!skb_pull(skb, sizeof(*src)))
2681 return -EPROTO;
2682
5326849a
MK		 2683 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2684 if (!dst)
2685 continue;
2686
2687 ath10k_wmi_pull_peer_stats(src, dst);
2688 list_add_tail(&dst->list, &stats->peers);
d15fb520
MK		 2689 }
2690
2691 return 0;
2692}
2693
d7579d12
MK		 2694static int ath10k_wmi_10x_op_pull_fw_stats(struct ath10k *ar,
2695 struct sk_buff *skb,
2696 struct ath10k_fw_stats *stats)
d15fb520
MK		 2697{
2698 const struct wmi_stats_event *ev = (void *)skb->data;
2699 u32 num_pdev_stats, num_vdev_stats, num_peer_stats;
2700 int i;
2701
2702 if (!skb_pull(skb, sizeof(*ev)))
2703 return -EPROTO;
2704
2705 num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
2706 num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
2707 num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
2708
5326849a 2709 for (i = 0; i < num_pdev_stats; i++) {
d15fb520 2710 const struct wmi_10x_pdev_stats *src;
5326849a 2711 struct ath10k_fw_stats_pdev *dst;
d15fb520
MK		 2712
2713 src = (void *)skb->data;
2714 if (!skb_pull(skb, sizeof(*src)))
2715 return -EPROTO;
2716
5326849a
MK		 2717 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2718 if (!dst)
2719 continue;
2720
b91251fb
MK		 2721 ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
2722 ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
2723 ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
2724 ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
d15fb520 2725
5326849a 2726 list_add_tail(&dst->list, &stats->pdevs);
d15fb520
MK		 2727 }
2728
2729 /* fw doesn't implement vdev stats */
2730
2731 for (i = 0; i < num_peer_stats; i++) {
2732 const struct wmi_10x_peer_stats *src;
5326849a 2733 struct ath10k_fw_stats_peer *dst;
d15fb520
MK		 2734
2735 src = (void *)skb->data;
2736 if (!skb_pull(skb, sizeof(*src)))
2737 return -EPROTO;
2738
5326849a
MK		 2739 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2740 if (!dst)
2741 continue;
2742
2743 ath10k_wmi_pull_peer_stats(&src->old, dst);
2744
2745 dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
d15fb520 2746
5326849a 2747 list_add_tail(&dst->list, &stats->peers);
d15fb520
MK		 2748 }
2749
2750 return 0;
2751}
2752
20de2229
MK		 2753static int ath10k_wmi_10_2_op_pull_fw_stats(struct ath10k *ar,
2754 struct sk_buff *skb,
2755 struct ath10k_fw_stats *stats)
2756{
2757 const struct wmi_10_2_stats_event *ev = (void *)skb->data;
2758 u32 num_pdev_stats;
2759 u32 num_pdev_ext_stats;
2760 u32 num_vdev_stats;
2761 u32 num_peer_stats;
2762 int i;
2763
2764 if (!skb_pull(skb, sizeof(*ev)))
2765 return -EPROTO;
2766
2767 num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
2768 num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
2769 num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
2770 num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
2771
2772 for (i = 0; i < num_pdev_stats; i++) {
2773 const struct wmi_10_2_pdev_stats *src;
2774 struct ath10k_fw_stats_pdev *dst;
2775
2776 src = (void *)skb->data;
2777 if (!skb_pull(skb, sizeof(*src)))
2778 return -EPROTO;
2779
2780 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2781 if (!dst)
2782 continue;
2783
2784 ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
2785 ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
2786 ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
2787 ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
2788 /* FIXME: expose 10.2 specific values */
2789
2790 list_add_tail(&dst->list, &stats->pdevs);
2791 }
2792
2793 for (i = 0; i < num_pdev_ext_stats; i++) {
2794 const struct wmi_10_2_pdev_ext_stats *src;
2795
2796 src = (void *)skb->data;
2797 if (!skb_pull(skb, sizeof(*src)))
2798 return -EPROTO;
2799
2800 /* FIXME: expose values to userspace
2801 *
2802 * Note: Even though this loop seems to do nothing it is
2803 * required to parse following sub-structures properly.
2804 */
2805 }
2806
2807 /* fw doesn't implement vdev stats */
2808
2809 for (i = 0; i < num_peer_stats; i++) {
2810 const struct wmi_10_2_peer_stats *src;
2811 struct ath10k_fw_stats_peer *dst;
2812
2813 src = (void *)skb->data;
2814 if (!skb_pull(skb, sizeof(*src)))
2815 return -EPROTO;
2816
2817 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2818 if (!dst)
2819 continue;
2820
2821 ath10k_wmi_pull_peer_stats(&src->old, dst);
2822
2823 dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
2824 /* FIXME: expose 10.2 specific values */
2825
2826 list_add_tail(&dst->list, &stats->peers);
2827 }
2828
2829 return 0;
2830}
2831
2832static int ath10k_wmi_10_2_4_op_pull_fw_stats(struct ath10k *ar,
2833 struct sk_buff *skb,
2834 struct ath10k_fw_stats *stats)
2835{
2836 const struct wmi_10_2_stats_event *ev = (void *)skb->data;
2837 u32 num_pdev_stats;
2838 u32 num_pdev_ext_stats;
2839 u32 num_vdev_stats;
2840 u32 num_peer_stats;
2841 int i;
2842
2843 if (!skb_pull(skb, sizeof(*ev)))
2844 return -EPROTO;
2845
2846 num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
2847 num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
2848 num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
2849 num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
2850
2851 for (i = 0; i < num_pdev_stats; i++) {
2852 const struct wmi_10_2_pdev_stats *src;
2853 struct ath10k_fw_stats_pdev *dst;
2854
2855 src = (void *)skb->data;
2856 if (!skb_pull(skb, sizeof(*src)))
2857 return -EPROTO;
2858
2859 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2860 if (!dst)
2861 continue;
2862
2863 ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
2864 ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
2865 ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
2866 ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
2867 /* FIXME: expose 10.2 specific values */
2868
2869 list_add_tail(&dst->list, &stats->pdevs);
2870 }
2871
2872 for (i = 0; i < num_pdev_ext_stats; i++) {
2873 const struct wmi_10_2_pdev_ext_stats *src;
2874
2875 src = (void *)skb->data;
2876 if (!skb_pull(skb, sizeof(*src)))
2877 return -EPROTO;
2878
2879 /* FIXME: expose values to userspace
2880 *
2881 * Note: Even though this loop seems to do nothing it is
2882 * required to parse following sub-structures properly.
2883 */
2884 }
2885
2886 /* fw doesn't implement vdev stats */
2887
2888 for (i = 0; i < num_peer_stats; i++) {
de46c015 2889 const struct wmi_10_2_4_ext_peer_stats *src;
20de2229 2890 struct ath10k_fw_stats_peer *dst;
de46c015 2891 int stats_len;
de46c015 2892
cc61a1bb 2893 if (test_bit(WMI_SERVICE_PEER_STATS, ar->wmi.svc_map))
de46c015
MSS		 2894 stats_len = sizeof(struct wmi_10_2_4_ext_peer_stats);
2895 else
2896 stats_len = sizeof(struct wmi_10_2_4_peer_stats);
20de2229
MK		 2897
2898 src = (void *)skb->data;
de46c015 2899 if (!skb_pull(skb, stats_len))
20de2229
MK		 2900 return -EPROTO;
2901
2902 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2903 if (!dst)
2904 continue;
2905
2906 ath10k_wmi_pull_peer_stats(&src->common.old, dst);
2907
2908 dst->peer_rx_rate = __le32_to_cpu(src->common.peer_rx_rate);
de46c015 2909
cc61a1bb 2910 if (ath10k_peer_stats_enabled(ar))
de46c015 2911 dst->rx_duration = __le32_to_cpu(src->rx_duration);
20de2229
MK		 2912 /* FIXME: expose 10.2 specific values */
2913
2914 list_add_tail(&dst->list, &stats->peers);
2915 }
2916
2917 return 0;
2918}
2919
98dd2b92
MP		 2920static int ath10k_wmi_10_4_op_pull_fw_stats(struct ath10k *ar,
2921 struct sk_buff *skb,
2922 struct ath10k_fw_stats *stats)
2923{
2924 const struct wmi_10_2_stats_event *ev = (void *)skb->data;
2925 u32 num_pdev_stats;
2926 u32 num_pdev_ext_stats;
2927 u32 num_vdev_stats;
2928 u32 num_peer_stats;
f9575793 2929 u32 stats_id;
98dd2b92
MP		 2930 int i;
2931
2932 if (!skb_pull(skb, sizeof(*ev)))
2933 return -EPROTO;
2934
2935 num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
2936 num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
2937 num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
2938 num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
f9575793 2939 stats_id = __le32_to_cpu(ev->stats_id);
98dd2b92
MP		 2940
2941 for (i = 0; i < num_pdev_stats; i++) {
2942 const struct wmi_10_4_pdev_stats *src;
2943 struct ath10k_fw_stats_pdev *dst;
2944
2945 src = (void *)skb->data;
2946 if (!skb_pull(skb, sizeof(*src)))
2947 return -EPROTO;
2948
2949 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2950 if (!dst)
2951 continue;
2952
2953 ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
2954 ath10k_wmi_10_4_pull_pdev_stats_tx(&src->tx, dst);
2955 ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
2956 dst->rx_ovfl_errs = __le32_to_cpu(src->rx_ovfl_errs);
2957 ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
2958
2959 list_add_tail(&dst->list, &stats->pdevs);
2960 }
2961
2962 for (i = 0; i < num_pdev_ext_stats; i++) {
2963 const struct wmi_10_2_pdev_ext_stats *src;
2964
2965 src = (void *)skb->data;
2966 if (!skb_pull(skb, sizeof(*src)))
2967 return -EPROTO;
2968
2969 /* FIXME: expose values to userspace
2970 *
2971 * Note: Even though this loop seems to do nothing it is
2972 * required to parse following sub-structures properly.
2973 */
2974 }
2975
2976 /* fw doesn't implement vdev stats */
2977
2978 for (i = 0; i < num_peer_stats; i++) {
f9575793 2979 const struct wmi_10_4_peer_extd_stats *src;
98dd2b92 2980 struct ath10k_fw_stats_peer *dst;
f9575793
MSS		 2981 int stats_len;
2982 bool extd_peer_stats = !!(stats_id & WMI_10_4_STAT_PEER_EXTD);
2983
2984 if (extd_peer_stats)
2985 stats_len = sizeof(struct wmi_10_4_peer_extd_stats);
2986 else
2987 stats_len = sizeof(struct wmi_10_4_peer_stats);
98dd2b92
MP		 2988
2989 src = (void *)skb->data;
f9575793 2990 if (!skb_pull(skb, stats_len))
98dd2b92
MP		 2991 return -EPROTO;
2992
2993 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
2994 if (!dst)
2995 continue;
2996
f9575793 2997 ath10k_wmi_10_4_pull_peer_stats(&src->common, dst);
98dd2b92 2998 /* FIXME: expose 10.4 specific values */
f9575793
MSS		 2999 if (extd_peer_stats)
3000 dst->rx_duration = __le32_to_cpu(src->rx_duration);
98dd2b92
MP		 3001
3002 list_add_tail(&dst->list, &stats->peers);
3003 }
3004
3005 return 0;
3006}
3007
0226d602 3008void ath10k_wmi_event_update_stats(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 3009{
7aa7a72a 3010 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_UPDATE_STATS_EVENTID\n");
60ef401a 3011 ath10k_debug_fw_stats_process(ar, skb);
5e3dd157
KV		 3012}
3013
d7579d12
MK		 3014static int
3015ath10k_wmi_op_pull_vdev_start_ev(struct ath10k *ar, struct sk_buff *skb,
3016 struct wmi_vdev_start_ev_arg *arg)
32653cf1
MK		 3017{
3018 struct wmi_vdev_start_response_event *ev = (void *)skb->data;
3019
3020 if (skb->len < sizeof(*ev))
3021 return -EPROTO;
3022
3023 skb_pull(skb, sizeof(*ev));
3024 arg->vdev_id = ev->vdev_id;
3025 arg->req_id = ev->req_id;
3026 arg->resp_type = ev->resp_type;
3027 arg->status = ev->status;
3028
3029 return 0;
3030}
3031
0226d602 3032void ath10k_wmi_event_vdev_start_resp(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 3033{
32653cf1
MK		 3034 struct wmi_vdev_start_ev_arg arg = {};
3035 int ret;
5e3dd157 3036
7aa7a72a 3037 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_START_RESP_EVENTID\n");
5e3dd157 3038
d7579d12 3039 ret = ath10k_wmi_pull_vdev_start(ar, skb, &arg);
32653cf1
MK		 3040 if (ret) {
3041 ath10k_warn(ar, "failed to parse vdev start event: %d\n", ret);
3042 return;
3043 }
5e3dd157 3044
32653cf1 3045 if (WARN_ON(__le32_to_cpu(arg.status)))
5e3dd157
KV		 3046 return;
3047
3048 complete(&ar->vdev_setup_done);
3049}
3050
0226d602 3051void ath10k_wmi_event_vdev_stopped(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 3052{
7aa7a72a 3053 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STOPPED_EVENTID\n");
5e3dd157
KV		 3054 complete(&ar->vdev_setup_done);
3055}
3056
d7579d12
MK		 3057static int
3058ath10k_wmi_op_pull_peer_kick_ev(struct ath10k *ar, struct sk_buff *skb,
3059 struct wmi_peer_kick_ev_arg *arg)
32653cf1
MK		 3060{
3061 struct wmi_peer_sta_kickout_event *ev = (void *)skb->data;
3062
3063 if (skb->len < sizeof(*ev))
3064 return -EPROTO;
3065
3066 skb_pull(skb, sizeof(*ev));
3067 arg->mac_addr = ev->peer_macaddr.addr;
3068
3069 return 0;
3070}
3071
0226d602 3072void ath10k_wmi_event_peer_sta_kickout(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 3073{
32653cf1 3074 struct wmi_peer_kick_ev_arg arg = {};
5a13e76e 3075 struct ieee80211_sta *sta;
32653cf1 3076 int ret;
5a13e76e 3077
d7579d12 3078 ret = ath10k_wmi_pull_peer_kick(ar, skb, &arg);
32653cf1
MK		 3079 if (ret) {
3080 ath10k_warn(ar, "failed to parse peer kickout event: %d\n",
3081 ret);
3082 return;
3083 }
5a13e76e 3084
7aa7a72a 3085 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event peer sta kickout %pM\n",
32653cf1 3086 arg.mac_addr);
5a13e76e
KV		 3087
3088 rcu_read_lock();
3089
32653cf1 3090 sta = ieee80211_find_sta_by_ifaddr(ar->hw, arg.mac_addr, NULL);
5a13e76e 3091 if (!sta) {
7aa7a72a 3092 ath10k_warn(ar, "Spurious quick kickout for STA %pM\n",
32653cf1 3093 arg.mac_addr);
5a13e76e
KV		 3094 goto exit;
3095 }
3096
3097 ieee80211_report_low_ack(sta, 10);
3098
3099exit:
3100 rcu_read_unlock();
5e3dd157
KV		 3101}
3102
3103/*
3104 * FIXME
3105 *
3106 * We don't report to mac80211 sleep state of connected
3107 * stations. Due to this mac80211 can't fill in TIM IE
3108 * correctly.
3109 *
3110 * I know of no way of getting nullfunc frames that contain
3111 * sleep transition from connected stations - these do not
3112 * seem to be sent from the target to the host. There also
3113 * doesn't seem to be a dedicated event for that. So the
3114 * only way left to do this would be to read tim_bitmap
3115 * during SWBA.
3116 *
3117 * We could probably try using tim_bitmap from SWBA to tell
3118 * mac80211 which stations are asleep and which are not. The
3119 * problem here is calling mac80211 functions so many times
3120 * could take too long and make us miss the time to submit
3121 * the beacon to the target.
3122 *
3123 * So as a workaround we try to extend the TIM IE if there
3124 * is unicast buffered for stations with aid > 7 and fill it
3125 * in ourselves.
3126 */
3127static void ath10k_wmi_update_tim(struct ath10k *ar,
3128 struct ath10k_vif *arvif,
3129 struct sk_buff *bcn,
a03fee34 3130 const struct wmi_tim_info_arg *tim_info)
5e3dd157
KV		 3131{
3132 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)bcn->data;
3133 struct ieee80211_tim_ie *tim;
3134 u8 *ies, *ie;
3135 u8 ie_len, pvm_len;
af762c0b 3136 __le32 t;
a03fee34
RM		 3137 u32 v, tim_len;
3138
3139 /* When FW reports 0 in tim_len, ensure atleast first byte
3140 * in tim_bitmap is considered for pvm calculation.
3141 */
3142 tim_len = tim_info->tim_len ? __le32_to_cpu(tim_info->tim_len) : 1;
5e3dd157
KV		 3143
3144 /* if next SWBA has no tim_changed the tim_bitmap is garbage.
3145 * we must copy the bitmap upon change and reuse it later */
32653cf1 3146 if (__le32_to_cpu(tim_info->tim_changed)) {
5e3dd157
KV		 3147 int i;
3148
a03fee34
RM		 3149 if (sizeof(arvif->u.ap.tim_bitmap) < tim_len) {
3150 ath10k_warn(ar, "SWBA TIM field is too big (%u), truncated it to %zu",
3151 tim_len, sizeof(arvif->u.ap.tim_bitmap));
3152 tim_len = sizeof(arvif->u.ap.tim_bitmap);
3153 }
5e3dd157 3154
a03fee34 3155 for (i = 0; i < tim_len; i++) {
32653cf1 3156 t = tim_info->tim_bitmap[i / 4];
af762c0b 3157 v = __le32_to_cpu(t);
5e3dd157
KV		 3158 arvif->u.ap.tim_bitmap[i] = (v >> ((i % 4) * 8)) & 0xFF;
3159 }
3160
a03fee34
RM		 3161 /* FW reports either length 0 or length based on max supported
3162 * station. so we calculate this on our own
3163 */
5e3dd157 3164 arvif->u.ap.tim_len = 0;
a03fee34 3165 for (i = 0; i < tim_len; i++)
5e3dd157
KV		 3166 if (arvif->u.ap.tim_bitmap[i])
3167 arvif->u.ap.tim_len = i;
3168
3169 arvif->u.ap.tim_len++;
3170 }
3171
3172 ies = bcn->data;
3173 ies += ieee80211_hdrlen(hdr->frame_control);
3174 ies += 12; /* fixed parameters */
3175
3176 ie = (u8 *)cfg80211_find_ie(WLAN_EID_TIM, ies,
3177 (u8 *)skb_tail_pointer(bcn) - ies);
3178 if (!ie) {
09af8f85 3179 if (arvif->vdev_type != WMI_VDEV_TYPE_IBSS)
7aa7a72a 3180 ath10k_warn(ar, "no tim ie found;\n");
5e3dd157
KV		 3181 return;
3182 }
3183
3184 tim = (void *)ie + 2;
3185 ie_len = ie[1];
3186 pvm_len = ie_len - 3; /* exclude dtim count, dtim period, bmap ctl */
3187
3188 if (pvm_len < arvif->u.ap.tim_len) {
a03fee34 3189 int expand_size = tim_len - pvm_len;
5e3dd157
KV		 3190 int move_size = skb_tail_pointer(bcn) - (ie + 2 + ie_len);
3191 void *next_ie = ie + 2 + ie_len;
3192
3193 if (skb_put(bcn, expand_size)) {
3194 memmove(next_ie + expand_size, next_ie, move_size);
3195
3196 ie[1] += expand_size;
3197 ie_len += expand_size;
3198 pvm_len += expand_size;
3199 } else {
7aa7a72a 3200 ath10k_warn(ar, "tim expansion failed\n");
5e3dd157
KV		 3201 }
3202 }
3203
a03fee34 3204 if (pvm_len > tim_len) {
7aa7a72a 3205 ath10k_warn(ar, "tim pvm length is too great (%d)\n", pvm_len);
5e3dd157
KV		 3206 return;
3207 }
3208
32653cf1 3209 tim->bitmap_ctrl = !!__le32_to_cpu(tim_info->tim_mcast);
5e3dd157
KV		 3210 memcpy(tim->virtual_map, arvif->u.ap.tim_bitmap, pvm_len);
3211
748afc47 3212 if (tim->dtim_count == 0) {
66b8a010 3213 ATH10K_SKB_CB(bcn)->flags |= ATH10K_SKB_F_DTIM_ZERO;
748afc47 3214
32653cf1 3215 if (__le32_to_cpu(tim_info->tim_mcast) == 1)
66b8a010 3216 ATH10K_SKB_CB(bcn)->flags |= ATH10K_SKB_F_DELIVER_CAB;
748afc47
MK		 3217 }
3218
7aa7a72a 3219 ath10k_dbg(ar, ATH10K_DBG_MGMT, "dtim %d/%d mcast %d pvmlen %d\n",
5e3dd157
KV		 3220 tim->dtim_count, tim->dtim_period,
3221 tim->bitmap_ctrl, pvm_len);
3222}
3223
5e3dd157
KV		 3224static void ath10k_wmi_update_noa(struct ath10k *ar, struct ath10k_vif *arvif,
3225 struct sk_buff *bcn,
32653cf1 3226 const struct wmi_p2p_noa_info *noa)
5e3dd157 3227{
08c27be1 3228 if (!arvif->vif->p2p)
5e3dd157
KV		 3229 return;
3230
7aa7a72a 3231 ath10k_dbg(ar, ATH10K_DBG_MGMT, "noa changed: %d\n", noa->changed);
5e3dd157 3232
6a94888f
MK		 3233 if (noa->changed & WMI_P2P_NOA_CHANGED_BIT)
3234 ath10k_p2p_noa_update(arvif, noa);
5e3dd157
KV		 3235
3236 if (arvif->u.ap.noa_data)
3237 if (!pskb_expand_head(bcn, 0, arvif->u.ap.noa_len, GFP_ATOMIC))
3238 memcpy(skb_put(bcn, arvif->u.ap.noa_len),
3239 arvif->u.ap.noa_data,
3240 arvif->u.ap.noa_len);
5e3dd157
KV		 3241}
3242
d7579d12
MK		 3243static int ath10k_wmi_op_pull_swba_ev(struct ath10k *ar, struct sk_buff *skb,
3244 struct wmi_swba_ev_arg *arg)
32653cf1
MK		 3245{
3246 struct wmi_host_swba_event *ev = (void *)skb->data;
3247 u32 map;
3248 size_t i;
3249
3250 if (skb->len < sizeof(*ev))
3251 return -EPROTO;
3252
3253 skb_pull(skb, sizeof(*ev));
3254 arg->vdev_map = ev->vdev_map;
3255
3256 for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
3257 if (!(map & BIT(0)))
3258 continue;
3259
3260 /* If this happens there were some changes in firmware and
3261 * ath10k should update the max size of tim_info array.
3262 */
3263 if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
3264 break;
3265
a03fee34
RM		 3266 if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
3267 sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
3268 ath10k_warn(ar, "refusing to parse invalid swba structure\n");
3269 return -EPROTO;
3270 }
3271
3272 arg->tim_info[i].tim_len = ev->bcn_info[i].tim_info.tim_len;
3273 arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
3274 arg->tim_info[i].tim_bitmap =
3275 ev->bcn_info[i].tim_info.tim_bitmap;
3276 arg->tim_info[i].tim_changed =
3277 ev->bcn_info[i].tim_info.tim_changed;
3278 arg->tim_info[i].tim_num_ps_pending =
3279 ev->bcn_info[i].tim_info.tim_num_ps_pending;
3280
32653cf1
MK		 3281 arg->noa_info[i] = &ev->bcn_info[i].p2p_noa_info;
3282 i++;
3283 }
3284
3285 return 0;
3286}
3287
8b019fb0
YL		 3288static int ath10k_wmi_10_2_4_op_pull_swba_ev(struct ath10k *ar,
3289 struct sk_buff *skb,
3290 struct wmi_swba_ev_arg *arg)
3291{
3292 struct wmi_10_2_4_host_swba_event *ev = (void *)skb->data;
3293 u32 map;
3294 size_t i;
3295
3296 if (skb->len < sizeof(*ev))
3297 return -EPROTO;
3298
3299 skb_pull(skb, sizeof(*ev));
3300 arg->vdev_map = ev->vdev_map;
3301
3302 for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
3303 if (!(map & BIT(0)))
3304 continue;
3305
3306 /* If this happens there were some changes in firmware and
3307 * ath10k should update the max size of tim_info array.
3308 */
3309 if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
3310 break;
3311
3312 if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
3313 sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
3314 ath10k_warn(ar, "refusing to parse invalid swba structure\n");
3315 return -EPROTO;
3316 }
3317
3318 arg->tim_info[i].tim_len = ev->bcn_info[i].tim_info.tim_len;
3319 arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
3320 arg->tim_info[i].tim_bitmap =
3321 ev->bcn_info[i].tim_info.tim_bitmap;
3322 arg->tim_info[i].tim_changed =
3323 ev->bcn_info[i].tim_info.tim_changed;
3324 arg->tim_info[i].tim_num_ps_pending =
3325 ev->bcn_info[i].tim_info.tim_num_ps_pending;
3326 i++;
3327 }
3328
3329 return 0;
3330}
3331
3cec3be3
RM		 3332static int ath10k_wmi_10_4_op_pull_swba_ev(struct ath10k *ar,
3333 struct sk_buff *skb,
3334 struct wmi_swba_ev_arg *arg)
3335{
3336 struct wmi_10_4_host_swba_event *ev = (void *)skb->data;
3337 u32 map, tim_len;
3338 size_t i;
3339
3340 if (skb->len < sizeof(*ev))
3341 return -EPROTO;
3342
3343 skb_pull(skb, sizeof(*ev));
3344 arg->vdev_map = ev->vdev_map;
3345
3346 for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
3347 if (!(map & BIT(0)))
3348 continue;
3349
3350 /* If this happens there were some changes in firmware and
3351 * ath10k should update the max size of tim_info array.
3352 */
3353 if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
3354 break;
3355
3356 if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
3357 sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
3358 ath10k_warn(ar, "refusing to parse invalid swba structure\n");
3359 return -EPROTO;
3360 }
3361
3362 tim_len = __le32_to_cpu(ev->bcn_info[i].tim_info.tim_len);
3363 if (tim_len) {
3364 /* Exclude 4 byte guard length */
3365 tim_len -= 4;
3366 arg->tim_info[i].tim_len = __cpu_to_le32(tim_len);
3367 } else {
3368 arg->tim_info[i].tim_len = 0;
3369 }
3370
3371 arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
3372 arg->tim_info[i].tim_bitmap =
3373 ev->bcn_info[i].tim_info.tim_bitmap;
3374 arg->tim_info[i].tim_changed =
3375 ev->bcn_info[i].tim_info.tim_changed;
3376 arg->tim_info[i].tim_num_ps_pending =
3377 ev->bcn_info[i].tim_info.tim_num_ps_pending;
3378
3379 /* 10.4 firmware doesn't have p2p support. notice of absence
3380 * info can be ignored for now.
3381 */
3382
3383 i++;
3384 }
3385
3386 return 0;
3387}
3388
08e75ea8
VN		 3389static enum wmi_txbf_conf ath10k_wmi_10_4_txbf_conf_scheme(struct ath10k *ar)
3390{
3391 return WMI_TXBF_CONF_BEFORE_ASSOC;
3392}
3393
0226d602 3394void ath10k_wmi_event_host_swba(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 3395{
32653cf1 3396 struct wmi_swba_ev_arg arg = {};
5e3dd157
KV		 3397 u32 map;
3398 int i = -1;
a03fee34 3399 const struct wmi_tim_info_arg *tim_info;
32653cf1 3400 const struct wmi_p2p_noa_info *noa_info;
5e3dd157 3401 struct ath10k_vif *arvif;
5e3dd157 3402 struct sk_buff *bcn;
64badcb6 3403 dma_addr_t paddr;
767d34fc 3404 int ret, vdev_id = 0;
5e3dd157 3405
d7579d12 3406 ret = ath10k_wmi_pull_swba(ar, skb, &arg);
32653cf1
MK		 3407 if (ret) {
3408 ath10k_warn(ar, "failed to parse swba event: %d\n", ret);
3409 return;
3410 }
3411
3412 map = __le32_to_cpu(arg.vdev_map);
5e3dd157 3413
7aa7a72a 3414 ath10k_dbg(ar, ATH10K_DBG_MGMT, "mgmt swba vdev_map 0x%x\n",
32653cf1 3415 map);
5e3dd157
KV		 3416
3417 for (; map; map >>= 1, vdev_id++) {
3418 if (!(map & 0x1))
3419 continue;
3420
3421 i++;
3422
3423 if (i >= WMI_MAX_AP_VDEV) {
7aa7a72a 3424 ath10k_warn(ar, "swba has corrupted vdev map\n");
5e3dd157
KV		 3425 break;
3426 }
3427
a03fee34 3428 tim_info = &arg.tim_info[i];
32653cf1 3429 noa_info = arg.noa_info[i];
5e3dd157 3430
7aa7a72a 3431 ath10k_dbg(ar, ATH10K_DBG_MGMT,
7a8a396b 3432 "mgmt event bcn_info %d tim_len %d mcast %d changed %d num_ps_pending %d bitmap 0x%08x%08x%08x%08x\n",
5e3dd157 3433 i,
32653cf1
MK		 3434 __le32_to_cpu(tim_info->tim_len),
3435 __le32_to_cpu(tim_info->tim_mcast),
3436 __le32_to_cpu(tim_info->tim_changed),
3437 __le32_to_cpu(tim_info->tim_num_ps_pending),
3438 __le32_to_cpu(tim_info->tim_bitmap[3]),
3439 __le32_to_cpu(tim_info->tim_bitmap[2]),
3440 __le32_to_cpu(tim_info->tim_bitmap[1]),
3441 __le32_to_cpu(tim_info->tim_bitmap[0]));
5e3dd157 3442
a03fee34
RM		 3443 /* TODO: Only first 4 word from tim_bitmap is dumped.
3444 * Extend debug code to dump full tim_bitmap.
3445 */
3446
5e3dd157
KV		 3447 arvif = ath10k_get_arvif(ar, vdev_id);
3448 if (arvif == NULL) {
7aa7a72a
MK		 3449 ath10k_warn(ar, "no vif for vdev_id %d found\n",
3450 vdev_id);
5e3dd157
KV		 3451 continue;
3452 }
3453
c2df44b3
MK		 3454 /* There are no completions for beacons so wait for next SWBA
3455 * before telling mac80211 to decrement CSA counter
3456 *
3457 * Once CSA counter is completed stop sending beacons until
3458 * actual channel switch is done */
3459 if (arvif->vif->csa_active &&
3460 ieee80211_csa_is_complete(arvif->vif)) {
3461 ieee80211_csa_finish(arvif->vif);
3462 continue;
3463 }
3464
5e3dd157
KV		 3465 bcn = ieee80211_beacon_get(ar->hw, arvif->vif);
3466 if (!bcn) {
7aa7a72a 3467 ath10k_warn(ar, "could not get mac80211 beacon\n");
5e3dd157
KV		 3468 continue;
3469 }
3470
4b604558 3471 ath10k_tx_h_seq_no(arvif->vif, bcn);
32653cf1
MK		 3472 ath10k_wmi_update_tim(ar, arvif, bcn, tim_info);
3473 ath10k_wmi_update_noa(ar, arvif, bcn, noa_info);
5e3dd157 3474
ed54388a 3475 spin_lock_bh(&ar->data_lock);
748afc47 3476
ed54388a 3477 if (arvif->beacon) {
af21319f
MK		 3478 switch (arvif->beacon_state) {
3479 case ATH10K_BEACON_SENT:
3480 break;
3481 case ATH10K_BEACON_SCHEDULED:
3482 ath10k_warn(ar, "SWBA overrun on vdev %d, skipped old beacon\n",
3483 arvif->vdev_id);
3484 break;
3485 case ATH10K_BEACON_SENDING:
3486 ath10k_warn(ar, "SWBA overrun on vdev %d, skipped new beacon\n",
748afc47 3487 arvif->vdev_id);
af21319f
MK		 3488 dev_kfree_skb(bcn);
3489 goto skip;
3490 }
748afc47 3491
64badcb6 3492 ath10k_mac_vif_beacon_free(arvif);
ed54388a 3493 }
5e3dd157 3494
64badcb6
MK		 3495 if (!arvif->beacon_buf) {
3496 paddr = dma_map_single(arvif->ar->dev, bcn->data,
3497 bcn->len, DMA_TO_DEVICE);
3498 ret = dma_mapping_error(arvif->ar->dev, paddr);
3499 if (ret) {
3500 ath10k_warn(ar, "failed to map beacon: %d\n",
3501 ret);
3502 dev_kfree_skb_any(bcn);
5e55e3cb 3503 ret = -EIO;
64badcb6
MK		 3504 goto skip;
3505 }
3506
3507 ATH10K_SKB_CB(bcn)->paddr = paddr;
3508 } else {
3509 if (bcn->len > IEEE80211_MAX_FRAME_LEN) {
3510 ath10k_warn(ar, "trimming beacon %d -> %d bytes!\n",
3511 bcn->len, IEEE80211_MAX_FRAME_LEN);
3512 skb_trim(bcn, IEEE80211_MAX_FRAME_LEN);
3513 }
3514 memcpy(arvif->beacon_buf, bcn->data, bcn->len);
3515 ATH10K_SKB_CB(bcn)->paddr = arvif->beacon_paddr;
767d34fc 3516 }
748afc47 3517
ed54388a 3518 arvif->beacon = bcn;
af21319f 3519 arvif->beacon_state = ATH10K_BEACON_SCHEDULED;
5e3dd157 3520
5ce8e7fd
RM		 3521 trace_ath10k_tx_hdr(ar, bcn->data, bcn->len);
3522 trace_ath10k_tx_payload(ar, bcn->data, bcn->len);
3523
767d34fc 3524skip:
ed54388a 3525 spin_unlock_bh(&ar->data_lock);
5e3dd157 3526 }
af21319f
MK		 3527
3528 ath10k_wmi_tx_beacons_nowait(ar);
5e3dd157
KV		 3529}
3530
0226d602 3531void ath10k_wmi_event_tbttoffset_update(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 3532{
7aa7a72a 3533 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TBTTOFFSET_UPDATE_EVENTID\n");
5e3dd157
KV		 3534}
3535
9702c686 3536static void ath10k_dfs_radar_report(struct ath10k *ar,
991adf71 3537 struct wmi_phyerr_ev_arg *phyerr,
2332d0ae 3538 const struct phyerr_radar_report *rr,
9702c686
JD		 3539 u64 tsf)
3540{
3541 u32 reg0, reg1, tsf32l;
500ff9f9 3542 struct ieee80211_channel *ch;
9702c686
JD		 3543 struct pulse_event pe;
3544 u64 tsf64;
3545 u8 rssi, width;
3546
3547 reg0 = __le32_to_cpu(rr->reg0);
3548 reg1 = __le32_to_cpu(rr->reg1);
3549
7aa7a72a 3550 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
9702c686
JD		 3551 "wmi phyerr radar report chirp %d max_width %d agc_total_gain %d pulse_delta_diff %d\n",
3552 MS(reg0, RADAR_REPORT_REG0_PULSE_IS_CHIRP),
3553 MS(reg0, RADAR_REPORT_REG0_PULSE_IS_MAX_WIDTH),
3554 MS(reg0, RADAR_REPORT_REG0_AGC_TOTAL_GAIN),
3555 MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_DIFF));
7aa7a72a 3556 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
9702c686
JD		 3557 "wmi phyerr radar report pulse_delta_pean %d pulse_sidx %d fft_valid %d agc_mb_gain %d subchan_mask %d\n",
3558 MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_PEAK),
3559 MS(reg0, RADAR_REPORT_REG0_PULSE_SIDX),
3560 MS(reg1, RADAR_REPORT_REG1_PULSE_SRCH_FFT_VALID),
3561 MS(reg1, RADAR_REPORT_REG1_PULSE_AGC_MB_GAIN),
3562 MS(reg1, RADAR_REPORT_REG1_PULSE_SUBCHAN_MASK));
7aa7a72a 3563 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
9702c686
JD		 3564 "wmi phyerr radar report pulse_tsf_offset 0x%X pulse_dur: %d\n",
3565 MS(reg1, RADAR_REPORT_REG1_PULSE_TSF_OFFSET),
3566 MS(reg1, RADAR_REPORT_REG1_PULSE_DUR));
3567
3568 if (!ar->dfs_detector)
3569 return;
3570
500ff9f9
MK		 3571 spin_lock_bh(&ar->data_lock);
3572 ch = ar->rx_channel;
3573 spin_unlock_bh(&ar->data_lock);
3574
3575 if (!ch) {
3576 ath10k_warn(ar, "failed to derive channel for radar pulse, treating as radar\n");
3577 goto radar_detected;
3578 }
3579
9702c686 3580 /* report event to DFS pattern detector */
991adf71 3581 tsf32l = phyerr->tsf_timestamp;
9702c686
JD		 3582 tsf64 = tsf & (~0xFFFFFFFFULL);
3583 tsf64 |= tsf32l;
3584
3585 width = MS(reg1, RADAR_REPORT_REG1_PULSE_DUR);
2332d0ae 3586 rssi = phyerr->rssi_combined;
9702c686
JD		 3587
3588 /* hardware store this as 8 bit signed value,
3589 * set to zero if negative number
3590 */
3591 if (rssi & 0x80)
3592 rssi = 0;
3593
3594 pe.ts = tsf64;
500ff9f9 3595 pe.freq = ch->center_freq;
9702c686
JD		 3596 pe.width = width;
3597 pe.rssi = rssi;
2c3f26a0 3598 pe.chirp = (MS(reg0, RADAR_REPORT_REG0_PULSE_IS_CHIRP) != 0);
7aa7a72a 3599 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
9702c686
JD		 3600 "dfs add pulse freq: %d, width: %d, rssi %d, tsf: %llX\n",
3601 pe.freq, pe.width, pe.rssi, pe.ts);
3602
3603 ATH10K_DFS_STAT_INC(ar, pulses_detected);
3604
3605 if (!ar->dfs_detector->add_pulse(ar->dfs_detector, &pe)) {
7aa7a72a 3606 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
9702c686
JD		 3607 "dfs no pulse pattern detected, yet\n");
3608 return;
3609 }
3610
500ff9f9 3611radar_detected:
7aa7a72a 3612 ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs radar detected\n");
9702c686 3613 ATH10K_DFS_STAT_INC(ar, radar_detected);
7d9b40b4
MP		 3614
3615 /* Control radar events reporting in debugfs file
3616 dfs_block_radar_events */
3617 if (ar->dfs_block_radar_events) {
7aa7a72a 3618 ath10k_info(ar, "DFS Radar detected, but ignored as requested\n");
7d9b40b4
MP		 3619 return;
3620 }
3621
9702c686
JD		 3622 ieee80211_radar_detected(ar->hw);
3623}
3624
3625static int ath10k_dfs_fft_report(struct ath10k *ar,
991adf71 3626 struct wmi_phyerr_ev_arg *phyerr,
2332d0ae 3627 const struct phyerr_fft_report *fftr,
9702c686
JD		 3628 u64 tsf)
3629{
3630 u32 reg0, reg1;
3631 u8 rssi, peak_mag;
3632
3633 reg0 = __le32_to_cpu(fftr->reg0);
3634 reg1 = __le32_to_cpu(fftr->reg1);
2332d0ae 3635 rssi = phyerr->rssi_combined;
9702c686 3636
7aa7a72a 3637 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
9702c686
JD		 3638 "wmi phyerr fft report total_gain_db %d base_pwr_db %d fft_chn_idx %d peak_sidx %d\n",
3639 MS(reg0, SEARCH_FFT_REPORT_REG0_TOTAL_GAIN_DB),
3640 MS(reg0, SEARCH_FFT_REPORT_REG0_BASE_PWR_DB),
3641 MS(reg0, SEARCH_FFT_REPORT_REG0_FFT_CHN_IDX),
3642 MS(reg0, SEARCH_FFT_REPORT_REG0_PEAK_SIDX));
7aa7a72a 3643 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
9702c686
JD		 3644 "wmi phyerr fft report rel_pwr_db %d avgpwr_db %d peak_mag %d num_store_bin %d\n",
3645 MS(reg1, SEARCH_FFT_REPORT_REG1_RELPWR_DB),
3646 MS(reg1, SEARCH_FFT_REPORT_REG1_AVGPWR_DB),
3647 MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG),
3648 MS(reg1, SEARCH_FFT_REPORT_REG1_NUM_STR_BINS_IB));
3649
3650 peak_mag = MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG);
3651
3652 /* false event detection */
3653 if (rssi == DFS_RSSI_POSSIBLY_FALSE &&
3654 peak_mag < 2 * DFS_PEAK_MAG_THOLD_POSSIBLY_FALSE) {
7aa7a72a 3655 ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs false pulse detected\n");
9702c686
JD		 3656 ATH10K_DFS_STAT_INC(ar, pulses_discarded);
3657 return -EINVAL;
3658 }
3659
3660 return 0;
3661}
3662
0226d602 3663void ath10k_wmi_event_dfs(struct ath10k *ar,
991adf71 3664 struct wmi_phyerr_ev_arg *phyerr,
0226d602 3665 u64 tsf)
9702c686
JD		 3666{
3667 int buf_len, tlv_len, res, i = 0;
2332d0ae
MK		 3668 const struct phyerr_tlv *tlv;
3669 const struct phyerr_radar_report *rr;
3670 const struct phyerr_fft_report *fftr;
3671 const u8 *tlv_buf;
9702c686 3672
991adf71 3673 buf_len = phyerr->buf_len;
7aa7a72a 3674 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
9702c686 3675 "wmi event dfs err_code %d rssi %d tsfl 0x%X tsf64 0x%llX len %d\n",
2332d0ae 3676 phyerr->phy_err_code, phyerr->rssi_combined,
991adf71 3677 phyerr->tsf_timestamp, tsf, buf_len);
9702c686
JD		 3678
3679 /* Skip event if DFS disabled */
3680 if (!config_enabled(CONFIG_ATH10K_DFS_CERTIFIED))
3681 return;
3682
3683 ATH10K_DFS_STAT_INC(ar, pulses_total);
3684
3685 while (i < buf_len) {
3686 if (i + sizeof(*tlv) > buf_len) {
7aa7a72a
MK		 3687 ath10k_warn(ar, "too short buf for tlv header (%d)\n",
3688 i);
9702c686
JD		 3689 return;
3690 }
3691
2332d0ae 3692 tlv = (struct phyerr_tlv *)&phyerr->buf[i];
9702c686 3693 tlv_len = __le16_to_cpu(tlv->len);
2332d0ae 3694 tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
7aa7a72a 3695 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
9702c686
JD		 3696 "wmi event dfs tlv_len %d tlv_tag 0x%02X tlv_sig 0x%02X\n",
3697 tlv_len, tlv->tag, tlv->sig);
3698
3699 switch (tlv->tag) {
3700 case PHYERR_TLV_TAG_RADAR_PULSE_SUMMARY:
3701 if (i + sizeof(*tlv) + sizeof(*rr) > buf_len) {
7aa7a72a 3702 ath10k_warn(ar, "too short radar pulse summary (%d)\n",
9702c686
JD		 3703 i);
3704 return;
3705 }
3706
3707 rr = (struct phyerr_radar_report *)tlv_buf;
2332d0ae 3708 ath10k_dfs_radar_report(ar, phyerr, rr, tsf);
9702c686
JD		 3709 break;
3710 case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
3711 if (i + sizeof(*tlv) + sizeof(*fftr) > buf_len) {
7aa7a72a
MK		 3712 ath10k_warn(ar, "too short fft report (%d)\n",
3713 i);
9702c686
JD		 3714 return;
3715 }
3716
3717 fftr = (struct phyerr_fft_report *)tlv_buf;
2332d0ae 3718 res = ath10k_dfs_fft_report(ar, phyerr, fftr, tsf);
9702c686
JD		 3719 if (res)
3720 return;
3721 break;
3722 }
3723
3724 i += sizeof(*tlv) + tlv_len;
3725 }
3726}
3727
0226d602 3728void ath10k_wmi_event_spectral_scan(struct ath10k *ar,
991adf71 3729 struct wmi_phyerr_ev_arg *phyerr,
0226d602 3730 u64 tsf)
9702c686 3731{
855aed12
SW		 3732 int buf_len, tlv_len, res, i = 0;
3733 struct phyerr_tlv *tlv;
2332d0ae
MK		 3734 const void *tlv_buf;
3735 const struct phyerr_fft_report *fftr;
855aed12
SW		 3736 size_t fftr_len;
3737
991adf71 3738 buf_len = phyerr->buf_len;
855aed12
SW		 3739
3740 while (i < buf_len) {
3741 if (i + sizeof(*tlv) > buf_len) {
7aa7a72a 3742 ath10k_warn(ar, "failed to parse phyerr tlv header at byte %d\n",
855aed12
SW		 3743 i);
3744 return;
3745 }
3746
2332d0ae 3747 tlv = (struct phyerr_tlv *)&phyerr->buf[i];
855aed12 3748 tlv_len = __le16_to_cpu(tlv->len);
2332d0ae 3749 tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
855aed12
SW		 3750
3751 if (i + sizeof(*tlv) + tlv_len > buf_len) {
7aa7a72a 3752 ath10k_warn(ar, "failed to parse phyerr tlv payload at byte %d\n",
855aed12
SW		 3753 i);
3754 return;
3755 }
3756
3757 switch (tlv->tag) {
3758 case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
3759 if (sizeof(*fftr) > tlv_len) {
7aa7a72a 3760 ath10k_warn(ar, "failed to parse fft report at byte %d\n",
855aed12
SW		 3761 i);
3762 return;
3763 }
3764
3765 fftr_len = tlv_len - sizeof(*fftr);
2332d0ae
MK		 3766 fftr = tlv_buf;
3767 res = ath10k_spectral_process_fft(ar, phyerr,
855aed12
SW		 3768 fftr, fftr_len,
3769 tsf);
3770 if (res < 0) {
3413e97d 3771 ath10k_dbg(ar, ATH10K_DBG_WMI, "failed to process fft report: %d\n",
617b0f4d 3772 res);
855aed12
SW		 3773 return;
3774 }
3775 break;
3776 }
3777
3778 i += sizeof(*tlv) + tlv_len;
3779 }
9702c686
JD		 3780}
3781
991adf71
RM		 3782static int ath10k_wmi_op_pull_phyerr_ev_hdr(struct ath10k *ar,
3783 struct sk_buff *skb,
3784 struct wmi_phyerr_hdr_arg *arg)
32653cf1
MK		 3785{
3786 struct wmi_phyerr_event *ev = (void *)skb->data;
3787
3788 if (skb->len < sizeof(*ev))
3789 return -EPROTO;
3790
991adf71
RM		 3791 arg->num_phyerrs = __le32_to_cpu(ev->num_phyerrs);
3792 arg->tsf_l32 = __le32_to_cpu(ev->tsf_l32);
3793 arg->tsf_u32 = __le32_to_cpu(ev->tsf_u32);
3794 arg->buf_len = skb->len - sizeof(*ev);
32653cf1
MK		 3795 arg->phyerrs = ev->phyerrs;
3796
3797 return 0;
3798}
3799
2b0a2e0d
RM		 3800static int ath10k_wmi_10_4_op_pull_phyerr_ev_hdr(struct ath10k *ar,
3801 struct sk_buff *skb,
3802 struct wmi_phyerr_hdr_arg *arg)
3803{
3804 struct wmi_10_4_phyerr_event *ev = (void *)skb->data;
3805
3806 if (skb->len < sizeof(*ev))
3807 return -EPROTO;
3808
3809 /* 10.4 firmware always reports only one phyerr */
3810 arg->num_phyerrs = 1;
3811
3812 arg->tsf_l32 = __le32_to_cpu(ev->tsf_l32);
3813 arg->tsf_u32 = __le32_to_cpu(ev->tsf_u32);
3814 arg->buf_len = skb->len;
3815 arg->phyerrs = skb->data;
3816
3817 return 0;
3818}
3819
991adf71
RM		 3820int ath10k_wmi_op_pull_phyerr_ev(struct ath10k *ar,
3821 const void *phyerr_buf,
3822 int left_len,
3823 struct wmi_phyerr_ev_arg *arg)
3824{
3825 const struct wmi_phyerr *phyerr = phyerr_buf;
3826 int i;
3827
3828 if (left_len < sizeof(*phyerr)) {
ee92a209 3829 ath10k_warn(ar, "wrong phyerr event head len %d (need: >=%zd)\n",
991adf71
RM		 3830 left_len, sizeof(*phyerr));
3831 return -EINVAL;
3832 }
3833
3834 arg->tsf_timestamp = __le32_to_cpu(phyerr->tsf_timestamp);
3835 arg->freq1 = __le16_to_cpu(phyerr->freq1);
3836 arg->freq2 = __le16_to_cpu(phyerr->freq2);
3837 arg->rssi_combined = phyerr->rssi_combined;
3838 arg->chan_width_mhz = phyerr->chan_width_mhz;
3839 arg->buf_len = __le32_to_cpu(phyerr->buf_len);
3840 arg->buf = phyerr->buf;
3841 arg->hdr_len = sizeof(*phyerr);
3842
3843 for (i = 0; i < 4; i++)
3844 arg->nf_chains[i] = __le16_to_cpu(phyerr->nf_chains[i]);
3845
3846 switch (phyerr->phy_err_code) {
3847 case PHY_ERROR_GEN_SPECTRAL_SCAN:
3848 arg->phy_err_code = PHY_ERROR_SPECTRAL_SCAN;
3849 break;
3850 case PHY_ERROR_GEN_FALSE_RADAR_EXT:
3851 arg->phy_err_code = PHY_ERROR_FALSE_RADAR_EXT;
3852 break;
3853 case PHY_ERROR_GEN_RADAR:
3854 arg->phy_err_code = PHY_ERROR_RADAR;
3855 break;
3856 default:
3857 arg->phy_err_code = PHY_ERROR_UNKNOWN;
3858 break;
3859 }
3860
3861 return 0;
3862}
3863
2b0a2e0d
RM		 3864static int ath10k_wmi_10_4_op_pull_phyerr_ev(struct ath10k *ar,
3865 const void *phyerr_buf,
3866 int left_len,
3867 struct wmi_phyerr_ev_arg *arg)
3868{
3869 const struct wmi_10_4_phyerr_event *phyerr = phyerr_buf;
3870 u32 phy_err_mask;
3871 int i;
3872
3873 if (left_len < sizeof(*phyerr)) {
ee92a209 3874 ath10k_warn(ar, "wrong phyerr event head len %d (need: >=%zd)\n",
2b0a2e0d
RM		 3875 left_len, sizeof(*phyerr));
3876 return -EINVAL;
3877 }
3878
3879 arg->tsf_timestamp = __le32_to_cpu(phyerr->tsf_timestamp);
3880 arg->freq1 = __le16_to_cpu(phyerr->freq1);
3881 arg->freq2 = __le16_to_cpu(phyerr->freq2);
3882 arg->rssi_combined = phyerr->rssi_combined;
3883 arg->chan_width_mhz = phyerr->chan_width_mhz;
3884 arg->buf_len = __le32_to_cpu(phyerr->buf_len);
3885 arg->buf = phyerr->buf;
3886 arg->hdr_len = sizeof(*phyerr);
3887
3888 for (i = 0; i < 4; i++)
3889 arg->nf_chains[i] = __le16_to_cpu(phyerr->nf_chains[i]);
3890
3891 phy_err_mask = __le32_to_cpu(phyerr->phy_err_mask[0]);
3892
3893 if (phy_err_mask & PHY_ERROR_10_4_SPECTRAL_SCAN_MASK)
3894 arg->phy_err_code = PHY_ERROR_SPECTRAL_SCAN;
3895 else if (phy_err_mask & PHY_ERROR_10_4_RADAR_MASK)
3896 arg->phy_err_code = PHY_ERROR_RADAR;
3897 else
3898 arg->phy_err_code = PHY_ERROR_UNKNOWN;
3899
3900 return 0;
3901}
3902
0226d602 3903void ath10k_wmi_event_phyerr(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 3904{
991adf71
RM		 3905 struct wmi_phyerr_hdr_arg hdr_arg = {};
3906 struct wmi_phyerr_ev_arg phyerr_arg = {};
3907 const void *phyerr;
9702c686
JD		 3908 u32 count, i, buf_len, phy_err_code;
3909 u64 tsf;
32653cf1 3910 int left_len, ret;
9702c686
JD		 3911
3912 ATH10K_DFS_STAT_INC(ar, phy_errors);
3913
991adf71 3914 ret = ath10k_wmi_pull_phyerr_hdr(ar, skb, &hdr_arg);
32653cf1 3915 if (ret) {
991adf71 3916 ath10k_warn(ar, "failed to parse phyerr event hdr: %d\n", ret);
9702c686
JD		 3917 return;
3918 }
3919
9702c686 3920 /* Check number of included events */
991adf71 3921 count = hdr_arg.num_phyerrs;
9702c686 3922
991adf71
RM		 3923 left_len = hdr_arg.buf_len;
3924
3925 tsf = hdr_arg.tsf_u32;
9702c686 3926 tsf <<= 32;
991adf71 3927 tsf |= hdr_arg.tsf_l32;
9702c686 3928
7aa7a72a 3929 ath10k_dbg(ar, ATH10K_DBG_WMI,
9702c686
JD		 3930 "wmi event phyerr count %d tsf64 0x%llX\n",
3931 count, tsf);
3932
991adf71 3933 phyerr = hdr_arg.phyerrs;
9702c686 3934 for (i = 0; i < count; i++) {
991adf71
RM		 3935 ret = ath10k_wmi_pull_phyerr(ar, phyerr, left_len, &phyerr_arg);
3936 if (ret) {
3937 ath10k_warn(ar, "failed to parse phyerr event (%d)\n",
7aa7a72a 3938 i);
9702c686
JD		 3939 return;
3940 }
3941
991adf71
RM		 3942 left_len -= phyerr_arg.hdr_len;
3943 buf_len = phyerr_arg.buf_len;
3944 phy_err_code = phyerr_arg.phy_err_code;
9702c686
JD		 3945
3946 if (left_len < buf_len) {
7aa7a72a 3947 ath10k_warn(ar, "single event (%d) wrong buf len\n", i);
9702c686
JD		 3948 return;
3949 }
3950
3951 left_len -= buf_len;
3952
3953 switch (phy_err_code) {
3954 case PHY_ERROR_RADAR:
991adf71 3955 ath10k_wmi_event_dfs(ar, &phyerr_arg, tsf);
9702c686
JD		 3956 break;
3957 case PHY_ERROR_SPECTRAL_SCAN:
991adf71 3958 ath10k_wmi_event_spectral_scan(ar, &phyerr_arg, tsf);
9702c686
JD		 3959 break;
3960 case PHY_ERROR_FALSE_RADAR_EXT:
991adf71
RM		 3961 ath10k_wmi_event_dfs(ar, &phyerr_arg, tsf);
3962 ath10k_wmi_event_spectral_scan(ar, &phyerr_arg, tsf);
9702c686
JD		 3963 break;
3964 default:
3965 break;
3966 }
3967
991adf71 3968 phyerr = phyerr + phyerr_arg.hdr_len + buf_len;
9702c686 3969 }
5e3dd157
KV		 3970}
3971
0226d602 3972void ath10k_wmi_event_roam(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 3973{
c1a4654a
MK		 3974 struct wmi_roam_ev_arg arg = {};
3975 int ret;
3976 u32 vdev_id;
3977 u32 reason;
3978 s32 rssi;
3979
3980 ret = ath10k_wmi_pull_roam_ev(ar, skb, &arg);
3981 if (ret) {
3982 ath10k_warn(ar, "failed to parse roam event: %d\n", ret);
3983 return;
3984 }
3985
3986 vdev_id = __le32_to_cpu(arg.vdev_id);
3987 reason = __le32_to_cpu(arg.reason);
3988 rssi = __le32_to_cpu(arg.rssi);
3989 rssi += WMI_SPECTRAL_NOISE_FLOOR_REF_DEFAULT;
3990
3991 ath10k_dbg(ar, ATH10K_DBG_WMI,
3992 "wmi roam event vdev %u reason 0x%08x rssi %d\n",
3993 vdev_id, reason, rssi);
3994
3995 if (reason >= WMI_ROAM_REASON_MAX)
3996 ath10k_warn(ar, "ignoring unknown roam event reason %d on vdev %i\n",
3997 reason, vdev_id);
3998
3999 switch (reason) {
c1a4654a 4000 case WMI_ROAM_REASON_BEACON_MISS:
cc9904e6
MK		 4001 ath10k_mac_handle_beacon_miss(ar, vdev_id);
4002 break;
4003 case WMI_ROAM_REASON_BETTER_AP:
c1a4654a
MK		 4004 case WMI_ROAM_REASON_LOW_RSSI:
4005 case WMI_ROAM_REASON_SUITABLE_AP_FOUND:
4006 case WMI_ROAM_REASON_HO_FAILED:
4007 ath10k_warn(ar, "ignoring not implemented roam event reason %d on vdev %i\n",
4008 reason, vdev_id);
4009 break;
4010 }
5e3dd157
KV		 4011}
4012
0226d602 4013void ath10k_wmi_event_profile_match(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4014{
7aa7a72a 4015 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PROFILE_MATCH\n");
5e3dd157
KV		 4016}
4017
0226d602 4018void ath10k_wmi_event_debug_print(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4019{
2fe5288c
KV		 4020 char buf[101], c;
4021 int i;
4022
4023 for (i = 0; i < sizeof(buf) - 1; i++) {
4024 if (i >= skb->len)
4025 break;
4026
4027 c = skb->data[i];
4028
4029 if (c == '\0')
4030 break;
4031
4032 if (isascii(c) && isprint(c))
4033 buf[i] = c;
4034 else
4035 buf[i] = '.';
4036 }
4037
4038 if (i == sizeof(buf) - 1)
7aa7a72a 4039 ath10k_warn(ar, "wmi debug print truncated: %d\n", skb->len);
2fe5288c
KV		 4040
4041 /* for some reason the debug prints end with \n, remove that */
4042 if (skb->data[i - 1] == '\n')
4043 i--;
4044
4045 /* the last byte is always reserved for the null character */
4046 buf[i] = '\0';
4047
3be004c3 4048 ath10k_dbg(ar, ATH10K_DBG_WMI_PRINT, "wmi print '%s'\n", buf);
5e3dd157
KV		 4049}
4050
0226d602 4051void ath10k_wmi_event_pdev_qvit(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4052{
7aa7a72a 4053 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_QVIT_EVENTID\n");
5e3dd157
KV		 4054}
4055
0226d602 4056void ath10k_wmi_event_wlan_profile_data(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4057{
7aa7a72a 4058 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_WLAN_PROFILE_DATA_EVENTID\n");
5e3dd157
KV		 4059}
4060
0226d602
MK		 4061void ath10k_wmi_event_rtt_measurement_report(struct ath10k *ar,
4062 struct sk_buff *skb)
5e3dd157 4063{
7aa7a72a 4064 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_MEASUREMENT_REPORT_EVENTID\n");
5e3dd157
KV		 4065}
4066
0226d602
MK		 4067void ath10k_wmi_event_tsf_measurement_report(struct ath10k *ar,
4068 struct sk_buff *skb)
5e3dd157 4069{
7aa7a72a 4070 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TSF_MEASUREMENT_REPORT_EVENTID\n");
5e3dd157
KV		 4071}
4072
0226d602 4073void ath10k_wmi_event_rtt_error_report(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4074{
7aa7a72a 4075 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_ERROR_REPORT_EVENTID\n");
5e3dd157
KV		 4076}
4077
0226d602 4078void ath10k_wmi_event_wow_wakeup_host(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4079{
5fd3ac3c
JD		 4080 struct wmi_wow_ev_arg ev = {};
4081 int ret;
4082
4083 complete(&ar->wow.wakeup_completed);
4084
4085 ret = ath10k_wmi_pull_wow_event(ar, skb, &ev);
4086 if (ret) {
4087 ath10k_warn(ar, "failed to parse wow wakeup event: %d\n", ret);
4088 return;
4089 }
4090
4091 ath10k_dbg(ar, ATH10K_DBG_WMI, "wow wakeup host reason %s\n",
4092 wow_reason(ev.wake_reason));
5e3dd157
KV		 4093}
4094
0226d602 4095void ath10k_wmi_event_dcs_interference(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4096{
7aa7a72a 4097 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_DCS_INTERFERENCE_EVENTID\n");
5e3dd157
KV		 4098}
4099
29542666
MK		 4100static u8 ath10k_tpc_config_get_rate(struct ath10k *ar,
4101 struct wmi_pdev_tpc_config_event *ev,
4102 u32 rate_idx, u32 num_chains,
4103 u32 rate_code, u8 type)
4104{
4105 u8 tpc, num_streams, preamble, ch, stm_idx;
4106
4107 num_streams = ATH10K_HW_NSS(rate_code);
4108 preamble = ATH10K_HW_PREAMBLE(rate_code);
4109 ch = num_chains - 1;
4110
4111 tpc = min_t(u8, ev->rates_array[rate_idx], ev->max_reg_allow_pow[ch]);
4112
4113 if (__le32_to_cpu(ev->num_tx_chain) <= 1)
4114 goto out;
4115
4116 if (preamble == WMI_RATE_PREAMBLE_CCK)
4117 goto out;
4118
4119 stm_idx = num_streams - 1;
4120 if (num_chains <= num_streams)
4121 goto out;
4122
4123 switch (type) {
4124 case WMI_TPC_TABLE_TYPE_STBC:
4125 tpc = min_t(u8, tpc,
4126 ev->max_reg_allow_pow_agstbc[ch - 1][stm_idx]);
4127 break;
4128 case WMI_TPC_TABLE_TYPE_TXBF:
4129 tpc = min_t(u8, tpc,
4130 ev->max_reg_allow_pow_agtxbf[ch - 1][stm_idx]);
4131 break;
4132 case WMI_TPC_TABLE_TYPE_CDD:
4133 tpc = min_t(u8, tpc,
4134 ev->max_reg_allow_pow_agcdd[ch - 1][stm_idx]);
4135 break;
4136 default:
4137 ath10k_warn(ar, "unknown wmi tpc table type: %d\n", type);
4138 tpc = 0;
4139 break;
4140 }
4141
4142out:
4143 return tpc;
4144}
4145
4146static void ath10k_tpc_config_disp_tables(struct ath10k *ar,
4147 struct wmi_pdev_tpc_config_event *ev,
4148 struct ath10k_tpc_stats *tpc_stats,
4149 u8 *rate_code, u16 *pream_table, u8 type)
4150{
4151 u32 i, j, pream_idx, flags;
4152 u8 tpc[WMI_TPC_TX_N_CHAIN];
4153 char tpc_value[WMI_TPC_TX_N_CHAIN * WMI_TPC_BUF_SIZE];
4154 char buff[WMI_TPC_BUF_SIZE];
4155
4156 flags = __le32_to_cpu(ev->flags);
4157
4158 switch (type) {
4159 case WMI_TPC_TABLE_TYPE_CDD:
4160 if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_CDD)) {
4161 ath10k_dbg(ar, ATH10K_DBG_WMI, "CDD not supported\n");
4162 tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
4163 return;
4164 }
4165 break;
4166 case WMI_TPC_TABLE_TYPE_STBC:
4167 if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_STBC)) {
4168 ath10k_dbg(ar, ATH10K_DBG_WMI, "STBC not supported\n");
4169 tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
4170 return;
4171 }
4172 break;
4173 case WMI_TPC_TABLE_TYPE_TXBF:
4174 if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_TXBF)) {
4175 ath10k_dbg(ar, ATH10K_DBG_WMI, "TXBF not supported\n");
4176 tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
4177 return;
4178 }
4179 break;
4180 default:
4181 ath10k_dbg(ar, ATH10K_DBG_WMI,
4182 "invalid table type in wmi tpc event: %d\n", type);
4183 return;
4184 }
4185
4186 pream_idx = 0;
4187 for (i = 0; i < __le32_to_cpu(ev->rate_max); i++) {
4188 memset(tpc_value, 0, sizeof(tpc_value));
4189 memset(buff, 0, sizeof(buff));
4190 if (i == pream_table[pream_idx])
4191 pream_idx++;
4192
4193 for (j = 0; j < WMI_TPC_TX_N_CHAIN; j++) {
4194 if (j >= __le32_to_cpu(ev->num_tx_chain))
4195 break;
4196
4197 tpc[j] = ath10k_tpc_config_get_rate(ar, ev, i, j + 1,
4198 rate_code[i],
4199 type);
4200 snprintf(buff, sizeof(buff), "%8d ", tpc[j]);
4201 strncat(tpc_value, buff, strlen(buff));
4202 }
4203 tpc_stats->tpc_table[type].pream_idx[i] = pream_idx;
4204 tpc_stats->tpc_table[type].rate_code[i] = rate_code[i];
4205 memcpy(tpc_stats->tpc_table[type].tpc_value[i],
4206 tpc_value, sizeof(tpc_value));
4207 }
4208}
4209
0226d602 4210void ath10k_wmi_event_pdev_tpc_config(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4211{
29542666
MK		 4212 u32 i, j, pream_idx, num_tx_chain;
4213 u8 rate_code[WMI_TPC_RATE_MAX], rate_idx;
4214 u16 pream_table[WMI_TPC_PREAM_TABLE_MAX];
4215 struct wmi_pdev_tpc_config_event *ev;
4216 struct ath10k_tpc_stats *tpc_stats;
4217
4218 ev = (struct wmi_pdev_tpc_config_event *)skb->data;
4219
4220 tpc_stats = kzalloc(sizeof(*tpc_stats), GFP_ATOMIC);
4221 if (!tpc_stats)
4222 return;
4223
4224 /* Create the rate code table based on the chains supported */
4225 rate_idx = 0;
4226 pream_idx = 0;
4227
4228 /* Fill CCK rate code */
4229 for (i = 0; i < 4; i++) {
4230 rate_code[rate_idx] =
4231 ATH10K_HW_RATECODE(i, 0, WMI_RATE_PREAMBLE_CCK);
4232 rate_idx++;
4233 }
4234 pream_table[pream_idx] = rate_idx;
4235 pream_idx++;
4236
4237 /* Fill OFDM rate code */
4238 for (i = 0; i < 8; i++) {
4239 rate_code[rate_idx] =
4240 ATH10K_HW_RATECODE(i, 0, WMI_RATE_PREAMBLE_OFDM);
4241 rate_idx++;
4242 }
4243 pream_table[pream_idx] = rate_idx;
4244 pream_idx++;
4245
4246 num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
4247
4248 /* Fill HT20 rate code */
4249 for (i = 0; i < num_tx_chain; i++) {
4250 for (j = 0; j < 8; j++) {
4251 rate_code[rate_idx] =
4252 ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_HT);
4253 rate_idx++;
4254 }
4255 }
4256 pream_table[pream_idx] = rate_idx;
4257 pream_idx++;
4258
4259 /* Fill HT40 rate code */
4260 for (i = 0; i < num_tx_chain; i++) {
4261 for (j = 0; j < 8; j++) {
4262 rate_code[rate_idx] =
4263 ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_HT);
4264 rate_idx++;
4265 }
4266 }
4267 pream_table[pream_idx] = rate_idx;
4268 pream_idx++;
4269
4270 /* Fill VHT20 rate code */
4271 for (i = 0; i < __le32_to_cpu(ev->num_tx_chain); i++) {
4272 for (j = 0; j < 10; j++) {
4273 rate_code[rate_idx] =
4274 ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
4275 rate_idx++;
4276 }
4277 }
4278 pream_table[pream_idx] = rate_idx;
4279 pream_idx++;
4280
4281 /* Fill VHT40 rate code */
4282 for (i = 0; i < num_tx_chain; i++) {
4283 for (j = 0; j < 10; j++) {
4284 rate_code[rate_idx] =
4285 ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
4286 rate_idx++;
4287 }
4288 }
4289 pream_table[pream_idx] = rate_idx;
4290 pream_idx++;
4291
4292 /* Fill VHT80 rate code */
4293 for (i = 0; i < num_tx_chain; i++) {
4294 for (j = 0; j < 10; j++) {
4295 rate_code[rate_idx] =
4296 ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
4297 rate_idx++;
4298 }
4299 }
4300 pream_table[pream_idx] = rate_idx;
4301 pream_idx++;
4302
4303 rate_code[rate_idx++] =
4304 ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_CCK);
4305 rate_code[rate_idx++] =
4306 ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
4307 rate_code[rate_idx++] =
4308 ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_CCK);
4309 rate_code[rate_idx++] =
4310 ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
4311 rate_code[rate_idx++] =
4312 ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
4313
4314 pream_table[pream_idx] = ATH10K_TPC_PREAM_TABLE_END;
4315
4316 tpc_stats->chan_freq = __le32_to_cpu(ev->chan_freq);
4317 tpc_stats->phy_mode = __le32_to_cpu(ev->phy_mode);
4318 tpc_stats->ctl = __le32_to_cpu(ev->ctl);
4319 tpc_stats->reg_domain = __le32_to_cpu(ev->reg_domain);
4320 tpc_stats->twice_antenna_gain = a_sle32_to_cpu(ev->twice_antenna_gain);
4321 tpc_stats->twice_antenna_reduction =
4322 __le32_to_cpu(ev->twice_antenna_reduction);
4323 tpc_stats->power_limit = __le32_to_cpu(ev->power_limit);
4324 tpc_stats->twice_max_rd_power = __le32_to_cpu(ev->twice_max_rd_power);
4325 tpc_stats->num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
4326 tpc_stats->rate_max = __le32_to_cpu(ev->rate_max);
4327
4328 ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
4329 rate_code, pream_table,
4330 WMI_TPC_TABLE_TYPE_CDD);
4331 ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
4332 rate_code, pream_table,
4333 WMI_TPC_TABLE_TYPE_STBC);
4334 ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
4335 rate_code, pream_table,
4336 WMI_TPC_TABLE_TYPE_TXBF);
4337
4338 ath10k_debug_tpc_stats_process(ar, tpc_stats);
4339
4340 ath10k_dbg(ar, ATH10K_DBG_WMI,
4341 "wmi event tpc config channel %d mode %d ctl %d regd %d gain %d %d limit %d max_power %d tx_chanins %d rates %d\n",
4342 __le32_to_cpu(ev->chan_freq),
4343 __le32_to_cpu(ev->phy_mode),
4344 __le32_to_cpu(ev->ctl),
4345 __le32_to_cpu(ev->reg_domain),
4346 a_sle32_to_cpu(ev->twice_antenna_gain),
4347 __le32_to_cpu(ev->twice_antenna_reduction),
4348 __le32_to_cpu(ev->power_limit),
4349 __le32_to_cpu(ev->twice_max_rd_power) / 2,
4350 __le32_to_cpu(ev->num_tx_chain),
4351 __le32_to_cpu(ev->rate_max));
5e3dd157
KV		 4352}
4353
0226d602 4354void ath10k_wmi_event_pdev_ftm_intg(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4355{
7aa7a72a 4356 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_FTM_INTG_EVENTID\n");
5e3dd157
KV		 4357}
4358
0226d602 4359void ath10k_wmi_event_gtk_offload_status(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4360{
7aa7a72a 4361 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_OFFLOAD_STATUS_EVENTID\n");
5e3dd157
KV		 4362}
4363
0226d602 4364void ath10k_wmi_event_gtk_rekey_fail(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4365{
7aa7a72a 4366 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_REKEY_FAIL_EVENTID\n");
5e3dd157
KV		 4367}
4368
0226d602 4369void ath10k_wmi_event_delba_complete(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4370{
7aa7a72a 4371 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_DELBA_COMPLETE_EVENTID\n");
5e3dd157
KV		 4372}
4373
0226d602 4374void ath10k_wmi_event_addba_complete(struct ath10k *ar, struct sk_buff *skb)
5e3dd157 4375{
7aa7a72a 4376 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_ADDBA_COMPLETE_EVENTID\n");
5e3dd157
KV		 4377}
4378
0226d602
MK		 4379void ath10k_wmi_event_vdev_install_key_complete(struct ath10k *ar,
4380 struct sk_buff *skb)
5e3dd157 4381{
7aa7a72a 4382 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID\n");
5e3dd157
KV		 4383}
4384
0226d602 4385void ath10k_wmi_event_inst_rssi_stats(struct ath10k *ar, struct sk_buff *skb)
8a6618b0 4386{
7aa7a72a 4387 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_INST_RSSI_STATS_EVENTID\n");
8a6618b0
BM		 4388}
4389
0226d602 4390void ath10k_wmi_event_vdev_standby_req(struct ath10k *ar, struct sk_buff *skb)
8a6618b0 4391{
7aa7a72a 4392 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STANDBY_REQ_EVENTID\n");
8a6618b0
BM		 4393}
4394
0226d602 4395void ath10k_wmi_event_vdev_resume_req(struct ath10k *ar, struct sk_buff *skb)
8a6618b0 4396{
7aa7a72a 4397 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_RESUME_REQ_EVENTID\n");
8a6618b0
BM		 4398}
4399
b0578865
FF		 4400static int ath10k_wmi_alloc_chunk(struct ath10k *ar, u32 req_id,
4401 u32 num_units, u32 unit_len)
b3effe61
BM		 4402{
4403 dma_addr_t paddr;
b0578865 4404 u32 pool_size = 0;
b3effe61 4405 int idx = ar->wmi.num_mem_chunks;
b0578865 4406 void *vaddr = NULL;
b3effe61 4407
b0578865
FF		 4408 if (ar->wmi.num_mem_chunks == ARRAY_SIZE(ar->wmi.mem_chunks))
4409 return -ENOMEM;
b3effe61 4410
b0578865
FF		 4411 while (!vaddr && num_units) {
4412 pool_size = num_units * round_up(unit_len, 4);
4413 if (!pool_size)
4414 return -EINVAL;
b3effe61 4415
b0578865
FF		 4416 vaddr = kzalloc(pool_size, GFP_KERNEL | __GFP_NOWARN);
4417 if (!vaddr)
4418 num_units /= 2;
b3effe61
BM		 4419 }
4420
b0578865
FF		 4421 if (!num_units)
4422 return -ENOMEM;
4423
4424 paddr = dma_map_single(ar->dev, vaddr, pool_size, DMA_TO_DEVICE);
4425 if (dma_mapping_error(ar->dev, paddr)) {
4426 kfree(vaddr);
4427 return -ENOMEM;
4428 }
b3effe61 4429
b0578865 4430 ar->wmi.mem_chunks[idx].vaddr = vaddr;
b3effe61
BM		 4431 ar->wmi.mem_chunks[idx].paddr = paddr;
4432 ar->wmi.mem_chunks[idx].len = pool_size;
4433 ar->wmi.mem_chunks[idx].req_id = req_id;
4434 ar->wmi.num_mem_chunks++;
4435
b0578865
FF		 4436 return num_units;
4437}
4438
4439static int ath10k_wmi_alloc_host_mem(struct ath10k *ar, u32 req_id,
4440 u32 num_units, u32 unit_len)
4441{
4442 int ret;
4443
4444 while (num_units) {
4445 ret = ath10k_wmi_alloc_chunk(ar, req_id, num_units, unit_len);
4446 if (ret < 0)
4447 return ret;
4448
4449 num_units -= ret;
4450 }
4451
b3effe61
BM		 4452 return 0;
4453}
4454
a925a376
VT		 4455static bool
4456ath10k_wmi_is_host_mem_allocated(struct ath10k *ar,
4457 const struct wlan_host_mem_req **mem_reqs,
4458 u32 num_mem_reqs)
4459{
4460 u32 req_id, num_units, unit_size, num_unit_info;
4461 u32 pool_size;
4462 int i, j;
4463 bool found;
4464
4465 if (ar->wmi.num_mem_chunks != num_mem_reqs)
4466 return false;
4467
4468 for (i = 0; i < num_mem_reqs; ++i) {
4469 req_id = __le32_to_cpu(mem_reqs[i]->req_id);
4470 num_units = __le32_to_cpu(mem_reqs[i]->num_units);
4471 unit_size = __le32_to_cpu(mem_reqs[i]->unit_size);
4472 num_unit_info = __le32_to_cpu(mem_reqs[i]->num_unit_info);
4473
4474 if (num_unit_info & NUM_UNITS_IS_NUM_ACTIVE_PEERS) {
4475 if (ar->num_active_peers)
4476 num_units = ar->num_active_peers + 1;
4477 else
4478 num_units = ar->max_num_peers + 1;
4479 } else if (num_unit_info & NUM_UNITS_IS_NUM_PEERS) {
4480 num_units = ar->max_num_peers + 1;
4481 } else if (num_unit_info & NUM_UNITS_IS_NUM_VDEVS) {
4482 num_units = ar->max_num_vdevs + 1;
4483 }
4484
4485 found = false;
4486 for (j = 0; j < ar->wmi.num_mem_chunks; j++) {
4487 if (ar->wmi.mem_chunks[j].req_id == req_id) {
4488 pool_size = num_units * round_up(unit_size, 4);
4489 if (ar->wmi.mem_chunks[j].len == pool_size) {
4490 found = true;
4491 break;
4492 }
4493 }
4494 }
4495 if (!found)
4496 return false;
4497 }
4498
4499 return true;
4500}
4501
d7579d12
MK		 4502static int
4503ath10k_wmi_main_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
4504 struct wmi_svc_rdy_ev_arg *arg)
5c01aa3d
MK		 4505{
4506 struct wmi_service_ready_event *ev;
4507 size_t i, n;
4508
4509 if (skb->len < sizeof(*ev))
4510 return -EPROTO;
4511
4512 ev = (void *)skb->data;
4513 skb_pull(skb, sizeof(*ev));
4514 arg->min_tx_power = ev->hw_min_tx_power;
4515 arg->max_tx_power = ev->hw_max_tx_power;
4516 arg->ht_cap = ev->ht_cap_info;
4517 arg->vht_cap = ev->vht_cap_info;
4518 arg->sw_ver0 = ev->sw_version;
4519 arg->sw_ver1 = ev->sw_version_1;
4520 arg->phy_capab = ev->phy_capability;
4521 arg->num_rf_chains = ev->num_rf_chains;
4522 arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
4523 arg->num_mem_reqs = ev->num_mem_reqs;
4524 arg->service_map = ev->wmi_service_bitmap;
2a3e60d3 4525 arg->service_map_len = sizeof(ev->wmi_service_bitmap);
5c01aa3d
MK		 4526
4527 n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
4528 ARRAY_SIZE(arg->mem_reqs));
4529 for (i = 0; i < n; i++)
4530 arg->mem_reqs[i] = &ev->mem_reqs[i];
4531
4532 if (skb->len <
4533 __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
4534 return -EPROTO;
4535
4536 return 0;
4537}
4538
d7579d12
MK		 4539static int
4540ath10k_wmi_10x_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
4541 struct wmi_svc_rdy_ev_arg *arg)
5c01aa3d
MK		 4542{
4543 struct wmi_10x_service_ready_event *ev;
4544 int i, n;
4545
4546 if (skb->len < sizeof(*ev))
4547 return -EPROTO;
4548
4549 ev = (void *)skb->data;
4550 skb_pull(skb, sizeof(*ev));
4551 arg->min_tx_power = ev->hw_min_tx_power;
4552 arg->max_tx_power = ev->hw_max_tx_power;
4553 arg->ht_cap = ev->ht_cap_info;
4554 arg->vht_cap = ev->vht_cap_info;
4555 arg->sw_ver0 = ev->sw_version;
4556 arg->phy_capab = ev->phy_capability;
4557 arg->num_rf_chains = ev->num_rf_chains;
4558 arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
4559 arg->num_mem_reqs = ev->num_mem_reqs;
4560 arg->service_map = ev->wmi_service_bitmap;
2a3e60d3 4561 arg->service_map_len = sizeof(ev->wmi_service_bitmap);
5c01aa3d
MK		 4562
4563 n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
4564 ARRAY_SIZE(arg->mem_reqs));
4565 for (i = 0; i < n; i++)
4566 arg->mem_reqs[i] = &ev->mem_reqs[i];
4567
4568 if (skb->len <
4569 __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
4570 return -EPROTO;
4571
4572 return 0;
4573}
4574
c8ecfc1c 4575static void ath10k_wmi_event_service_ready_work(struct work_struct *work)
5e3dd157 4576{
c8ecfc1c
RM		 4577 struct ath10k *ar = container_of(work, struct ath10k, svc_rdy_work);
4578 struct sk_buff *skb = ar->svc_rdy_skb;
5c01aa3d
MK		 4579 struct wmi_svc_rdy_ev_arg arg = {};
4580 u32 num_units, req_id, unit_size, num_mem_reqs, num_unit_info, i;
5c01aa3d 4581 int ret;
a925a376 4582 bool allocated;
5c01aa3d 4583
c8ecfc1c
RM		 4584 if (!skb) {
4585 ath10k_warn(ar, "invalid service ready event skb\n");
4586 return;
4587 }
4588
d7579d12 4589 ret = ath10k_wmi_pull_svc_rdy(ar, skb, &arg);
5c01aa3d
MK		 4590 if (ret) {
4591 ath10k_warn(ar, "failed to parse service ready: %d\n", ret);
5e3dd157
KV		 4592 return;
4593 }
4594
d7579d12
MK		 4595 memset(&ar->wmi.svc_map, 0, sizeof(ar->wmi.svc_map));
4596 ath10k_wmi_map_svc(ar, arg.service_map, ar->wmi.svc_map,
4597 arg.service_map_len);
4598
5c01aa3d
MK		 4599 ar->hw_min_tx_power = __le32_to_cpu(arg.min_tx_power);
4600 ar->hw_max_tx_power = __le32_to_cpu(arg.max_tx_power);
4601 ar->ht_cap_info = __le32_to_cpu(arg.ht_cap);
4602 ar->vht_cap_info = __le32_to_cpu(arg.vht_cap);
5e3dd157 4603 ar->fw_version_major =
5c01aa3d
MK		 4604 (__le32_to_cpu(arg.sw_ver0) & 0xff000000) >> 24;
4605 ar->fw_version_minor = (__le32_to_cpu(arg.sw_ver0) & 0x00ffffff);
5e3dd157 4606 ar->fw_version_release =
5c01aa3d
MK		 4607 (__le32_to_cpu(arg.sw_ver1) & 0xffff0000) >> 16;
4608 ar->fw_version_build = (__le32_to_cpu(arg.sw_ver1) & 0x0000ffff);
4609 ar->phy_capability = __le32_to_cpu(arg.phy_capab);
4610 ar->num_rf_chains = __le32_to_cpu(arg.num_rf_chains);
4611 ar->ath_common.regulatory.current_rd = __le32_to_cpu(arg.eeprom_rd);
4612
5c01aa3d 4613 ath10k_dbg_dump(ar, ATH10K_DBG_WMI, NULL, "wmi svc: ",
2a3e60d3 4614 arg.service_map, arg.service_map_len);
8865bee4 4615
5c8726ec 4616 if (ar->num_rf_chains > ar->max_spatial_stream) {
7aa7a72a 4617 ath10k_warn(ar, "hardware advertises support for more spatial streams than it should (%d > %d)\n",
5c8726ec
RM		 4618 ar->num_rf_chains, ar->max_spatial_stream);
4619 ar->num_rf_chains = ar->max_spatial_stream;
8865bee4 4620 }
5e3dd157 4621
166de3f1
RM		 4622 if (!ar->cfg_tx_chainmask) {
4623 ar->cfg_tx_chainmask = (1 << ar->num_rf_chains) - 1;
4624 ar->cfg_rx_chainmask = (1 << ar->num_rf_chains) - 1;
4625 }
fdb959c7 4626
5e3dd157
KV		 4627 if (strlen(ar->hw->wiphy->fw_version) == 0) {
4628 snprintf(ar->hw->wiphy->fw_version,
4629 sizeof(ar->hw->wiphy->fw_version),
4630 "%u.%u.%u.%u",
4631 ar->fw_version_major,
4632 ar->fw_version_minor,
4633 ar->fw_version_release,
4634 ar->fw_version_build);
4635 }
4636
5c01aa3d
MK		 4637 num_mem_reqs = __le32_to_cpu(arg.num_mem_reqs);
4638 if (num_mem_reqs > WMI_MAX_MEM_REQS) {
7aa7a72a 4639 ath10k_warn(ar, "requested memory chunks number (%d) exceeds the limit\n",
b3effe61
BM		 4640 num_mem_reqs);
4641 return;
6f97d256
BM		 4642 }
4643
b0399417 4644 if (test_bit(WMI_SERVICE_PEER_CACHING, ar->wmi.svc_map)) {
99ad1cba 4645 if (test_bit(ATH10K_FW_FEATURE_PEER_FLOW_CONTROL,
c4cdf753 4646 ar->running_fw->fw_file.fw_features))
99ad1cba
MK		 4647 ar->num_active_peers = TARGET_10_4_QCACHE_ACTIVE_PEERS_PFC +
4648 ar->max_num_vdevs;
4649 else
4650 ar->num_active_peers = TARGET_10_4_QCACHE_ACTIVE_PEERS +
4651 ar->max_num_vdevs;
4652
b0399417 4653 ar->max_num_peers = TARGET_10_4_NUM_QCACHE_PEERS_MAX +
5699a6f2 4654 ar->max_num_vdevs;
b0399417
RM		 4655 ar->num_tids = ar->num_active_peers * 2;
4656 ar->max_num_stations = TARGET_10_4_NUM_QCACHE_PEERS_MAX;
4657 }
4658
4659 /* TODO: Adjust max peer count for cases like WMI_SERVICE_RATECTRL_CACHE
4660 * and WMI_SERVICE_IRAM_TIDS, etc.
4661 */
4662
a925a376
VT		 4663 allocated = ath10k_wmi_is_host_mem_allocated(ar, arg.mem_reqs,
4664 num_mem_reqs);
4665 if (allocated)
4666 goto skip_mem_alloc;
4667
4668 /* Either this event is received during boot time or there is a change
4669 * in memory requirement from firmware when compared to last request.
4670 * Free any old memory and do a fresh allocation based on the current
4671 * memory requirement.
4672 */
4673 ath10k_wmi_free_host_mem(ar);
4674
b3effe61 4675 for (i = 0; i < num_mem_reqs; ++i) {
5c01aa3d
MK		 4676 req_id = __le32_to_cpu(arg.mem_reqs[i]->req_id);
4677 num_units = __le32_to_cpu(arg.mem_reqs[i]->num_units);
4678 unit_size = __le32_to_cpu(arg.mem_reqs[i]->unit_size);
4679 num_unit_info = __le32_to_cpu(arg.mem_reqs[i]->num_unit_info);
b3effe61 4680
b0399417
RM		 4681 if (num_unit_info & NUM_UNITS_IS_NUM_ACTIVE_PEERS) {
4682 if (ar->num_active_peers)
4683 num_units = ar->num_active_peers + 1;
4684 else
4685 num_units = ar->max_num_peers + 1;
4686 } else if (num_unit_info & NUM_UNITS_IS_NUM_PEERS) {
b3effe61
BM		 4687 /* number of units to allocate is number of
4688 * peers, 1 extra for self peer on target */
4689 /* this needs to be tied, host and target
4690 * can get out of sync */
b0399417
RM		 4691 num_units = ar->max_num_peers + 1;
4692 } else if (num_unit_info & NUM_UNITS_IS_NUM_VDEVS) {
4693 num_units = ar->max_num_vdevs + 1;
4694 }
b3effe61 4695
7aa7a72a 4696 ath10k_dbg(ar, ATH10K_DBG_WMI,
b3effe61
BM		 4697 "wmi mem_req_id %d num_units %d num_unit_info %d unit size %d actual units %d\n",
4698 req_id,
5c01aa3d 4699 __le32_to_cpu(arg.mem_reqs[i]->num_units),
b3effe61
BM		 4700 num_unit_info,
4701 unit_size,
4702 num_units);
4703
4704 ret = ath10k_wmi_alloc_host_mem(ar, req_id, num_units,
4705 unit_size);
4706 if (ret)
4707 return;
4708 }
4709
a925a376 4710skip_mem_alloc:
7aa7a72a 4711 ath10k_dbg(ar, ATH10K_DBG_WMI,
ca996ec5 4712 "wmi event service ready min_tx_power 0x%08x max_tx_power 0x%08x ht_cap 0x%08x vht_cap 0x%08x sw_ver0 0x%08x sw_ver1 0x%08x fw_build 0x%08x phy_capab 0x%08x num_rf_chains 0x%08x eeprom_rd 0x%08x num_mem_reqs 0x%08x\n",
5c01aa3d
MK		 4713 __le32_to_cpu(arg.min_tx_power),
4714 __le32_to_cpu(arg.max_tx_power),
4715 __le32_to_cpu(arg.ht_cap),
4716 __le32_to_cpu(arg.vht_cap),
4717 __le32_to_cpu(arg.sw_ver0),
4718 __le32_to_cpu(arg.sw_ver1),
ca996ec5 4719 __le32_to_cpu(arg.fw_build),
5c01aa3d
MK		 4720 __le32_to_cpu(arg.phy_capab),
4721 __le32_to_cpu(arg.num_rf_chains),
4722 __le32_to_cpu(arg.eeprom_rd),
4723 __le32_to_cpu(arg.num_mem_reqs));
6f97d256 4724
c8ecfc1c
RM		 4725 dev_kfree_skb(skb);
4726 ar->svc_rdy_skb = NULL;
6f97d256
BM		 4727 complete(&ar->wmi.service_ready);
4728}
4729
c8ecfc1c
RM		 4730void ath10k_wmi_event_service_ready(struct ath10k *ar, struct sk_buff *skb)
4731{
4732 ar->svc_rdy_skb = skb;
4733 queue_work(ar->workqueue_aux, &ar->svc_rdy_work);
4734}
4735
d7579d12
MK		 4736static int ath10k_wmi_op_pull_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
4737 struct wmi_rdy_ev_arg *arg)
5e3dd157 4738{
32653cf1 4739 struct wmi_ready_event *ev = (void *)skb->data;
5e3dd157 4740
32653cf1
MK		 4741 if (skb->len < sizeof(*ev))
4742 return -EPROTO;
4743
4744 skb_pull(skb, sizeof(*ev));
4745 arg->sw_version = ev->sw_version;
4746 arg->abi_version = ev->abi_version;
4747 arg->status = ev->status;
4748 arg->mac_addr = ev->mac_addr.addr;
4749
4750 return 0;
4751}
5e3dd157 4752
c1a4654a
MK		 4753static int ath10k_wmi_op_pull_roam_ev(struct ath10k *ar, struct sk_buff *skb,
4754 struct wmi_roam_ev_arg *arg)
4755{
4756 struct wmi_roam_ev *ev = (void *)skb->data;
4757
4758 if (skb->len < sizeof(*ev))
4759 return -EPROTO;
4760
4761 skb_pull(skb, sizeof(*ev));
4762 arg->vdev_id = ev->vdev_id;
4763 arg->reason = ev->reason;
4764
4765 return 0;
4766}
4767
0226d602 4768int ath10k_wmi_event_ready(struct ath10k *ar, struct sk_buff *skb)
32653cf1
MK		 4769{
4770 struct wmi_rdy_ev_arg arg = {};
4771 int ret;
4772
d7579d12 4773 ret = ath10k_wmi_pull_rdy(ar, skb, &arg);
32653cf1
MK		 4774 if (ret) {
4775 ath10k_warn(ar, "failed to parse ready event: %d\n", ret);
4776 return ret;
4777 }
5e3dd157 4778
7aa7a72a 4779 ath10k_dbg(ar, ATH10K_DBG_WMI,
32653cf1
MK		 4780 "wmi event ready sw_version %u abi_version %u mac_addr %pM status %d\n",
4781 __le32_to_cpu(arg.sw_version),
4782 __le32_to_cpu(arg.abi_version),
4783 arg.mac_addr,
4784 __le32_to_cpu(arg.status));
5e3dd157 4785
32653cf1 4786 ether_addr_copy(ar->mac_addr, arg.mac_addr);
5e3dd157
KV		 4787 complete(&ar->wmi.unified_ready);
4788 return 0;
4789}
4790
a57a6a27
RM		 4791static int ath10k_wmi_event_temperature(struct ath10k *ar, struct sk_buff *skb)
4792{
4793 const struct wmi_pdev_temperature_event *ev;
4794
4795 ev = (struct wmi_pdev_temperature_event *)skb->data;
4796 if (WARN_ON(skb->len < sizeof(*ev)))
4797 return -EPROTO;
4798
ac2953fc 4799 ath10k_thermal_event_temperature(ar, __le32_to_cpu(ev->temperature));
a57a6a27
RM		 4800 return 0;
4801}
4802
89d2d183
RM		 4803static int ath10k_wmi_event_pdev_bss_chan_info(struct ath10k *ar,
4804 struct sk_buff *skb)
4805{
4806 struct wmi_pdev_bss_chan_info_event *ev;
fa7937e3 4807 struct survey_info *survey;
89d2d183
RM		 4808 u64 busy, total, tx, rx, rx_bss;
4809 u32 freq, noise_floor;
fa7937e3
RM		 4810 u32 cc_freq_hz = ar->hw_params.channel_counters_freq_hz;
4811 int idx;
89d2d183
RM		 4812
4813 ev = (struct wmi_pdev_bss_chan_info_event *)skb->data;
4814 if (WARN_ON(skb->len < sizeof(*ev)))
4815 return -EPROTO;
4816
4817 freq = __le32_to_cpu(ev->freq);
4818 noise_floor = __le32_to_cpu(ev->noise_floor);
4819 busy = __le64_to_cpu(ev->cycle_busy);
4820 total = __le64_to_cpu(ev->cycle_total);
4821 tx = __le64_to_cpu(ev->cycle_tx);
4822 rx = __le64_to_cpu(ev->cycle_rx);
4823 rx_bss = __le64_to_cpu(ev->cycle_rx_bss);
4824
4825 ath10k_dbg(ar, ATH10K_DBG_WMI,
4826 "wmi event pdev bss chan info:\n freq: %d noise: %d cycle: busy %llu total %llu tx %llu rx %llu rx_bss %llu\n",
4827 freq, noise_floor, busy, total, tx, rx, rx_bss);
4828
fa7937e3
RM		 4829 spin_lock_bh(&ar->data_lock);
4830 idx = freq_to_idx(ar, freq);
4831 if (idx >= ARRAY_SIZE(ar->survey)) {
4832 ath10k_warn(ar, "bss chan info: invalid frequency %d (idx %d out of bounds)\n",
4833 freq, idx);
4834 goto exit;
4835 }
4836
4837 survey = &ar->survey[idx];
4838
4839 survey->noise = noise_floor;
4840 survey->time = div_u64(total, cc_freq_hz);
4841 survey->time_busy = div_u64(busy, cc_freq_hz);
4842 survey->time_rx = div_u64(rx_bss, cc_freq_hz);
4843 survey->time_tx = div_u64(tx, cc_freq_hz);
4844 survey->filled |= (SURVEY_INFO_NOISE_DBM |
4845 SURVEY_INFO_TIME |
4846 SURVEY_INFO_TIME_BUSY |
4847 SURVEY_INFO_TIME_RX |
4848 SURVEY_INFO_TIME_TX);
4849exit:
4850 spin_unlock_bh(&ar->data_lock);
4851 complete(&ar->bss_survey_done);
89d2d183
RM		 4852 return 0;
4853}
4854
d7579d12 4855static void ath10k_wmi_op_rx(struct ath10k *ar, struct sk_buff *skb)
5e3dd157
KV		 4856{
4857 struct wmi_cmd_hdr *cmd_hdr;
4858 enum wmi_event_id id;
5e3dd157
KV		 4859
4860 cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
4861 id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
4862
4863 if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
469d479f 4864 goto out;
5e3dd157 4865
d35a6c18 4866 trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
5e3dd157
KV		 4867
4868 switch (id) {
4869 case WMI_MGMT_RX_EVENTID:
4870 ath10k_wmi_event_mgmt_rx(ar, skb);
4871 /* mgmt_rx() owns the skb now! */
4872 return;
4873 case WMI_SCAN_EVENTID:
4874 ath10k_wmi_event_scan(ar, skb);
4875 break;
4876 case WMI_CHAN_INFO_EVENTID:
4877 ath10k_wmi_event_chan_info(ar, skb);
4878 break;
4879 case WMI_ECHO_EVENTID:
4880 ath10k_wmi_event_echo(ar, skb);
4881 break;
4882 case WMI_DEBUG_MESG_EVENTID:
4883 ath10k_wmi_event_debug_mesg(ar, skb);
4884 break;
4885 case WMI_UPDATE_STATS_EVENTID:
4886 ath10k_wmi_event_update_stats(ar, skb);
4887 break;
4888 case WMI_VDEV_START_RESP_EVENTID:
4889 ath10k_wmi_event_vdev_start_resp(ar, skb);
4890 break;
4891 case WMI_VDEV_STOPPED_EVENTID:
4892 ath10k_wmi_event_vdev_stopped(ar, skb);
4893 break;
4894 case WMI_PEER_STA_KICKOUT_EVENTID:
4895 ath10k_wmi_event_peer_sta_kickout(ar, skb);
4896 break;
4897 case WMI_HOST_SWBA_EVENTID:
4898 ath10k_wmi_event_host_swba(ar, skb);
4899 break;
4900 case WMI_TBTTOFFSET_UPDATE_EVENTID:
4901 ath10k_wmi_event_tbttoffset_update(ar, skb);
4902 break;
4903 case WMI_PHYERR_EVENTID:
4904 ath10k_wmi_event_phyerr(ar, skb);
4905 break;
4906 case WMI_ROAM_EVENTID:
4907 ath10k_wmi_event_roam(ar, skb);
4908 break;
4909 case WMI_PROFILE_MATCH:
4910 ath10k_wmi_event_profile_match(ar, skb);
4911 break;
4912 case WMI_DEBUG_PRINT_EVENTID:
4913 ath10k_wmi_event_debug_print(ar, skb);
4914 break;
4915 case WMI_PDEV_QVIT_EVENTID:
4916 ath10k_wmi_event_pdev_qvit(ar, skb);
4917 break;
4918 case WMI_WLAN_PROFILE_DATA_EVENTID:
4919 ath10k_wmi_event_wlan_profile_data(ar, skb);
4920 break;
4921 case WMI_RTT_MEASUREMENT_REPORT_EVENTID:
4922 ath10k_wmi_event_rtt_measurement_report(ar, skb);
4923 break;
4924 case WMI_TSF_MEASUREMENT_REPORT_EVENTID:
4925 ath10k_wmi_event_tsf_measurement_report(ar, skb);
4926 break;
4927 case WMI_RTT_ERROR_REPORT_EVENTID:
4928 ath10k_wmi_event_rtt_error_report(ar, skb);
4929 break;
4930 case WMI_WOW_WAKEUP_HOST_EVENTID:
4931 ath10k_wmi_event_wow_wakeup_host(ar, skb);
4932 break;
4933 case WMI_DCS_INTERFERENCE_EVENTID:
4934 ath10k_wmi_event_dcs_interference(ar, skb);
4935 break;
4936 case WMI_PDEV_TPC_CONFIG_EVENTID:
4937 ath10k_wmi_event_pdev_tpc_config(ar, skb);
4938 break;
4939 case WMI_PDEV_FTM_INTG_EVENTID:
4940 ath10k_wmi_event_pdev_ftm_intg(ar, skb);
4941 break;
4942 case WMI_GTK_OFFLOAD_STATUS_EVENTID:
4943 ath10k_wmi_event_gtk_offload_status(ar, skb);
4944 break;
4945 case WMI_GTK_REKEY_FAIL_EVENTID:
4946 ath10k_wmi_event_gtk_rekey_fail(ar, skb);
4947 break;
4948 case WMI_TX_DELBA_COMPLETE_EVENTID:
4949 ath10k_wmi_event_delba_complete(ar, skb);
4950 break;
4951 case WMI_TX_ADDBA_COMPLETE_EVENTID:
4952 ath10k_wmi_event_addba_complete(ar, skb);
4953 break;
4954 case WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID:
4955 ath10k_wmi_event_vdev_install_key_complete(ar, skb);
4956 break;
4957 case WMI_SERVICE_READY_EVENTID:
b34d2b3d 4958 ath10k_wmi_event_service_ready(ar, skb);
c8ecfc1c 4959 return;
5e3dd157 4960 case WMI_READY_EVENTID:
b34d2b3d 4961 ath10k_wmi_event_ready(ar, skb);
5e3dd157
KV		 4962 break;
4963 default:
7aa7a72a 4964 ath10k_warn(ar, "Unknown eventid: %d\n", id);
5e3dd157
KV		 4965 break;
4966 }
4967
469d479f 4968out:
5e3dd157
KV		 4969 dev_kfree_skb(skb);
4970}
4971
d7579d12 4972static void ath10k_wmi_10_1_op_rx(struct ath10k *ar, struct sk_buff *skb)
8a6618b0
BM		 4973{
4974 struct wmi_cmd_hdr *cmd_hdr;
4975 enum wmi_10x_event_id id;
43d2a30f 4976 bool consumed;
8a6618b0
BM		 4977
4978 cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
4979 id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
4980
4981 if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
469d479f 4982 goto out;
8a6618b0 4983
d35a6c18 4984 trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
8a6618b0 4985
43d2a30f
KV		 4986 consumed = ath10k_tm_event_wmi(ar, id, skb);
4987
4988 /* Ready event must be handled normally also in UTF mode so that we
4989 * know the UTF firmware has booted, others we are just bypass WMI
4990 * events to testmode.
4991 */
4992 if (consumed && id != WMI_10X_READY_EVENTID) {
4993 ath10k_dbg(ar, ATH10K_DBG_WMI,
4994 "wmi testmode consumed 0x%x\n", id);
4995 goto out;
4996 }
4997
8a6618b0
BM		 4998 switch (id) {
4999 case WMI_10X_MGMT_RX_EVENTID:
5000 ath10k_wmi_event_mgmt_rx(ar, skb);
5001 /* mgmt_rx() owns the skb now! */
5002 return;
5003 case WMI_10X_SCAN_EVENTID:
5004 ath10k_wmi_event_scan(ar, skb);
5005 break;
5006 case WMI_10X_CHAN_INFO_EVENTID:
5007 ath10k_wmi_event_chan_info(ar, skb);
5008 break;
5009 case WMI_10X_ECHO_EVENTID:
5010 ath10k_wmi_event_echo(ar, skb);
5011 break;
5012 case WMI_10X_DEBUG_MESG_EVENTID:
5013 ath10k_wmi_event_debug_mesg(ar, skb);
5014 break;
5015 case WMI_10X_UPDATE_STATS_EVENTID:
5016 ath10k_wmi_event_update_stats(ar, skb);
5017 break;
5018 case WMI_10X_VDEV_START_RESP_EVENTID:
5019 ath10k_wmi_event_vdev_start_resp(ar, skb);
5020 break;
5021 case WMI_10X_VDEV_STOPPED_EVENTID:
5022 ath10k_wmi_event_vdev_stopped(ar, skb);
5023 break;
5024 case WMI_10X_PEER_STA_KICKOUT_EVENTID:
5025 ath10k_wmi_event_peer_sta_kickout(ar, skb);
5026 break;
5027 case WMI_10X_HOST_SWBA_EVENTID:
5028 ath10k_wmi_event_host_swba(ar, skb);
5029 break;
5030 case WMI_10X_TBTTOFFSET_UPDATE_EVENTID:
5031 ath10k_wmi_event_tbttoffset_update(ar, skb);
5032 break;
5033 case WMI_10X_PHYERR_EVENTID:
5034 ath10k_wmi_event_phyerr(ar, skb);
5035 break;
5036 case WMI_10X_ROAM_EVENTID:
5037 ath10k_wmi_event_roam(ar, skb);
5038 break;
5039 case WMI_10X_PROFILE_MATCH:
5040 ath10k_wmi_event_profile_match(ar, skb);
5041 break;
5042 case WMI_10X_DEBUG_PRINT_EVENTID:
5043 ath10k_wmi_event_debug_print(ar, skb);
5044 break;
5045 case WMI_10X_PDEV_QVIT_EVENTID:
5046 ath10k_wmi_event_pdev_qvit(ar, skb);
5047 break;
5048 case WMI_10X_WLAN_PROFILE_DATA_EVENTID:
5049 ath10k_wmi_event_wlan_profile_data(ar, skb);
5050 break;
5051 case WMI_10X_RTT_MEASUREMENT_REPORT_EVENTID:
5052 ath10k_wmi_event_rtt_measurement_report(ar, skb);
5053 break;
5054 case WMI_10X_TSF_MEASUREMENT_REPORT_EVENTID:
5055 ath10k_wmi_event_tsf_measurement_report(ar, skb);
5056 break;
5057 case WMI_10X_RTT_ERROR_REPORT_EVENTID:
5058 ath10k_wmi_event_rtt_error_report(ar, skb);
5059 break;
5060 case WMI_10X_WOW_WAKEUP_HOST_EVENTID:
5061 ath10k_wmi_event_wow_wakeup_host(ar, skb);
5062 break;
5063 case WMI_10X_DCS_INTERFERENCE_EVENTID:
5064 ath10k_wmi_event_dcs_interference(ar, skb);
5065 break;
5066 case WMI_10X_PDEV_TPC_CONFIG_EVENTID:
5067 ath10k_wmi_event_pdev_tpc_config(ar, skb);
5068 break;
5069 case WMI_10X_INST_RSSI_STATS_EVENTID:
5070 ath10k_wmi_event_inst_rssi_stats(ar, skb);
5071 break;
5072 case WMI_10X_VDEV_STANDBY_REQ_EVENTID:
5073 ath10k_wmi_event_vdev_standby_req(ar, skb);
5074 break;
5075 case WMI_10X_VDEV_RESUME_REQ_EVENTID:
5076 ath10k_wmi_event_vdev_resume_req(ar, skb);
5077 break;
5078 case WMI_10X_SERVICE_READY_EVENTID:
b34d2b3d 5079 ath10k_wmi_event_service_ready(ar, skb);
c8ecfc1c 5080 return;
8a6618b0 5081 case WMI_10X_READY_EVENTID:
b34d2b3d 5082 ath10k_wmi_event_ready(ar, skb);
8a6618b0 5083 break;
43d2a30f
KV		 5084 case WMI_10X_PDEV_UTF_EVENTID:
5085 /* ignore utf events */
5086 break;
8a6618b0 5087 default:
7aa7a72a 5088 ath10k_warn(ar, "Unknown eventid: %d\n", id);
8a6618b0
BM		 5089 break;
5090 }
5091
43d2a30f 5092out:
8a6618b0
BM		 5093 dev_kfree_skb(skb);
5094}
5095
d7579d12 5096static void ath10k_wmi_10_2_op_rx(struct ath10k *ar, struct sk_buff *skb)
24c88f78
MK		 5097{
5098 struct wmi_cmd_hdr *cmd_hdr;
5099 enum wmi_10_2_event_id id;
5100
5101 cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
5102 id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
5103
5104 if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
469d479f 5105 goto out;
24c88f78 5106
d35a6c18 5107 trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
24c88f78
MK		 5108
5109 switch (id) {
5110 case WMI_10_2_MGMT_RX_EVENTID:
5111 ath10k_wmi_event_mgmt_rx(ar, skb);
5112 /* mgmt_rx() owns the skb now! */
5113 return;
5114 case WMI_10_2_SCAN_EVENTID:
5115 ath10k_wmi_event_scan(ar, skb);
5116 break;
5117 case WMI_10_2_CHAN_INFO_EVENTID:
5118 ath10k_wmi_event_chan_info(ar, skb);
5119 break;
5120 case WMI_10_2_ECHO_EVENTID:
5121 ath10k_wmi_event_echo(ar, skb);
5122 break;
5123 case WMI_10_2_DEBUG_MESG_EVENTID:
5124 ath10k_wmi_event_debug_mesg(ar, skb);
5125 break;
5126 case WMI_10_2_UPDATE_STATS_EVENTID:
5127 ath10k_wmi_event_update_stats(ar, skb);
5128 break;
5129 case WMI_10_2_VDEV_START_RESP_EVENTID:
5130 ath10k_wmi_event_vdev_start_resp(ar, skb);
5131 break;
5132 case WMI_10_2_VDEV_STOPPED_EVENTID:
5133 ath10k_wmi_event_vdev_stopped(ar, skb);
5134 break;
5135 case WMI_10_2_PEER_STA_KICKOUT_EVENTID:
5136 ath10k_wmi_event_peer_sta_kickout(ar, skb);
5137 break;
5138 case WMI_10_2_HOST_SWBA_EVENTID:
5139 ath10k_wmi_event_host_swba(ar, skb);
5140 break;
5141 case WMI_10_2_TBTTOFFSET_UPDATE_EVENTID:
5142 ath10k_wmi_event_tbttoffset_update(ar, skb);
5143 break;
5144 case WMI_10_2_PHYERR_EVENTID:
5145 ath10k_wmi_event_phyerr(ar, skb);
5146 break;
5147 case WMI_10_2_ROAM_EVENTID:
5148 ath10k_wmi_event_roam(ar, skb);
5149 break;
5150 case WMI_10_2_PROFILE_MATCH:
5151 ath10k_wmi_event_profile_match(ar, skb);
5152 break;
5153 case WMI_10_2_DEBUG_PRINT_EVENTID:
5154 ath10k_wmi_event_debug_print(ar, skb);
5155 break;
5156 case WMI_10_2_PDEV_QVIT_EVENTID:
5157 ath10k_wmi_event_pdev_qvit(ar, skb);
5158 break;
5159 case WMI_10_2_WLAN_PROFILE_DATA_EVENTID:
5160 ath10k_wmi_event_wlan_profile_data(ar, skb);
5161 break;
5162 case WMI_10_2_RTT_MEASUREMENT_REPORT_EVENTID:
5163 ath10k_wmi_event_rtt_measurement_report(ar, skb);
5164 break;
5165 case WMI_10_2_TSF_MEASUREMENT_REPORT_EVENTID:
5166 ath10k_wmi_event_tsf_measurement_report(ar, skb);
5167 break;
5168 case WMI_10_2_RTT_ERROR_REPORT_EVENTID:
5169 ath10k_wmi_event_rtt_error_report(ar, skb);
5170 break;
5171 case WMI_10_2_WOW_WAKEUP_HOST_EVENTID:
5172 ath10k_wmi_event_wow_wakeup_host(ar, skb);
5173 break;
5174 case WMI_10_2_DCS_INTERFERENCE_EVENTID:
5175 ath10k_wmi_event_dcs_interference(ar, skb);
5176 break;
5177 case WMI_10_2_PDEV_TPC_CONFIG_EVENTID:
5178 ath10k_wmi_event_pdev_tpc_config(ar, skb);
5179 break;
5180 case WMI_10_2_INST_RSSI_STATS_EVENTID:
5181 ath10k_wmi_event_inst_rssi_stats(ar, skb);
5182 break;
5183 case WMI_10_2_VDEV_STANDBY_REQ_EVENTID:
5184 ath10k_wmi_event_vdev_standby_req(ar, skb);
5185 break;
5186 case WMI_10_2_VDEV_RESUME_REQ_EVENTID:
5187 ath10k_wmi_event_vdev_resume_req(ar, skb);
5188 break;
5189 case WMI_10_2_SERVICE_READY_EVENTID:
b34d2b3d 5190 ath10k_wmi_event_service_ready(ar, skb);
c8ecfc1c 5191 return;
24c88f78 5192 case WMI_10_2_READY_EVENTID:
b34d2b3d 5193 ath10k_wmi_event_ready(ar, skb);
24c88f78 5194 break;
a57a6a27
RM		 5195 case WMI_10_2_PDEV_TEMPERATURE_EVENTID:
5196 ath10k_wmi_event_temperature(ar, skb);
5197 break;
89d2d183
RM		 5198 case WMI_10_2_PDEV_BSS_CHAN_INFO_EVENTID:
5199 ath10k_wmi_event_pdev_bss_chan_info(ar, skb);
5200 break;
24c88f78
MK		 5201 case WMI_10_2_RTT_KEEPALIVE_EVENTID:
5202 case WMI_10_2_GPIO_INPUT_EVENTID:
5203 case WMI_10_2_PEER_RATECODE_LIST_EVENTID:
5204 case WMI_10_2_GENERIC_BUFFER_EVENTID:
5205 case WMI_10_2_MCAST_BUF_RELEASE_EVENTID:
5206 case WMI_10_2_MCAST_LIST_AGEOUT_EVENTID:
5207 case WMI_10_2_WDS_PEER_EVENTID:
7aa7a72a 5208 ath10k_dbg(ar, ATH10K_DBG_WMI,
24c88f78
MK		 5209 "received event id %d not implemented\n", id);
5210 break;
5211 default:
7aa7a72a 5212 ath10k_warn(ar, "Unknown eventid: %d\n", id);
24c88f78
MK		 5213 break;
5214 }
5215
469d479f 5216out:
24c88f78
MK		 5217 dev_kfree_skb(skb);
5218}
8a6618b0 5219
1c092961
RM		 5220static void ath10k_wmi_10_4_op_rx(struct ath10k *ar, struct sk_buff *skb)
5221{
5222 struct wmi_cmd_hdr *cmd_hdr;
5223 enum wmi_10_4_event_id id;
5224
5225 cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
5226 id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
5227
5228 if (!skb_pull(skb, sizeof(struct wmi_cmd_hdr)))
5229 goto out;
5230
5231 trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
5232
5233 switch (id) {
5234 case WMI_10_4_MGMT_RX_EVENTID:
5235 ath10k_wmi_event_mgmt_rx(ar, skb);
5236 /* mgmt_rx() owns the skb now! */
5237 return;
373b48cf
RM		 5238 case WMI_10_4_ECHO_EVENTID:
5239 ath10k_wmi_event_echo(ar, skb);
5240 break;
5241 case WMI_10_4_DEBUG_MESG_EVENTID:
5242 ath10k_wmi_event_debug_mesg(ar, skb);
5243 break;
5244 case WMI_10_4_SERVICE_READY_EVENTID:
5245 ath10k_wmi_event_service_ready(ar, skb);
c8ecfc1c 5246 return;
b2297baa
RM		 5247 case WMI_10_4_SCAN_EVENTID:
5248 ath10k_wmi_event_scan(ar, skb);
5249 break;
5250 case WMI_10_4_CHAN_INFO_EVENTID:
5251 ath10k_wmi_event_chan_info(ar, skb);
5252 break;
2b0a2e0d
RM		 5253 case WMI_10_4_PHYERR_EVENTID:
5254 ath10k_wmi_event_phyerr(ar, skb);
5255 break;
d02e752f
RM		 5256 case WMI_10_4_READY_EVENTID:
5257 ath10k_wmi_event_ready(ar, skb);
5258 break;
373b48cf
RM		 5259 case WMI_10_4_PEER_STA_KICKOUT_EVENTID:
5260 ath10k_wmi_event_peer_sta_kickout(ar, skb);
5261 break;
3cec3be3
RM		 5262 case WMI_10_4_HOST_SWBA_EVENTID:
5263 ath10k_wmi_event_host_swba(ar, skb);
5264 break;
373b48cf
RM		 5265 case WMI_10_4_TBTTOFFSET_UPDATE_EVENTID:
5266 ath10k_wmi_event_tbttoffset_update(ar, skb);
5267 break;
5268 case WMI_10_4_DEBUG_PRINT_EVENTID:
5269 ath10k_wmi_event_debug_print(ar, skb);
5270 break;
5271 case WMI_10_4_VDEV_START_RESP_EVENTID:
5272 ath10k_wmi_event_vdev_start_resp(ar, skb);
5273 break;
5274 case WMI_10_4_VDEV_STOPPED_EVENTID:
5275 ath10k_wmi_event_vdev_stopped(ar, skb);
5276 break;
5277 case WMI_10_4_WOW_WAKEUP_HOST_EVENTID:
36bd39bb 5278 case WMI_10_4_PEER_RATECODE_LIST_EVENTID:
373b48cf
RM		 5279 ath10k_dbg(ar, ATH10K_DBG_WMI,
5280 "received event id %d not implemented\n", id);
5281 break;
98dd2b92
MP		 5282 case WMI_10_4_UPDATE_STATS_EVENTID:
5283 ath10k_wmi_event_update_stats(ar, skb);
5284 break;
6dd46348
T		 5285 case WMI_10_4_PDEV_TEMPERATURE_EVENTID:
5286 ath10k_wmi_event_temperature(ar, skb);
5287 break;
89d2d183
RM		 5288 case WMI_10_4_PDEV_BSS_CHAN_INFO_EVENTID:
5289 ath10k_wmi_event_pdev_bss_chan_info(ar, skb);
5290 break;
1c092961
RM		 5291 default:
5292 ath10k_warn(ar, "Unknown eventid: %d\n", id);
5293 break;
5294 }
5295
5296out:
5297 dev_kfree_skb(skb);
5298}
5299
ce42870e
BM		 5300static void ath10k_wmi_process_rx(struct ath10k *ar, struct sk_buff *skb)
5301{
d7579d12
MK		 5302 int ret;
5303
5304 ret = ath10k_wmi_rx(ar, skb);
5305 if (ret)
5306 ath10k_warn(ar, "failed to process wmi rx: %d\n", ret);
ce42870e
BM		 5307}
5308
95bf21f9 5309int ath10k_wmi_connect(struct ath10k *ar)
5e3dd157
KV		 5310{
5311 int status;
5312 struct ath10k_htc_svc_conn_req conn_req;
5313 struct ath10k_htc_svc_conn_resp conn_resp;
5314
5315 memset(&conn_req, 0, sizeof(conn_req));
5316 memset(&conn_resp, 0, sizeof(conn_resp));
5317
5318 /* these fields are the same for all service endpoints */
5319 conn_req.ep_ops.ep_tx_complete = ath10k_wmi_htc_tx_complete;
5320 conn_req.ep_ops.ep_rx_complete = ath10k_wmi_process_rx;
be8b3943 5321 conn_req.ep_ops.ep_tx_credits = ath10k_wmi_op_ep_tx_credits;
5e3dd157
KV		 5322
5323 /* connect to control service */
5324 conn_req.service_id = ATH10K_HTC_SVC_ID_WMI_CONTROL;
5325
cd003fad 5326 status = ath10k_htc_connect_service(&ar->htc, &conn_req, &conn_resp);
5e3dd157 5327 if (status) {
7aa7a72a 5328 ath10k_warn(ar, "failed to connect to WMI CONTROL service status: %d\n",
5e3dd157
KV		 5329 status);
5330 return status;
5331 }
5332
5333 ar->wmi.eid = conn_resp.eid;
5334 return 0;
5335}
5336
d7579d12
MK		 5337static struct sk_buff *
5338ath10k_wmi_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16 rd5g,
5339 u16 ctl2g, u16 ctl5g,
5340 enum wmi_dfs_region dfs_reg)
5e3dd157
KV		 5341{
5342 struct wmi_pdev_set_regdomain_cmd *cmd;
5343 struct sk_buff *skb;
5344
7aa7a72a 5345 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 5346 if (!skb)
d7579d12 5347 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 5348
5349 cmd = (struct wmi_pdev_set_regdomain_cmd *)skb->data;
5350 cmd->reg_domain = __cpu_to_le32(rd);
5351 cmd->reg_domain_2G = __cpu_to_le32(rd2g);
5352 cmd->reg_domain_5G = __cpu_to_le32(rd5g);
5353 cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
5354 cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
5355
7aa7a72a 5356 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 5357 "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x\n",
5358 rd, rd2g, rd5g, ctl2g, ctl5g);
d7579d12 5359 return skb;
5e3dd157
KV		 5360}
5361
d7579d12
MK		 5362static struct sk_buff *
5363ath10k_wmi_10x_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16
5364 rd5g, u16 ctl2g, u16 ctl5g,
5365 enum wmi_dfs_region dfs_reg)
821af6ae
MP		 5366{
5367 struct wmi_pdev_set_regdomain_cmd_10x *cmd;
5368 struct sk_buff *skb;
5369
7aa7a72a 5370 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
821af6ae 5371 if (!skb)
d7579d12 5372 return ERR_PTR(-ENOMEM);
821af6ae
MP		 5373
5374 cmd = (struct wmi_pdev_set_regdomain_cmd_10x *)skb->data;
5375 cmd->reg_domain = __cpu_to_le32(rd);
5376 cmd->reg_domain_2G = __cpu_to_le32(rd2g);
5377 cmd->reg_domain_5G = __cpu_to_le32(rd5g);
5378 cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
5379 cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
5380 cmd->dfs_domain = __cpu_to_le32(dfs_reg);
5381
7aa7a72a 5382 ath10k_dbg(ar, ATH10K_DBG_WMI,
821af6ae
MP		 5383 "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x dfs_region %x\n",
5384 rd, rd2g, rd5g, ctl2g, ctl5g, dfs_reg);
d7579d12 5385 return skb;
821af6ae
MP		 5386}
5387
d7579d12
MK		 5388static struct sk_buff *
5389ath10k_wmi_op_gen_pdev_suspend(struct ath10k *ar, u32 suspend_opt)
5e3dd157
KV		 5390{
5391 struct wmi_pdev_suspend_cmd *cmd;
5392 struct sk_buff *skb;
5393
7aa7a72a 5394 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 5395 if (!skb)
d7579d12 5396 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 5397
5398 cmd = (struct wmi_pdev_suspend_cmd *)skb->data;
00f5482b 5399 cmd->suspend_opt = __cpu_to_le32(suspend_opt);
5e3dd157 5400
d7579d12 5401 return skb;
5e3dd157
KV		 5402}
5403
d7579d12
MK		 5404static struct sk_buff *
5405ath10k_wmi_op_gen_pdev_resume(struct ath10k *ar)
5e3dd157
KV		 5406{
5407 struct sk_buff *skb;
5408
7aa7a72a 5409 skb = ath10k_wmi_alloc_skb(ar, 0);
d7579d12
MK		 5410 if (!skb)
5411 return ERR_PTR(-ENOMEM);
5e3dd157 5412
d7579d12 5413 return skb;
5e3dd157
KV		 5414}
5415
d7579d12
MK		 5416static struct sk_buff *
5417ath10k_wmi_op_gen_pdev_set_param(struct ath10k *ar, u32 id, u32 value)
5e3dd157
KV		 5418{
5419 struct wmi_pdev_set_param_cmd *cmd;
5420 struct sk_buff *skb;
5421
226a339b 5422 if (id == WMI_PDEV_PARAM_UNSUPPORTED) {
7aa7a72a
MK		 5423 ath10k_warn(ar, "pdev param %d not supported by firmware\n",
5424 id);
d7579d12 5425 return ERR_PTR(-EOPNOTSUPP);
226a339b
BM		 5426 }
5427
7aa7a72a 5428 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 5429 if (!skb)
d7579d12 5430 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 5431
5432 cmd = (struct wmi_pdev_set_param_cmd *)skb->data;
5433 cmd->param_id = __cpu_to_le32(id);
5434 cmd->param_value = __cpu_to_le32(value);
5435
7aa7a72a 5436 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set param %d value %d\n",
5e3dd157 5437 id, value);
d7579d12 5438 return skb;
5e3dd157
KV		 5439}
5440
0226d602
MK		 5441void ath10k_wmi_put_host_mem_chunks(struct ath10k *ar,
5442 struct wmi_host_mem_chunks *chunks)
cf9fca8f
MK		 5443{
5444 struct host_memory_chunk *chunk;
5445 int i;
5446
5447 chunks->count = __cpu_to_le32(ar->wmi.num_mem_chunks);
5448
5449 for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
5450 chunk = &chunks->items[i];
5451 chunk->ptr = __cpu_to_le32(ar->wmi.mem_chunks[i].paddr);
5452 chunk->size = __cpu_to_le32(ar->wmi.mem_chunks[i].len);
5453 chunk->req_id = __cpu_to_le32(ar->wmi.mem_chunks[i].req_id);
5454
5455 ath10k_dbg(ar, ATH10K_DBG_WMI,
5456 "wmi chunk %d len %d requested, addr 0x%llx\n",
5457 i,
5458 ar->wmi.mem_chunks[i].len,
5459 (unsigned long long)ar->wmi.mem_chunks[i].paddr);
5460 }
5461}
5462
d7579d12 5463static struct sk_buff *ath10k_wmi_op_gen_init(struct ath10k *ar)
5e3dd157
KV		 5464{
5465 struct wmi_init_cmd *cmd;
5466 struct sk_buff *buf;
5467 struct wmi_resource_config config = {};
b3effe61 5468 u32 len, val;
5e3dd157
KV		 5469
5470 config.num_vdevs = __cpu_to_le32(TARGET_NUM_VDEVS);
cfd1061e 5471 config.num_peers = __cpu_to_le32(TARGET_NUM_PEERS);
5e3dd157
KV		 5472 config.num_offload_peers = __cpu_to_le32(TARGET_NUM_OFFLOAD_PEERS);
5473
5474 config.num_offload_reorder_bufs =
5475 __cpu_to_le32(TARGET_NUM_OFFLOAD_REORDER_BUFS);
5476
5477 config.num_peer_keys = __cpu_to_le32(TARGET_NUM_PEER_KEYS);
5478 config.num_tids = __cpu_to_le32(TARGET_NUM_TIDS);
5479 config.ast_skid_limit = __cpu_to_le32(TARGET_AST_SKID_LIMIT);
5480 config.tx_chain_mask = __cpu_to_le32(TARGET_TX_CHAIN_MASK);
5481 config.rx_chain_mask = __cpu_to_le32(TARGET_RX_CHAIN_MASK);
5482 config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
5483 config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
5484 config.rx_timeout_pri_be = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
5485 config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_RX_TIMEOUT_HI_PRI);
ccec9038 5486 config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
5e3dd157
KV		 5487 config.scan_max_pending_reqs =
5488 __cpu_to_le32(TARGET_SCAN_MAX_PENDING_REQS);
5489
5490 config.bmiss_offload_max_vdev =
5491 __cpu_to_le32(TARGET_BMISS_OFFLOAD_MAX_VDEV);
5492
5493 config.roam_offload_max_vdev =
5494 __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_VDEV);
5495
5496 config.roam_offload_max_ap_profiles =
5497 __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_AP_PROFILES);
5498
5499 config.num_mcast_groups = __cpu_to_le32(TARGET_NUM_MCAST_GROUPS);
5500 config.num_mcast_table_elems =
5501 __cpu_to_le32(TARGET_NUM_MCAST_TABLE_ELEMS);
5502
5503 config.mcast2ucast_mode = __cpu_to_le32(TARGET_MCAST2UCAST_MODE);
5504 config.tx_dbg_log_size = __cpu_to_le32(TARGET_TX_DBG_LOG_SIZE);
5505 config.num_wds_entries = __cpu_to_le32(TARGET_NUM_WDS_ENTRIES);
5506 config.dma_burst_size = __cpu_to_le32(TARGET_DMA_BURST_SIZE);
5507 config.mac_aggr_delim = __cpu_to_le32(TARGET_MAC_AGGR_DELIM);
5508
5509 val = TARGET_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
5510 config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
5511
5512 config.vow_config = __cpu_to_le32(TARGET_VOW_CONFIG);
5513
5514 config.gtk_offload_max_vdev =
5515 __cpu_to_le32(TARGET_GTK_OFFLOAD_MAX_VDEV);
5516
5517 config.num_msdu_desc = __cpu_to_le32(TARGET_NUM_MSDU_DESC);
5518 config.max_frag_entries = __cpu_to_le32(TARGET_MAX_FRAG_ENTRIES);
5519
b3effe61
BM		 5520 len = sizeof(*cmd) +
5521 (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
5522
7aa7a72a 5523 buf = ath10k_wmi_alloc_skb(ar, len);
5e3dd157 5524 if (!buf)
d7579d12 5525 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 5526
5527 cmd = (struct wmi_init_cmd *)buf->data;
b3effe61 5528
5e3dd157 5529 memcpy(&cmd->resource_config, &config, sizeof(config));
cf9fca8f 5530 ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
5e3dd157 5531
7aa7a72a 5532 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init\n");
d7579d12 5533 return buf;
5e3dd157
KV		 5534}
5535
d7579d12 5536static struct sk_buff *ath10k_wmi_10_1_op_gen_init(struct ath10k *ar)
12b2b9e3
BM		 5537{
5538 struct wmi_init_cmd_10x *cmd;
5539 struct sk_buff *buf;
5540 struct wmi_resource_config_10x config = {};
5541 u32 len, val;
12b2b9e3 5542
ec6a73f0
BM		 5543 config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
5544 config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
5545 config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
5546 config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
5547 config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
5548 config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
5549 config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
5550 config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
5551 config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
5552 config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
5553 config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
ccec9038 5554 config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
12b2b9e3 5555 config.scan_max_pending_reqs =
ec6a73f0 5556 __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
12b2b9e3
BM		 5557
5558 config.bmiss_offload_max_vdev =
ec6a73f0 5559 __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
12b2b9e3
BM		 5560
5561 config.roam_offload_max_vdev =
ec6a73f0 5562 __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
12b2b9e3
BM		 5563
5564 config.roam_offload_max_ap_profiles =
ec6a73f0 5565 __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
12b2b9e3 5566
ec6a73f0 5567 config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
12b2b9e3 5568 config.num_mcast_table_elems =
ec6a73f0 5569 __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
12b2b9e3 5570
ec6a73f0
BM		 5571 config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
5572 config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
5573 config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
5574 config.dma_burst_size = __cpu_to_le32(TARGET_10X_DMA_BURST_SIZE);
5575 config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
12b2b9e3 5576
ec6a73f0 5577 val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
12b2b9e3
BM		 5578 config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
5579
ec6a73f0 5580 config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
12b2b9e3 5581
ec6a73f0
BM		 5582 config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
5583 config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
12b2b9e3
BM		 5584
5585 len = sizeof(*cmd) +
5586 (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
5587
7aa7a72a 5588 buf = ath10k_wmi_alloc_skb(ar, len);
12b2b9e3 5589 if (!buf)
d7579d12 5590 return ERR_PTR(-ENOMEM);
12b2b9e3
BM		 5591
5592 cmd = (struct wmi_init_cmd_10x *)buf->data;
5593
12b2b9e3 5594 memcpy(&cmd->resource_config, &config, sizeof(config));
cf9fca8f 5595 ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
12b2b9e3 5596
7aa7a72a 5597 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10x\n");
d7579d12 5598 return buf;
12b2b9e3
BM		 5599}
5600
d7579d12 5601static struct sk_buff *ath10k_wmi_10_2_op_gen_init(struct ath10k *ar)
24c88f78
MK		 5602{
5603 struct wmi_init_cmd_10_2 *cmd;
5604 struct sk_buff *buf;
5605 struct wmi_resource_config_10x config = {};
b6c8e287 5606 u32 len, val, features;
24c88f78
MK		 5607
5608 config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
24c88f78 5609 config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
cc61a1bb
MSS		 5610
5611 if (ath10k_peer_stats_enabled(ar)) {
af9a6a3a
AK		 5612 config.num_peers = __cpu_to_le32(TARGET_10X_TX_STATS_NUM_PEERS);
5613 config.num_tids = __cpu_to_le32(TARGET_10X_TX_STATS_NUM_TIDS);
5614 } else {
5615 config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
5616 config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
5617 }
5618
24c88f78
MK		 5619 config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
5620 config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
5621 config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
5622 config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
5623 config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
5624 config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
5625 config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
ccec9038 5626 config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
24c88f78
MK		 5627
5628 config.scan_max_pending_reqs =
5629 __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
5630
5631 config.bmiss_offload_max_vdev =
5632 __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
5633
5634 config.roam_offload_max_vdev =
5635 __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
5636
5637 config.roam_offload_max_ap_profiles =
5638 __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
5639
5640 config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
5641 config.num_mcast_table_elems =
5642 __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
5643
5644 config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
5645 config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
5646 config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
f6603ff2 5647 config.dma_burst_size = __cpu_to_le32(TARGET_10_2_DMA_BURST_SIZE);
24c88f78
MK		 5648 config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
5649
5650 val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
5651 config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
5652
5653 config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
5654
5655 config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
5656 config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
5657
5658 len = sizeof(*cmd) +
5659 (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
5660
7aa7a72a 5661 buf = ath10k_wmi_alloc_skb(ar, len);
24c88f78 5662 if (!buf)
d7579d12 5663 return ERR_PTR(-ENOMEM);
24c88f78
MK		 5664
5665 cmd = (struct wmi_init_cmd_10_2 *)buf->data;
5666
b6c8e287 5667 features = WMI_10_2_RX_BATCH_MODE;
844fa572
YL		 5668
5669 if (test_bit(ATH10K_FLAG_BTCOEX, &ar->dev_flags) &&
5670 test_bit(WMI_SERVICE_COEX_GPIO, ar->wmi.svc_map))
de0c789b 5671 features |= WMI_10_2_COEX_GPIO;
844fa572 5672
cc61a1bb 5673 if (ath10k_peer_stats_enabled(ar))
de46c015
MSS		 5674 features |= WMI_10_2_PEER_STATS;
5675
fa7937e3
RM		 5676 if (test_bit(WMI_SERVICE_BSS_CHANNEL_INFO_64, ar->wmi.svc_map))
5677 features |= WMI_10_2_BSS_CHAN_INFO;
5678
b6c8e287
SM		 5679 cmd->resource_config.feature_mask = __cpu_to_le32(features);
5680
24c88f78 5681 memcpy(&cmd->resource_config.common, &config, sizeof(config));
cf9fca8f 5682 ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
24c88f78 5683
7aa7a72a 5684 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10.2\n");
d7579d12 5685 return buf;
5e3dd157
KV		 5686}
5687
d1e52a8e
RM		 5688static struct sk_buff *ath10k_wmi_10_4_op_gen_init(struct ath10k *ar)
5689{
5690 struct wmi_init_cmd_10_4 *cmd;
5691 struct sk_buff *buf;
5692 struct wmi_resource_config_10_4 config = {};
5693 u32 len;
5694
5695 config.num_vdevs = __cpu_to_le32(ar->max_num_vdevs);
5696 config.num_peers = __cpu_to_le32(ar->max_num_peers);
5697 config.num_active_peers = __cpu_to_le32(ar->num_active_peers);
5698 config.num_tids = __cpu_to_le32(ar->num_tids);
5699
5700 config.num_offload_peers = __cpu_to_le32(TARGET_10_4_NUM_OFFLOAD_PEERS);
5701 config.num_offload_reorder_buffs =
5702 __cpu_to_le32(TARGET_10_4_NUM_OFFLOAD_REORDER_BUFFS);
5703 config.num_peer_keys = __cpu_to_le32(TARGET_10_4_NUM_PEER_KEYS);
5704 config.ast_skid_limit = __cpu_to_le32(TARGET_10_4_AST_SKID_LIMIT);
5699a6f2
RM		 5705 config.tx_chain_mask = __cpu_to_le32(ar->hw_params.tx_chain_mask);
5706 config.rx_chain_mask = __cpu_to_le32(ar->hw_params.rx_chain_mask);
d1e52a8e
RM		 5707
5708 config.rx_timeout_pri[0] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
5709 config.rx_timeout_pri[1] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
5710 config.rx_timeout_pri[2] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
5711 config.rx_timeout_pri[3] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_HI_PRI);
5712
bc27e8cd 5713 config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
d1e52a8e
RM		 5714 config.scan_max_pending_req = __cpu_to_le32(TARGET_10_4_SCAN_MAX_REQS);
5715 config.bmiss_offload_max_vdev =
5716 __cpu_to_le32(TARGET_10_4_BMISS_OFFLOAD_MAX_VDEV);
5717 config.roam_offload_max_vdev =
5718 __cpu_to_le32(TARGET_10_4_ROAM_OFFLOAD_MAX_VDEV);
5719 config.roam_offload_max_ap_profiles =
5720 __cpu_to_le32(TARGET_10_4_ROAM_OFFLOAD_MAX_PROFILES);
5721 config.num_mcast_groups = __cpu_to_le32(TARGET_10_4_NUM_MCAST_GROUPS);
5722 config.num_mcast_table_elems =
5723 __cpu_to_le32(TARGET_10_4_NUM_MCAST_TABLE_ELEMS);
5724
5725 config.mcast2ucast_mode = __cpu_to_le32(TARGET_10_4_MCAST2UCAST_MODE);
5726 config.tx_dbg_log_size = __cpu_to_le32(TARGET_10_4_TX_DBG_LOG_SIZE);
5727 config.num_wds_entries = __cpu_to_le32(TARGET_10_4_NUM_WDS_ENTRIES);
5728 config.dma_burst_size = __cpu_to_le32(TARGET_10_4_DMA_BURST_SIZE);
5729 config.mac_aggr_delim = __cpu_to_le32(TARGET_10_4_MAC_AGGR_DELIM);
5730
5731 config.rx_skip_defrag_timeout_dup_detection_check =
5732 __cpu_to_le32(TARGET_10_4_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK);
5733
5734 config.vow_config = __cpu_to_le32(TARGET_10_4_VOW_CONFIG);
5735 config.gtk_offload_max_vdev =
5736 __cpu_to_le32(TARGET_10_4_GTK_OFFLOAD_MAX_VDEV);
5699a6f2 5737 config.num_msdu_desc = __cpu_to_le32(ar->htt.max_num_pending_tx);
d1e52a8e
RM		 5738 config.max_frag_entries = __cpu_to_le32(TARGET_10_4_11AC_TX_MAX_FRAGS);
5739 config.max_peer_ext_stats =
5740 __cpu_to_le32(TARGET_10_4_MAX_PEER_EXT_STATS);
5741 config.smart_ant_cap = __cpu_to_le32(TARGET_10_4_SMART_ANT_CAP);
5742
5743 config.bk_minfree = __cpu_to_le32(TARGET_10_4_BK_MIN_FREE);
5744 config.be_minfree = __cpu_to_le32(TARGET_10_4_BE_MIN_FREE);
5745 config.vi_minfree = __cpu_to_le32(TARGET_10_4_VI_MIN_FREE);
5746 config.vo_minfree = __cpu_to_le32(TARGET_10_4_VO_MIN_FREE);
5747
5748 config.rx_batchmode = __cpu_to_le32(TARGET_10_4_RX_BATCH_MODE);
5749 config.tt_support =
5750 __cpu_to_le32(TARGET_10_4_THERMAL_THROTTLING_CONFIG);
5751 config.atf_config = __cpu_to_le32(TARGET_10_4_ATF_CONFIG);
5752 config.iphdr_pad_config = __cpu_to_le32(TARGET_10_4_IPHDR_PAD_CONFIG);
5753 config.qwrap_config = __cpu_to_le32(TARGET_10_4_QWRAP_CONFIG);
5754
5755 len = sizeof(*cmd) +
5756 (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
5757
5758 buf = ath10k_wmi_alloc_skb(ar, len);
5759 if (!buf)
5760 return ERR_PTR(-ENOMEM);
5761
5762 cmd = (struct wmi_init_cmd_10_4 *)buf->data;
5763 memcpy(&cmd->resource_config, &config, sizeof(config));
5764 ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
5765
5766 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10.4\n");
5767 return buf;
5768}
5769
0226d602 5770int ath10k_wmi_start_scan_verify(const struct wmi_start_scan_arg *arg)
5e3dd157 5771{
a6aa5da3
MK		 5772 if (arg->ie_len && !arg->ie)
5773 return -EINVAL;
5774 if (arg->n_channels && !arg->channels)
5775 return -EINVAL;
5776 if (arg->n_ssids && !arg->ssids)
5777 return -EINVAL;
5778 if (arg->n_bssids && !arg->bssids)
5779 return -EINVAL;
5e3dd157 5780
a6aa5da3
MK		 5781 if (arg->ie_len > WLAN_SCAN_PARAMS_MAX_IE_LEN)
5782 return -EINVAL;
5783 if (arg->n_channels > ARRAY_SIZE(arg->channels))
5784 return -EINVAL;
5785 if (arg->n_ssids > WLAN_SCAN_PARAMS_MAX_SSID)
5786 return -EINVAL;
5787 if (arg->n_bssids > WLAN_SCAN_PARAMS_MAX_BSSID)
5788 return -EINVAL;
5e3dd157 5789
a6aa5da3
MK		 5790 return 0;
5791}
5e3dd157 5792
a6aa5da3
MK		 5793static size_t
5794ath10k_wmi_start_scan_tlvs_len(const struct wmi_start_scan_arg *arg)
5795{
5796 int len = 0;
5797
5798 if (arg->ie_len) {
5e3dd157
KV		 5799 len += sizeof(struct wmi_ie_data);
5800 len += roundup(arg->ie_len, 4);
5801 }
5802
5803 if (arg->n_channels) {
5e3dd157
KV		 5804 len += sizeof(struct wmi_chan_list);
5805 len += sizeof(__le32) * arg->n_channels;
5806 }
5807
5808 if (arg->n_ssids) {
5e3dd157
KV		 5809 len += sizeof(struct wmi_ssid_list);
5810 len += sizeof(struct wmi_ssid) * arg->n_ssids;
5811 }
5812
5813 if (arg->n_bssids) {
5e3dd157
KV		 5814 len += sizeof(struct wmi_bssid_list);
5815 len += sizeof(struct wmi_mac_addr) * arg->n_bssids;
5816 }
5817
5818 return len;
5819}
5820
0226d602
MK		 5821void ath10k_wmi_put_start_scan_common(struct wmi_start_scan_common *cmn,
5822 const struct wmi_start_scan_arg *arg)
5e3dd157 5823{
5e3dd157
KV		 5824 u32 scan_id;
5825 u32 scan_req_id;
5e3dd157
KV		 5826
5827 scan_id = WMI_HOST_SCAN_REQ_ID_PREFIX;
5828 scan_id |= arg->scan_id;
5829
5830 scan_req_id = WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
5831 scan_req_id |= arg->scan_req_id;
5832
a6aa5da3
MK		 5833 cmn->scan_id = __cpu_to_le32(scan_id);
5834 cmn->scan_req_id = __cpu_to_le32(scan_req_id);
5835 cmn->vdev_id = __cpu_to_le32(arg->vdev_id);
5836 cmn->scan_priority = __cpu_to_le32(arg->scan_priority);
5837 cmn->notify_scan_events = __cpu_to_le32(arg->notify_scan_events);
5838 cmn->dwell_time_active = __cpu_to_le32(arg->dwell_time_active);
5839 cmn->dwell_time_passive = __cpu_to_le32(arg->dwell_time_passive);
5840 cmn->min_rest_time = __cpu_to_le32(arg->min_rest_time);
5841 cmn->max_rest_time = __cpu_to_le32(arg->max_rest_time);
5842 cmn->repeat_probe_time = __cpu_to_le32(arg->repeat_probe_time);
5843 cmn->probe_spacing_time = __cpu_to_le32(arg->probe_spacing_time);
5844 cmn->idle_time = __cpu_to_le32(arg->idle_time);
5845 cmn->max_scan_time = __cpu_to_le32(arg->max_scan_time);
5846 cmn->probe_delay = __cpu_to_le32(arg->probe_delay);
5847 cmn->scan_ctrl_flags = __cpu_to_le32(arg->scan_ctrl_flags);
5848}
5849
5850static void
5851ath10k_wmi_put_start_scan_tlvs(struct wmi_start_scan_tlvs *tlvs,
5852 const struct wmi_start_scan_arg *arg)
5853{
5854 struct wmi_ie_data *ie;
5855 struct wmi_chan_list *channels;
5856 struct wmi_ssid_list *ssids;
5857 struct wmi_bssid_list *bssids;
5858 void *ptr = tlvs->tlvs;
5859 int i;
5e3dd157
KV		 5860
5861 if (arg->n_channels) {
a6aa5da3 5862 channels = ptr;
5e3dd157
KV		 5863 channels->tag = __cpu_to_le32(WMI_CHAN_LIST_TAG);
5864 channels->num_chan = __cpu_to_le32(arg->n_channels);
5865
5866 for (i = 0; i < arg->n_channels; i++)
24c88f78
MK		 5867 channels->channel_list[i].freq =
5868 __cpu_to_le16(arg->channels[i]);
5e3dd157 5869
a6aa5da3
MK		 5870 ptr += sizeof(*channels);
5871 ptr += sizeof(__le32) * arg->n_channels;
5e3dd157
KV		 5872 }
5873
5874 if (arg->n_ssids) {
a6aa5da3 5875 ssids = ptr;
5e3dd157
KV		 5876 ssids->tag = __cpu_to_le32(WMI_SSID_LIST_TAG);
5877 ssids->num_ssids = __cpu_to_le32(arg->n_ssids);
5878
5879 for (i = 0; i < arg->n_ssids; i++) {
5880 ssids->ssids[i].ssid_len =
5881 __cpu_to_le32(arg->ssids[i].len);
5882 memcpy(&ssids->ssids[i].ssid,
5883 arg->ssids[i].ssid,
5884 arg->ssids[i].len);
5885 }
5886
a6aa5da3
MK		 5887 ptr += sizeof(*ssids);
5888 ptr += sizeof(struct wmi_ssid) * arg->n_ssids;
5e3dd157
KV		 5889 }
5890
5891 if (arg->n_bssids) {
a6aa5da3 5892 bssids = ptr;
5e3dd157
KV		 5893 bssids->tag = __cpu_to_le32(WMI_BSSID_LIST_TAG);
5894 bssids->num_bssid = __cpu_to_le32(arg->n_bssids);
5895
5896 for (i = 0; i < arg->n_bssids; i++)
8f4ffb7d
KV		 5897 ether_addr_copy(bssids->bssid_list[i].addr,
5898 arg->bssids[i].bssid);
5e3dd157 5899
a6aa5da3
MK		 5900 ptr += sizeof(*bssids);
5901 ptr += sizeof(struct wmi_mac_addr) * arg->n_bssids;
5e3dd157
KV		 5902 }
5903
5904 if (arg->ie_len) {
a6aa5da3 5905 ie = ptr;
5e3dd157
KV		 5906 ie->tag = __cpu_to_le32(WMI_IE_TAG);
5907 ie->ie_len = __cpu_to_le32(arg->ie_len);
5908 memcpy(ie->ie_data, arg->ie, arg->ie_len);
5909
a6aa5da3
MK		 5910 ptr += sizeof(*ie);
5911 ptr += roundup(arg->ie_len, 4);
5e3dd157 5912 }
a6aa5da3 5913}
5e3dd157 5914
d7579d12
MK		 5915static struct sk_buff *
5916ath10k_wmi_op_gen_start_scan(struct ath10k *ar,
5917 const struct wmi_start_scan_arg *arg)
a6aa5da3 5918{
d7579d12 5919 struct wmi_start_scan_cmd *cmd;
a6aa5da3
MK		 5920 struct sk_buff *skb;
5921 size_t len;
5922 int ret;
5923
5924 ret = ath10k_wmi_start_scan_verify(arg);
5925 if (ret)
d7579d12 5926 return ERR_PTR(ret);
a6aa5da3 5927
d7579d12 5928 len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
a6aa5da3
MK		 5929 skb = ath10k_wmi_alloc_skb(ar, len);
5930 if (!skb)
d7579d12 5931 return ERR_PTR(-ENOMEM);
a6aa5da3 5932
d7579d12 5933 cmd = (struct wmi_start_scan_cmd *)skb->data;
a6aa5da3 5934
d7579d12
MK		 5935 ath10k_wmi_put_start_scan_common(&cmd->common, arg);
5936 ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
a6aa5da3 5937
d7579d12 5938 cmd->burst_duration_ms = __cpu_to_le32(0);
5e3dd157 5939
7aa7a72a 5940 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi start scan\n");
d7579d12
MK		 5941 return skb;
5942}
5943
5944static struct sk_buff *
5945ath10k_wmi_10x_op_gen_start_scan(struct ath10k *ar,
5946 const struct wmi_start_scan_arg *arg)
5947{
5948 struct wmi_10x_start_scan_cmd *cmd;
5949 struct sk_buff *skb;
5950 size_t len;
5951 int ret;
5952
5953 ret = ath10k_wmi_start_scan_verify(arg);
5954 if (ret)
5955 return ERR_PTR(ret);
5956
5957 len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
5958 skb = ath10k_wmi_alloc_skb(ar, len);
5959 if (!skb)
5960 return ERR_PTR(-ENOMEM);
5961
5962 cmd = (struct wmi_10x_start_scan_cmd *)skb->data;
5963
5964 ath10k_wmi_put_start_scan_common(&cmd->common, arg);
5965 ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
5966
5967 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi 10x start scan\n");
5968 return skb;
5e3dd157
KV		 5969}
5970
5971void ath10k_wmi_start_scan_init(struct ath10k *ar,
5972 struct wmi_start_scan_arg *arg)
5973{
5974 /* setup commonly used values */
5975 arg->scan_req_id = 1;
5976 arg->scan_priority = WMI_SCAN_PRIORITY_LOW;
5977 arg->dwell_time_active = 50;
5978 arg->dwell_time_passive = 150;
5979 arg->min_rest_time = 50;
5980 arg->max_rest_time = 500;
5981 arg->repeat_probe_time = 0;
5982 arg->probe_spacing_time = 0;
5983 arg->idle_time = 0;
c322892f 5984 arg->max_scan_time = 20000;
5e3dd157
KV		 5985 arg->probe_delay = 5;
5986 arg->notify_scan_events = WMI_SCAN_EVENT_STARTED
5987 | WMI_SCAN_EVENT_COMPLETED
5988 | WMI_SCAN_EVENT_BSS_CHANNEL
5989 | WMI_SCAN_EVENT_FOREIGN_CHANNEL
5990 | WMI_SCAN_EVENT_DEQUEUED;
5e3dd157
KV		 5991 arg->scan_ctrl_flags |= WMI_SCAN_CHAN_STAT_EVENT;
5992 arg->n_bssids = 1;
5993 arg->bssids[0].bssid = "\xFF\xFF\xFF\xFF\xFF\xFF";
5994}
5995
d7579d12
MK		 5996static struct sk_buff *
5997ath10k_wmi_op_gen_stop_scan(struct ath10k *ar,
5998 const struct wmi_stop_scan_arg *arg)
5e3dd157
KV		 5999{
6000 struct wmi_stop_scan_cmd *cmd;
6001 struct sk_buff *skb;
6002 u32 scan_id;
6003 u32 req_id;
6004
6005 if (arg->req_id > 0xFFF)
d7579d12 6006 return ERR_PTR(-EINVAL);
5e3dd157 6007 if (arg->req_type == WMI_SCAN_STOP_ONE && arg->u.scan_id > 0xFFF)
d7579d12 6008 return ERR_PTR(-EINVAL);
5e3dd157 6009
7aa7a72a 6010 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6011 if (!skb)
d7579d12 6012 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6013
6014 scan_id = arg->u.scan_id;
6015 scan_id |= WMI_HOST_SCAN_REQ_ID_PREFIX;
6016
6017 req_id = arg->req_id;
6018 req_id |= WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
6019
6020 cmd = (struct wmi_stop_scan_cmd *)skb->data;
6021 cmd->req_type = __cpu_to_le32(arg->req_type);
6022 cmd->vdev_id = __cpu_to_le32(arg->u.vdev_id);
6023 cmd->scan_id = __cpu_to_le32(scan_id);
6024 cmd->scan_req_id = __cpu_to_le32(req_id);
6025
7aa7a72a 6026 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6027 "wmi stop scan reqid %d req_type %d vdev/scan_id %d\n",
6028 arg->req_id, arg->req_type, arg->u.scan_id);
d7579d12 6029 return skb;
5e3dd157
KV		 6030}
6031
d7579d12
MK		 6032static struct sk_buff *
6033ath10k_wmi_op_gen_vdev_create(struct ath10k *ar, u32 vdev_id,
6034 enum wmi_vdev_type type,
6035 enum wmi_vdev_subtype subtype,
6036 const u8 macaddr[ETH_ALEN])
5e3dd157
KV		 6037{
6038 struct wmi_vdev_create_cmd *cmd;
6039 struct sk_buff *skb;
6040
7aa7a72a 6041 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6042 if (!skb)
d7579d12 6043 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6044
6045 cmd = (struct wmi_vdev_create_cmd *)skb->data;
6046 cmd->vdev_id = __cpu_to_le32(vdev_id);
6047 cmd->vdev_type = __cpu_to_le32(type);
6048 cmd->vdev_subtype = __cpu_to_le32(subtype);
b25f32cb 6049 ether_addr_copy(cmd->vdev_macaddr.addr, macaddr);
5e3dd157 6050
7aa7a72a 6051 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6052 "WMI vdev create: id %d type %d subtype %d macaddr %pM\n",
6053 vdev_id, type, subtype, macaddr);
d7579d12 6054 return skb;
5e3dd157
KV		 6055}
6056
d7579d12
MK		 6057static struct sk_buff *
6058ath10k_wmi_op_gen_vdev_delete(struct ath10k *ar, u32 vdev_id)
5e3dd157
KV		 6059{
6060 struct wmi_vdev_delete_cmd *cmd;
6061 struct sk_buff *skb;
6062
7aa7a72a 6063 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6064 if (!skb)
d7579d12 6065 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6066
6067 cmd = (struct wmi_vdev_delete_cmd *)skb->data;
6068 cmd->vdev_id = __cpu_to_le32(vdev_id);
6069
7aa7a72a 6070 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157 6071 "WMI vdev delete id %d\n", vdev_id);
d7579d12 6072 return skb;
5e3dd157
KV		 6073}
6074
d7579d12
MK		 6075static struct sk_buff *
6076ath10k_wmi_op_gen_vdev_start(struct ath10k *ar,
6077 const struct wmi_vdev_start_request_arg *arg,
6078 bool restart)
5e3dd157
KV		 6079{
6080 struct wmi_vdev_start_request_cmd *cmd;
6081 struct sk_buff *skb;
6082 const char *cmdname;
6083 u32 flags = 0;
6084
5e3dd157 6085 if (WARN_ON(arg->hidden_ssid && !arg->ssid))
d7579d12 6086 return ERR_PTR(-EINVAL);
5e3dd157 6087 if (WARN_ON(arg->ssid_len > sizeof(cmd->ssid.ssid)))
d7579d12 6088 return ERR_PTR(-EINVAL);
5e3dd157 6089
d7579d12 6090 if (restart)
5e3dd157
KV		 6091 cmdname = "restart";
6092 else
d7579d12 6093 cmdname = "start";
5e3dd157 6094
7aa7a72a 6095 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6096 if (!skb)
d7579d12 6097 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6098
6099 if (arg->hidden_ssid)
6100 flags |= WMI_VDEV_START_HIDDEN_SSID;
6101 if (arg->pmf_enabled)
6102 flags |= WMI_VDEV_START_PMF_ENABLED;
6103
6104 cmd = (struct wmi_vdev_start_request_cmd *)skb->data;
6105 cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
6106 cmd->disable_hw_ack = __cpu_to_le32(arg->disable_hw_ack);
6107 cmd->beacon_interval = __cpu_to_le32(arg->bcn_intval);
6108 cmd->dtim_period = __cpu_to_le32(arg->dtim_period);
6109 cmd->flags = __cpu_to_le32(flags);
6110 cmd->bcn_tx_rate = __cpu_to_le32(arg->bcn_tx_rate);
6111 cmd->bcn_tx_power = __cpu_to_le32(arg->bcn_tx_power);
6112
6113 if (arg->ssid) {
6114 cmd->ssid.ssid_len = __cpu_to_le32(arg->ssid_len);
6115 memcpy(cmd->ssid.ssid, arg->ssid, arg->ssid_len);
6116 }
6117
2d66721c 6118 ath10k_wmi_put_wmi_channel(&cmd->chan, &arg->channel);
5e3dd157 6119
7aa7a72a 6120 ath10k_dbg(ar, ATH10K_DBG_WMI,
8cc7f26c
KV		 6121 "wmi vdev %s id 0x%x flags: 0x%0X, freq %d, mode %d, ch_flags: 0x%0X, max_power: %d\n",
6122 cmdname, arg->vdev_id,
e8a50f8b
MP		 6123 flags, arg->channel.freq, arg->channel.mode,
6124 cmd->chan.flags, arg->channel.max_power);
5e3dd157 6125
d7579d12 6126 return skb;
5e3dd157
KV		 6127}
6128
d7579d12
MK		 6129static struct sk_buff *
6130ath10k_wmi_op_gen_vdev_stop(struct ath10k *ar, u32 vdev_id)
5e3dd157
KV		 6131{
6132 struct wmi_vdev_stop_cmd *cmd;
6133 struct sk_buff *skb;
6134
7aa7a72a 6135 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6136 if (!skb)
d7579d12 6137 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6138
6139 cmd = (struct wmi_vdev_stop_cmd *)skb->data;
6140 cmd->vdev_id = __cpu_to_le32(vdev_id);
6141
7aa7a72a 6142 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi vdev stop id 0x%x\n", vdev_id);
d7579d12 6143 return skb;
5e3dd157
KV		 6144}
6145
d7579d12
MK		 6146static struct sk_buff *
6147ath10k_wmi_op_gen_vdev_up(struct ath10k *ar, u32 vdev_id, u32 aid,
6148 const u8 *bssid)
5e3dd157
KV		 6149{
6150 struct wmi_vdev_up_cmd *cmd;
6151 struct sk_buff *skb;
6152
7aa7a72a 6153 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6154 if (!skb)
d7579d12 6155 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6156
6157 cmd = (struct wmi_vdev_up_cmd *)skb->data;
6158 cmd->vdev_id = __cpu_to_le32(vdev_id);
6159 cmd->vdev_assoc_id = __cpu_to_le32(aid);
b25f32cb 6160 ether_addr_copy(cmd->vdev_bssid.addr, bssid);
5e3dd157 6161
7aa7a72a 6162 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6163 "wmi mgmt vdev up id 0x%x assoc id %d bssid %pM\n",
6164 vdev_id, aid, bssid);
d7579d12 6165 return skb;
5e3dd157
KV		 6166}
6167
d7579d12
MK		 6168static struct sk_buff *
6169ath10k_wmi_op_gen_vdev_down(struct ath10k *ar, u32 vdev_id)
5e3dd157
KV		 6170{
6171 struct wmi_vdev_down_cmd *cmd;
6172 struct sk_buff *skb;
6173
7aa7a72a 6174 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6175 if (!skb)
d7579d12 6176 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6177
6178 cmd = (struct wmi_vdev_down_cmd *)skb->data;
6179 cmd->vdev_id = __cpu_to_le32(vdev_id);
6180
7aa7a72a 6181 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157 6182 "wmi mgmt vdev down id 0x%x\n", vdev_id);
d7579d12 6183 return skb;
5e3dd157
KV		 6184}
6185
d7579d12
MK		 6186static struct sk_buff *
6187ath10k_wmi_op_gen_vdev_set_param(struct ath10k *ar, u32 vdev_id,
6188 u32 param_id, u32 param_value)
5e3dd157
KV		 6189{
6190 struct wmi_vdev_set_param_cmd *cmd;
6191 struct sk_buff *skb;
6192
6d1506e7 6193 if (param_id == WMI_VDEV_PARAM_UNSUPPORTED) {
7aa7a72a 6194 ath10k_dbg(ar, ATH10K_DBG_WMI,
6d1506e7
BM		 6195 "vdev param %d not supported by firmware\n",
6196 param_id);
d7579d12 6197 return ERR_PTR(-EOPNOTSUPP);
6d1506e7
BM		 6198 }
6199
7aa7a72a 6200 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6201 if (!skb)
d7579d12 6202 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6203
6204 cmd = (struct wmi_vdev_set_param_cmd *)skb->data;
6205 cmd->vdev_id = __cpu_to_le32(vdev_id);
6206 cmd->param_id = __cpu_to_le32(param_id);
6207 cmd->param_value = __cpu_to_le32(param_value);
6208
7aa7a72a 6209 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6210 "wmi vdev id 0x%x set param %d value %d\n",
6211 vdev_id, param_id, param_value);
d7579d12 6212 return skb;
5e3dd157
KV		 6213}
6214
d7579d12
MK		 6215static struct sk_buff *
6216ath10k_wmi_op_gen_vdev_install_key(struct ath10k *ar,
6217 const struct wmi_vdev_install_key_arg *arg)
5e3dd157
KV		 6218{
6219 struct wmi_vdev_install_key_cmd *cmd;
6220 struct sk_buff *skb;
6221
6222 if (arg->key_cipher == WMI_CIPHER_NONE && arg->key_data != NULL)
d7579d12 6223 return ERR_PTR(-EINVAL);
5e3dd157 6224 if (arg->key_cipher != WMI_CIPHER_NONE && arg->key_data == NULL)
d7579d12 6225 return ERR_PTR(-EINVAL);
5e3dd157 6226
7aa7a72a 6227 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd) + arg->key_len);
5e3dd157 6228 if (!skb)
d7579d12 6229 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6230
6231 cmd = (struct wmi_vdev_install_key_cmd *)skb->data;
6232 cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
6233 cmd->key_idx = __cpu_to_le32(arg->key_idx);
6234 cmd->key_flags = __cpu_to_le32(arg->key_flags);
6235 cmd->key_cipher = __cpu_to_le32(arg->key_cipher);
6236 cmd->key_len = __cpu_to_le32(arg->key_len);
6237 cmd->key_txmic_len = __cpu_to_le32(arg->key_txmic_len);
6238 cmd->key_rxmic_len = __cpu_to_le32(arg->key_rxmic_len);
6239
6240 if (arg->macaddr)
b25f32cb 6241 ether_addr_copy(cmd->peer_macaddr.addr, arg->macaddr);
5e3dd157
KV		 6242 if (arg->key_data)
6243 memcpy(cmd->key_data, arg->key_data, arg->key_len);
6244
7aa7a72a 6245 ath10k_dbg(ar, ATH10K_DBG_WMI,
e0c508ab
MK		 6246 "wmi vdev install key idx %d cipher %d len %d\n",
6247 arg->key_idx, arg->key_cipher, arg->key_len);
d7579d12 6248 return skb;
5e3dd157
KV		 6249}
6250
d7579d12
MK		 6251static struct sk_buff *
6252ath10k_wmi_op_gen_vdev_spectral_conf(struct ath10k *ar,
6253 const struct wmi_vdev_spectral_conf_arg *arg)
855aed12
SW		 6254{
6255 struct wmi_vdev_spectral_conf_cmd *cmd;
6256 struct sk_buff *skb;
855aed12 6257
7aa7a72a 6258 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
855aed12 6259 if (!skb)
d7579d12 6260 return ERR_PTR(-ENOMEM);
855aed12
SW		 6261
6262 cmd = (struct wmi_vdev_spectral_conf_cmd *)skb->data;
6263 cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
6264 cmd->scan_count = __cpu_to_le32(arg->scan_count);
6265 cmd->scan_period = __cpu_to_le32(arg->scan_period);
6266 cmd->scan_priority = __cpu_to_le32(arg->scan_priority);
6267 cmd->scan_fft_size = __cpu_to_le32(arg->scan_fft_size);
6268 cmd->scan_gc_ena = __cpu_to_le32(arg->scan_gc_ena);
6269 cmd->scan_restart_ena = __cpu_to_le32(arg->scan_restart_ena);
6270 cmd->scan_noise_floor_ref = __cpu_to_le32(arg->scan_noise_floor_ref);
6271 cmd->scan_init_delay = __cpu_to_le32(arg->scan_init_delay);
6272 cmd->scan_nb_tone_thr = __cpu_to_le32(arg->scan_nb_tone_thr);
6273 cmd->scan_str_bin_thr = __cpu_to_le32(arg->scan_str_bin_thr);
6274 cmd->scan_wb_rpt_mode = __cpu_to_le32(arg->scan_wb_rpt_mode);
6275 cmd->scan_rssi_rpt_mode = __cpu_to_le32(arg->scan_rssi_rpt_mode);
6276 cmd->scan_rssi_thr = __cpu_to_le32(arg->scan_rssi_thr);
6277 cmd->scan_pwr_format = __cpu_to_le32(arg->scan_pwr_format);
6278 cmd->scan_rpt_mode = __cpu_to_le32(arg->scan_rpt_mode);
6279 cmd->scan_bin_scale = __cpu_to_le32(arg->scan_bin_scale);
6280 cmd->scan_dbm_adj = __cpu_to_le32(arg->scan_dbm_adj);
6281 cmd->scan_chn_mask = __cpu_to_le32(arg->scan_chn_mask);
6282
d7579d12 6283 return skb;
855aed12
SW		 6284}
6285
d7579d12
MK		 6286static struct sk_buff *
6287ath10k_wmi_op_gen_vdev_spectral_enable(struct ath10k *ar, u32 vdev_id,
6288 u32 trigger, u32 enable)
855aed12
SW		 6289{
6290 struct wmi_vdev_spectral_enable_cmd *cmd;
6291 struct sk_buff *skb;
855aed12 6292
7aa7a72a 6293 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
855aed12 6294 if (!skb)
d7579d12 6295 return ERR_PTR(-ENOMEM);
855aed12
SW		 6296
6297 cmd = (struct wmi_vdev_spectral_enable_cmd *)skb->data;
6298 cmd->vdev_id = __cpu_to_le32(vdev_id);
6299 cmd->trigger_cmd = __cpu_to_le32(trigger);
6300 cmd->enable_cmd = __cpu_to_le32(enable);
6301
d7579d12 6302 return skb;
855aed12
SW		 6303}
6304
d7579d12
MK		 6305static struct sk_buff *
6306ath10k_wmi_op_gen_peer_create(struct ath10k *ar, u32 vdev_id,
7390ed34
MP		 6307 const u8 peer_addr[ETH_ALEN],
6308 enum wmi_peer_type peer_type)
5e3dd157
KV		 6309{
6310 struct wmi_peer_create_cmd *cmd;
6311 struct sk_buff *skb;
6312
7aa7a72a 6313 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6314 if (!skb)
d7579d12 6315 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6316
6317 cmd = (struct wmi_peer_create_cmd *)skb->data;
6318 cmd->vdev_id = __cpu_to_le32(vdev_id);
b25f32cb 6319 ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
5e3dd157 6320
7aa7a72a 6321 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6322 "wmi peer create vdev_id %d peer_addr %pM\n",
6323 vdev_id, peer_addr);
d7579d12 6324 return skb;
5e3dd157
KV		 6325}
6326
d7579d12
MK		 6327static struct sk_buff *
6328ath10k_wmi_op_gen_peer_delete(struct ath10k *ar, u32 vdev_id,
6329 const u8 peer_addr[ETH_ALEN])
5e3dd157
KV		 6330{
6331 struct wmi_peer_delete_cmd *cmd;
6332 struct sk_buff *skb;
6333
7aa7a72a 6334 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6335 if (!skb)
d7579d12 6336 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6337
6338 cmd = (struct wmi_peer_delete_cmd *)skb->data;
6339 cmd->vdev_id = __cpu_to_le32(vdev_id);
b25f32cb 6340 ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
5e3dd157 6341
7aa7a72a 6342 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6343 "wmi peer delete vdev_id %d peer_addr %pM\n",
6344 vdev_id, peer_addr);
d7579d12 6345 return skb;
5e3dd157
KV		 6346}
6347
d7579d12
MK		 6348static struct sk_buff *
6349ath10k_wmi_op_gen_peer_flush(struct ath10k *ar, u32 vdev_id,
6350 const u8 peer_addr[ETH_ALEN], u32 tid_bitmap)
5e3dd157
KV		 6351{
6352 struct wmi_peer_flush_tids_cmd *cmd;
6353 struct sk_buff *skb;
6354
7aa7a72a 6355 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6356 if (!skb)
d7579d12 6357 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6358
6359 cmd = (struct wmi_peer_flush_tids_cmd *)skb->data;
6360 cmd->vdev_id = __cpu_to_le32(vdev_id);
6361 cmd->peer_tid_bitmap = __cpu_to_le32(tid_bitmap);
b25f32cb 6362 ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
5e3dd157 6363
7aa7a72a 6364 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6365 "wmi peer flush vdev_id %d peer_addr %pM tids %08x\n",
6366 vdev_id, peer_addr, tid_bitmap);
d7579d12 6367 return skb;
5e3dd157
KV		 6368}
6369
d7579d12
MK		 6370static struct sk_buff *
6371ath10k_wmi_op_gen_peer_set_param(struct ath10k *ar, u32 vdev_id,
6372 const u8 *peer_addr,
6373 enum wmi_peer_param param_id,
6374 u32 param_value)
5e3dd157
KV		 6375{
6376 struct wmi_peer_set_param_cmd *cmd;
6377 struct sk_buff *skb;
6378
7aa7a72a 6379 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6380 if (!skb)
d7579d12 6381 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6382
6383 cmd = (struct wmi_peer_set_param_cmd *)skb->data;
6384 cmd->vdev_id = __cpu_to_le32(vdev_id);
6385 cmd->param_id = __cpu_to_le32(param_id);
6386 cmd->param_value = __cpu_to_le32(param_value);
b25f32cb 6387 ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
5e3dd157 6388
7aa7a72a 6389 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6390 "wmi vdev %d peer 0x%pM set param %d value %d\n",
6391 vdev_id, peer_addr, param_id, param_value);
d7579d12 6392 return skb;
5e3dd157
KV		 6393}
6394
d7579d12
MK		 6395static struct sk_buff *
6396ath10k_wmi_op_gen_set_psmode(struct ath10k *ar, u32 vdev_id,
6397 enum wmi_sta_ps_mode psmode)
5e3dd157
KV		 6398{
6399 struct wmi_sta_powersave_mode_cmd *cmd;
6400 struct sk_buff *skb;
6401
7aa7a72a 6402 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6403 if (!skb)
d7579d12 6404 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6405
6406 cmd = (struct wmi_sta_powersave_mode_cmd *)skb->data;
6407 cmd->vdev_id = __cpu_to_le32(vdev_id);
6408 cmd->sta_ps_mode = __cpu_to_le32(psmode);
6409
7aa7a72a 6410 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6411 "wmi set powersave id 0x%x mode %d\n",
6412 vdev_id, psmode);
d7579d12 6413 return skb;
5e3dd157
KV		 6414}
6415
d7579d12
MK		 6416static struct sk_buff *
6417ath10k_wmi_op_gen_set_sta_ps(struct ath10k *ar, u32 vdev_id,
6418 enum wmi_sta_powersave_param param_id,
6419 u32 value)
5e3dd157
KV		 6420{
6421 struct wmi_sta_powersave_param_cmd *cmd;
6422 struct sk_buff *skb;
6423
7aa7a72a 6424 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6425 if (!skb)
d7579d12 6426 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6427
6428 cmd = (struct wmi_sta_powersave_param_cmd *)skb->data;
6429 cmd->vdev_id = __cpu_to_le32(vdev_id);
6430 cmd->param_id = __cpu_to_le32(param_id);
6431 cmd->param_value = __cpu_to_le32(value);
6432
7aa7a72a 6433 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6434 "wmi sta ps param vdev_id 0x%x param %d value %d\n",
6435 vdev_id, param_id, value);
d7579d12 6436 return skb;
5e3dd157
KV		 6437}
6438
d7579d12
MK		 6439static struct sk_buff *
6440ath10k_wmi_op_gen_set_ap_ps(struct ath10k *ar, u32 vdev_id, const u8 *mac,
6441 enum wmi_ap_ps_peer_param param_id, u32 value)
5e3dd157
KV		 6442{
6443 struct wmi_ap_ps_peer_cmd *cmd;
6444 struct sk_buff *skb;
6445
6446 if (!mac)
d7579d12 6447 return ERR_PTR(-EINVAL);
5e3dd157 6448
7aa7a72a 6449 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6450 if (!skb)
d7579d12 6451 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6452
6453 cmd = (struct wmi_ap_ps_peer_cmd *)skb->data;
6454 cmd->vdev_id = __cpu_to_le32(vdev_id);
6455 cmd->param_id = __cpu_to_le32(param_id);
6456 cmd->param_value = __cpu_to_le32(value);
b25f32cb 6457 ether_addr_copy(cmd->peer_macaddr.addr, mac);
5e3dd157 6458
7aa7a72a 6459 ath10k_dbg(ar, ATH10K_DBG_WMI,
5e3dd157
KV		 6460 "wmi ap ps param vdev_id 0x%X param %d value %d mac_addr %pM\n",
6461 vdev_id, param_id, value, mac);
d7579d12 6462 return skb;
5e3dd157
KV		 6463}
6464
d7579d12
MK		 6465static struct sk_buff *
6466ath10k_wmi_op_gen_scan_chan_list(struct ath10k *ar,
6467 const struct wmi_scan_chan_list_arg *arg)
5e3dd157
KV		 6468{
6469 struct wmi_scan_chan_list_cmd *cmd;
6470 struct sk_buff *skb;
6471 struct wmi_channel_arg *ch;
6472 struct wmi_channel *ci;
6473 int len;
6474 int i;
6475
6476 len = sizeof(*cmd) + arg->n_channels * sizeof(struct wmi_channel);
6477
7aa7a72a 6478 skb = ath10k_wmi_alloc_skb(ar, len);
5e3dd157 6479 if (!skb)
d7579d12 6480 return ERR_PTR(-EINVAL);
5e3dd157
KV		 6481
6482 cmd = (struct wmi_scan_chan_list_cmd *)skb->data;
6483 cmd->num_scan_chans = __cpu_to_le32(arg->n_channels);
6484
6485 for (i = 0; i < arg->n_channels; i++) {
5e3dd157
KV		 6486 ch = &arg->channels[i];
6487 ci = &cmd->chan_info[i];
6488
2d66721c 6489 ath10k_wmi_put_wmi_channel(ci, ch);
5e3dd157
KV		 6490 }
6491
d7579d12 6492 return skb;
5e3dd157
KV		 6493}
6494
24c88f78
MK		 6495static void
6496ath10k_wmi_peer_assoc_fill(struct ath10k *ar, void *buf,
6497 const struct wmi_peer_assoc_complete_arg *arg)
5e3dd157 6498{
24c88f78 6499 struct wmi_common_peer_assoc_complete_cmd *cmd = buf;
5e3dd157 6500
5e3dd157
KV		 6501 cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
6502 cmd->peer_new_assoc = __cpu_to_le32(arg->peer_reassoc ? 0 : 1);
6503 cmd->peer_associd = __cpu_to_le32(arg->peer_aid);
6504 cmd->peer_flags = __cpu_to_le32(arg->peer_flags);
6505 cmd->peer_caps = __cpu_to_le32(arg->peer_caps);
6506 cmd->peer_listen_intval = __cpu_to_le32(arg->peer_listen_intval);
6507 cmd->peer_ht_caps = __cpu_to_le32(arg->peer_ht_caps);
6508 cmd->peer_max_mpdu = __cpu_to_le32(arg->peer_max_mpdu);
6509 cmd->peer_mpdu_density = __cpu_to_le32(arg->peer_mpdu_density);
6510 cmd->peer_rate_caps = __cpu_to_le32(arg->peer_rate_caps);
6511 cmd->peer_nss = __cpu_to_le32(arg->peer_num_spatial_streams);
6512 cmd->peer_vht_caps = __cpu_to_le32(arg->peer_vht_caps);
6513 cmd->peer_phymode = __cpu_to_le32(arg->peer_phymode);
6514
b25f32cb 6515 ether_addr_copy(cmd->peer_macaddr.addr, arg->addr);
5e3dd157
KV		 6516
6517 cmd->peer_legacy_rates.num_rates =
6518 __cpu_to_le32(arg->peer_legacy_rates.num_rates);
6519 memcpy(cmd->peer_legacy_rates.rates, arg->peer_legacy_rates.rates,
6520 arg->peer_legacy_rates.num_rates);
6521
6522 cmd->peer_ht_rates.num_rates =
6523 __cpu_to_le32(arg->peer_ht_rates.num_rates);
6524 memcpy(cmd->peer_ht_rates.rates, arg->peer_ht_rates.rates,
6525 arg->peer_ht_rates.num_rates);
6526
6527 cmd->peer_vht_rates.rx_max_rate =
6528 __cpu_to_le32(arg->peer_vht_rates.rx_max_rate);
6529 cmd->peer_vht_rates.rx_mcs_set =
6530 __cpu_to_le32(arg->peer_vht_rates.rx_mcs_set);
6531 cmd->peer_vht_rates.tx_max_rate =
6532 __cpu_to_le32(arg->peer_vht_rates.tx_max_rate);
6533 cmd->peer_vht_rates.tx_mcs_set =
6534 __cpu_to_le32(arg->peer_vht_rates.tx_mcs_set);
24c88f78
MK		 6535}
6536
6537static void
6538ath10k_wmi_peer_assoc_fill_main(struct ath10k *ar, void *buf,
6539 const struct wmi_peer_assoc_complete_arg *arg)
6540{
6541 struct wmi_main_peer_assoc_complete_cmd *cmd = buf;
6542
6543 ath10k_wmi_peer_assoc_fill(ar, buf, arg);
6544 memset(cmd->peer_ht_info, 0, sizeof(cmd->peer_ht_info));
6545}
6546
6547static void
6548ath10k_wmi_peer_assoc_fill_10_1(struct ath10k *ar, void *buf,
6549 const struct wmi_peer_assoc_complete_arg *arg)
6550{
6551 ath10k_wmi_peer_assoc_fill(ar, buf, arg);
6552}
6553
6554static void
6555ath10k_wmi_peer_assoc_fill_10_2(struct ath10k *ar, void *buf,
6556 const struct wmi_peer_assoc_complete_arg *arg)
6557{
6558 struct wmi_10_2_peer_assoc_complete_cmd *cmd = buf;
6559 int max_mcs, max_nss;
6560 u32 info0;
6561
6562 /* TODO: Is using max values okay with firmware? */
6563 max_mcs = 0xf;
6564 max_nss = 0xf;
6565
6566 info0 = SM(max_mcs, WMI_PEER_ASSOC_INFO0_MAX_MCS_IDX) |
6567 SM(max_nss, WMI_PEER_ASSOC_INFO0_MAX_NSS);
6568
6569 ath10k_wmi_peer_assoc_fill(ar, buf, arg);
6570 cmd->info0 = __cpu_to_le32(info0);
6571}
6572
b54e16f1
VT		 6573static void
6574ath10k_wmi_peer_assoc_fill_10_4(struct ath10k *ar, void *buf,
6575 const struct wmi_peer_assoc_complete_arg *arg)
6576{
6577 struct wmi_10_4_peer_assoc_complete_cmd *cmd = buf;
6578
6579 ath10k_wmi_peer_assoc_fill_10_2(ar, buf, arg);
6580 cmd->peer_bw_rxnss_override = 0;
6581}
6582
d7579d12
MK		 6583static int
6584ath10k_wmi_peer_assoc_check_arg(const struct wmi_peer_assoc_complete_arg *arg)
24c88f78 6585{
24c88f78
MK		 6586 if (arg->peer_mpdu_density > 16)
6587 return -EINVAL;
6588 if (arg->peer_legacy_rates.num_rates > MAX_SUPPORTED_RATES)
6589 return -EINVAL;
6590 if (arg->peer_ht_rates.num_rates > MAX_SUPPORTED_RATES)
6591 return -EINVAL;
6592
d7579d12
MK		 6593 return 0;
6594}
6595
6596static struct sk_buff *
6597ath10k_wmi_op_gen_peer_assoc(struct ath10k *ar,
6598 const struct wmi_peer_assoc_complete_arg *arg)
6599{
6600 size_t len = sizeof(struct wmi_main_peer_assoc_complete_cmd);
6601 struct sk_buff *skb;
6602 int ret;
6603
6604 ret = ath10k_wmi_peer_assoc_check_arg(arg);
6605 if (ret)
6606 return ERR_PTR(ret);
24c88f78 6607
7aa7a72a 6608 skb = ath10k_wmi_alloc_skb(ar, len);
24c88f78 6609 if (!skb)
d7579d12 6610 return ERR_PTR(-ENOMEM);
24c88f78 6611
d7579d12
MK		 6612 ath10k_wmi_peer_assoc_fill_main(ar, skb->data, arg);
6613
6614 ath10k_dbg(ar, ATH10K_DBG_WMI,
6615 "wmi peer assoc vdev %d addr %pM (%s)\n",
6616 arg->vdev_id, arg->addr,
6617 arg->peer_reassoc ? "reassociate" : "new");
6618 return skb;
6619}
6620
6621static struct sk_buff *
6622ath10k_wmi_10_1_op_gen_peer_assoc(struct ath10k *ar,
6623 const struct wmi_peer_assoc_complete_arg *arg)
6624{
6625 size_t len = sizeof(struct wmi_10_1_peer_assoc_complete_cmd);
6626 struct sk_buff *skb;
6627 int ret;
6628
6629 ret = ath10k_wmi_peer_assoc_check_arg(arg);
6630 if (ret)
6631 return ERR_PTR(ret);
6632
6633 skb = ath10k_wmi_alloc_skb(ar, len);
6634 if (!skb)
6635 return ERR_PTR(-ENOMEM);
6636
6637 ath10k_wmi_peer_assoc_fill_10_1(ar, skb->data, arg);
6638
6639 ath10k_dbg(ar, ATH10K_DBG_WMI,
6640 "wmi peer assoc vdev %d addr %pM (%s)\n",
6641 arg->vdev_id, arg->addr,
6642 arg->peer_reassoc ? "reassociate" : "new");
6643 return skb;
6644}
6645
6646static struct sk_buff *
6647ath10k_wmi_10_2_op_gen_peer_assoc(struct ath10k *ar,
6648 const struct wmi_peer_assoc_complete_arg *arg)
6649{
6650 size_t len = sizeof(struct wmi_10_2_peer_assoc_complete_cmd);
6651 struct sk_buff *skb;
6652 int ret;
6653
6654 ret = ath10k_wmi_peer_assoc_check_arg(arg);
6655 if (ret)
6656 return ERR_PTR(ret);
6657
6658 skb = ath10k_wmi_alloc_skb(ar, len);
6659 if (!skb)
6660 return ERR_PTR(-ENOMEM);
6661
6662 ath10k_wmi_peer_assoc_fill_10_2(ar, skb->data, arg);
5e3dd157 6663
7aa7a72a 6664 ath10k_dbg(ar, ATH10K_DBG_WMI,
44d6fa90
CYY		 6665 "wmi peer assoc vdev %d addr %pM (%s)\n",
6666 arg->vdev_id, arg->addr,
6667 arg->peer_reassoc ? "reassociate" : "new");
d7579d12 6668 return skb;
5e3dd157
KV		 6669}
6670
b54e16f1
VT		 6671static struct sk_buff *
6672ath10k_wmi_10_4_op_gen_peer_assoc(struct ath10k *ar,
6673 const struct wmi_peer_assoc_complete_arg *arg)
6674{
6675 size_t len = sizeof(struct wmi_10_4_peer_assoc_complete_cmd);
6676 struct sk_buff *skb;
6677 int ret;
6678
6679 ret = ath10k_wmi_peer_assoc_check_arg(arg);
6680 if (ret)
6681 return ERR_PTR(ret);
6682
6683 skb = ath10k_wmi_alloc_skb(ar, len);
6684 if (!skb)
6685 return ERR_PTR(-ENOMEM);
6686
6687 ath10k_wmi_peer_assoc_fill_10_4(ar, skb->data, arg);
6688
6689 ath10k_dbg(ar, ATH10K_DBG_WMI,
6690 "wmi peer assoc vdev %d addr %pM (%s)\n",
6691 arg->vdev_id, arg->addr,
6692 arg->peer_reassoc ? "reassociate" : "new");
6693 return skb;
6694}
6695
a57a6a27
RM		 6696static struct sk_buff *
6697ath10k_wmi_10_2_op_gen_pdev_get_temperature(struct ath10k *ar)
6698{
6699 struct sk_buff *skb;
6700
6701 skb = ath10k_wmi_alloc_skb(ar, 0);
6702 if (!skb)
6703 return ERR_PTR(-ENOMEM);
6704
6705 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev get temperature\n");
6706 return skb;
6707}
6708
8a0b459e
RM		 6709static struct sk_buff *
6710ath10k_wmi_10_2_op_gen_pdev_bss_chan_info(struct ath10k *ar,
6711 enum wmi_bss_survey_req_type type)
6712{
6713 struct wmi_pdev_chan_info_req_cmd *cmd;
6714 struct sk_buff *skb;
6715
6716 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
6717 if (!skb)
6718 return ERR_PTR(-ENOMEM);
6719
6720 cmd = (struct wmi_pdev_chan_info_req_cmd *)skb->data;
6721 cmd->type = __cpu_to_le32(type);
6722
6723 ath10k_dbg(ar, ATH10K_DBG_WMI,
6724 "wmi pdev bss info request type %d\n", type);
6725
6726 return skb;
6727}
6728
748afc47 6729/* This function assumes the beacon is already DMA mapped */
d7579d12 6730static struct sk_buff *
9ad50182
MK		 6731ath10k_wmi_op_gen_beacon_dma(struct ath10k *ar, u32 vdev_id, const void *bcn,
6732 size_t bcn_len, u32 bcn_paddr, bool dtim_zero,
6733 bool deliver_cab)
5e3dd157 6734{
748afc47 6735 struct wmi_bcn_tx_ref_cmd *cmd;
5e3dd157 6736 struct sk_buff *skb;
748afc47 6737 struct ieee80211_hdr *hdr;
748afc47 6738 u16 fc;
5e3dd157 6739
7aa7a72a 6740 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6741 if (!skb)
d7579d12 6742 return ERR_PTR(-ENOMEM);
5e3dd157 6743
9ad50182 6744 hdr = (struct ieee80211_hdr *)bcn;
748afc47
MK		 6745 fc = le16_to_cpu(hdr->frame_control);
6746
6747 cmd = (struct wmi_bcn_tx_ref_cmd *)skb->data;
9ad50182
MK		 6748 cmd->vdev_id = __cpu_to_le32(vdev_id);
6749 cmd->data_len = __cpu_to_le32(bcn_len);
6750 cmd->data_ptr = __cpu_to_le32(bcn_paddr);
748afc47
MK		 6751 cmd->msdu_id = 0;
6752 cmd->frame_control = __cpu_to_le32(fc);
6753 cmd->flags = 0;
24c88f78 6754 cmd->antenna_mask = __cpu_to_le32(WMI_BCN_TX_REF_DEF_ANTENNA);
748afc47 6755
9ad50182 6756 if (dtim_zero)
748afc47
MK		 6757 cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DTIM_ZERO);
6758
9ad50182 6759 if (deliver_cab)
748afc47
MK		 6760 cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DELIVER_CAB);
6761
d7579d12 6762 return skb;
5e3dd157
KV		 6763}
6764
5e752e42
MK		 6765void ath10k_wmi_set_wmm_param(struct wmi_wmm_params *params,
6766 const struct wmi_wmm_params_arg *arg)
5e3dd157
KV		 6767{
6768 params->cwmin = __cpu_to_le32(arg->cwmin);
6769 params->cwmax = __cpu_to_le32(arg->cwmax);
6770 params->aifs = __cpu_to_le32(arg->aifs);
6771 params->txop = __cpu_to_le32(arg->txop);
6772 params->acm = __cpu_to_le32(arg->acm);
6773 params->no_ack = __cpu_to_le32(arg->no_ack);
6774}
6775
d7579d12
MK		 6776static struct sk_buff *
6777ath10k_wmi_op_gen_pdev_set_wmm(struct ath10k *ar,
5e752e42 6778 const struct wmi_wmm_params_all_arg *arg)
5e3dd157
KV		 6779{
6780 struct wmi_pdev_set_wmm_params *cmd;
6781 struct sk_buff *skb;
6782
7aa7a72a 6783 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6784 if (!skb)
d7579d12 6785 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6786
6787 cmd = (struct wmi_pdev_set_wmm_params *)skb->data;
5e752e42
MK		 6788 ath10k_wmi_set_wmm_param(&cmd->ac_be, &arg->ac_be);
6789 ath10k_wmi_set_wmm_param(&cmd->ac_bk, &arg->ac_bk);
6790 ath10k_wmi_set_wmm_param(&cmd->ac_vi, &arg->ac_vi);
6791 ath10k_wmi_set_wmm_param(&cmd->ac_vo, &arg->ac_vo);
5e3dd157 6792
7aa7a72a 6793 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set wmm params\n");
d7579d12 6794 return skb;
5e3dd157
KV		 6795}
6796
d7579d12 6797static struct sk_buff *
de23d3ef 6798ath10k_wmi_op_gen_request_stats(struct ath10k *ar, u32 stats_mask)
5e3dd157
KV		 6799{
6800 struct wmi_request_stats_cmd *cmd;
6801 struct sk_buff *skb;
6802
7aa7a72a 6803 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
5e3dd157 6804 if (!skb)
d7579d12 6805 return ERR_PTR(-ENOMEM);
5e3dd157
KV		 6806
6807 cmd = (struct wmi_request_stats_cmd *)skb->data;
de23d3ef 6808 cmd->stats_id = __cpu_to_le32(stats_mask);
5e3dd157 6809
de23d3ef
MK		 6810 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi request stats 0x%08x\n",
6811 stats_mask);
d7579d12 6812 return skb;
5e3dd157 6813}
9cfbce75 6814
d7579d12
MK		 6815static struct sk_buff *
6816ath10k_wmi_op_gen_force_fw_hang(struct ath10k *ar,
6817 enum wmi_force_fw_hang_type type, u32 delay_ms)
9cfbce75
MK		 6818{
6819 struct wmi_force_fw_hang_cmd *cmd;
6820 struct sk_buff *skb;
6821
7aa7a72a 6822 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
9cfbce75 6823 if (!skb)
d7579d12 6824 return ERR_PTR(-ENOMEM);
9cfbce75
MK		 6825
6826 cmd = (struct wmi_force_fw_hang_cmd *)skb->data;
6827 cmd->type = __cpu_to_le32(type);
6828 cmd->delay_ms = __cpu_to_le32(delay_ms);
6829
7aa7a72a 6830 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi force fw hang %d delay %d\n",
9cfbce75 6831 type, delay_ms);
d7579d12 6832 return skb;
9cfbce75 6833}
f118a3e5 6834
d7579d12 6835static struct sk_buff *
467210a6
SJ		 6836ath10k_wmi_op_gen_dbglog_cfg(struct ath10k *ar, u32 module_enable,
6837 u32 log_level)
f118a3e5
KV		 6838{
6839 struct wmi_dbglog_cfg_cmd *cmd;
6840 struct sk_buff *skb;
6841 u32 cfg;
6842
7aa7a72a 6843 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
f118a3e5 6844 if (!skb)
d7579d12 6845 return ERR_PTR(-ENOMEM);
f118a3e5
KV		 6846
6847 cmd = (struct wmi_dbglog_cfg_cmd *)skb->data;
6848
6849 if (module_enable) {
467210a6 6850 cfg = SM(log_level,
f118a3e5
KV		 6851 ATH10K_DBGLOG_CFG_LOG_LVL);
6852 } else {
6853 /* set back defaults, all modules with WARN level */
6854 cfg = SM(ATH10K_DBGLOG_LEVEL_WARN,
6855 ATH10K_DBGLOG_CFG_LOG_LVL);
6856 module_enable = ~0;
6857 }
6858
6859 cmd->module_enable = __cpu_to_le32(module_enable);
6860 cmd->module_valid = __cpu_to_le32(~0);
6861 cmd->config_enable = __cpu_to_le32(cfg);
6862 cmd->config_valid = __cpu_to_le32(ATH10K_DBGLOG_CFG_LOG_LVL_MASK);
6863
7aa7a72a 6864 ath10k_dbg(ar, ATH10K_DBG_WMI,
f118a3e5
KV		 6865 "wmi dbglog cfg modules %08x %08x config %08x %08x\n",
6866 __le32_to_cpu(cmd->module_enable),
6867 __le32_to_cpu(cmd->module_valid),
6868 __le32_to_cpu(cmd->config_enable),
6869 __le32_to_cpu(cmd->config_valid));
d7579d12 6870 return skb;
f118a3e5 6871}
b79b9baa 6872
d7579d12
MK		 6873static struct sk_buff *
6874ath10k_wmi_op_gen_pktlog_enable(struct ath10k *ar, u32 ev_bitmap)
90174455
RM		 6875{
6876 struct wmi_pdev_pktlog_enable_cmd *cmd;
6877 struct sk_buff *skb;
6878
6879 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
6880 if (!skb)
d7579d12 6881 return ERR_PTR(-ENOMEM);
90174455
RM		 6882
6883 ev_bitmap &= ATH10K_PKTLOG_ANY;
90174455
RM		 6884
6885 cmd = (struct wmi_pdev_pktlog_enable_cmd *)skb->data;
6886 cmd->ev_bitmap = __cpu_to_le32(ev_bitmap);
d7579d12
MK		 6887
6888 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi enable pktlog filter 0x%08x\n",
6889 ev_bitmap);
6890 return skb;
90174455
RM		 6891}
6892
d7579d12
MK		 6893static struct sk_buff *
6894ath10k_wmi_op_gen_pktlog_disable(struct ath10k *ar)
90174455
RM		 6895{
6896 struct sk_buff *skb;
6897
6898 skb = ath10k_wmi_alloc_skb(ar, 0);
6899 if (!skb)
d7579d12 6900 return ERR_PTR(-ENOMEM);
90174455
RM		 6901
6902 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi disable pktlog\n");
d7579d12 6903 return skb;
90174455
RM		 6904}
6905
ffdd738d
RM		 6906static struct sk_buff *
6907ath10k_wmi_op_gen_pdev_set_quiet_mode(struct ath10k *ar, u32 period,
6908 u32 duration, u32 next_offset,
6909 u32 enabled)
6910{
6911 struct wmi_pdev_set_quiet_cmd *cmd;
6912 struct sk_buff *skb;
6913
6914 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
6915 if (!skb)
6916 return ERR_PTR(-ENOMEM);
6917
6918 cmd = (struct wmi_pdev_set_quiet_cmd *)skb->data;
6919 cmd->period = __cpu_to_le32(period);
6920 cmd->duration = __cpu_to_le32(duration);
6921 cmd->next_start = __cpu_to_le32(next_offset);
6922 cmd->enabled = __cpu_to_le32(enabled);
6923
6924 ath10k_dbg(ar, ATH10K_DBG_WMI,
6925 "wmi quiet param: period %u duration %u enabled %d\n",
6926 period, duration, enabled);
6927 return skb;
6928}
6929
dc8ab278
RM		 6930static struct sk_buff *
6931ath10k_wmi_op_gen_addba_clear_resp(struct ath10k *ar, u32 vdev_id,
6932 const u8 *mac)
6933{
6934 struct wmi_addba_clear_resp_cmd *cmd;
6935 struct sk_buff *skb;
6936
6937 if (!mac)
6938 return ERR_PTR(-EINVAL);
6939
6940 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
6941 if (!skb)
6942 return ERR_PTR(-ENOMEM);
6943
6944 cmd = (struct wmi_addba_clear_resp_cmd *)skb->data;
6945 cmd->vdev_id = __cpu_to_le32(vdev_id);
6946 ether_addr_copy(cmd->peer_macaddr.addr, mac);
6947
6948 ath10k_dbg(ar, ATH10K_DBG_WMI,
6949 "wmi addba clear resp vdev_id 0x%X mac_addr %pM\n",
6950 vdev_id, mac);
6951 return skb;
6952}
6953
65c0893d
RM		 6954static struct sk_buff *
6955ath10k_wmi_op_gen_addba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
6956 u32 tid, u32 buf_size)
6957{
6958 struct wmi_addba_send_cmd *cmd;
6959 struct sk_buff *skb;
6960
6961 if (!mac)
6962 return ERR_PTR(-EINVAL);
6963
6964 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
6965 if (!skb)
6966 return ERR_PTR(-ENOMEM);
6967
6968 cmd = (struct wmi_addba_send_cmd *)skb->data;
6969 cmd->vdev_id = __cpu_to_le32(vdev_id);
6970 ether_addr_copy(cmd->peer_macaddr.addr, mac);
6971 cmd->tid = __cpu_to_le32(tid);
6972 cmd->buffersize = __cpu_to_le32(buf_size);
6973
6974 ath10k_dbg(ar, ATH10K_DBG_WMI,
6975 "wmi addba send vdev_id 0x%X mac_addr %pM tid %u bufsize %u\n",
6976 vdev_id, mac, tid, buf_size);
6977 return skb;
6978}
6979
11597413
RM		 6980static struct sk_buff *
6981ath10k_wmi_op_gen_addba_set_resp(struct ath10k *ar, u32 vdev_id, const u8 *mac,
6982 u32 tid, u32 status)
6983{
6984 struct wmi_addba_setresponse_cmd *cmd;
6985 struct sk_buff *skb;
6986
6987 if (!mac)
6988 return ERR_PTR(-EINVAL);
6989
6990 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
6991 if (!skb)
6992 return ERR_PTR(-ENOMEM);
6993
6994 cmd = (struct wmi_addba_setresponse_cmd *)skb->data;
6995 cmd->vdev_id = __cpu_to_le32(vdev_id);
6996 ether_addr_copy(cmd->peer_macaddr.addr, mac);
6997 cmd->tid = __cpu_to_le32(tid);
6998 cmd->statuscode = __cpu_to_le32(status);
6999
7000 ath10k_dbg(ar, ATH10K_DBG_WMI,
7001 "wmi addba set resp vdev_id 0x%X mac_addr %pM tid %u status %u\n",
7002 vdev_id, mac, tid, status);
7003 return skb;
7004}
7005
50abef85
RM		 7006static struct sk_buff *
7007ath10k_wmi_op_gen_delba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
7008 u32 tid, u32 initiator, u32 reason)
7009{
7010 struct wmi_delba_send_cmd *cmd;
7011 struct sk_buff *skb;
7012
7013 if (!mac)
7014 return ERR_PTR(-EINVAL);
7015
7016 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
7017 if (!skb)
7018 return ERR_PTR(-ENOMEM);
7019
7020 cmd = (struct wmi_delba_send_cmd *)skb->data;
7021 cmd->vdev_id = __cpu_to_le32(vdev_id);
7022 ether_addr_copy(cmd->peer_macaddr.addr, mac);
7023 cmd->tid = __cpu_to_le32(tid);
7024 cmd->initiator = __cpu_to_le32(initiator);
7025 cmd->reasoncode = __cpu_to_le32(reason);
7026
7027 ath10k_dbg(ar, ATH10K_DBG_WMI,
7028 "wmi delba send vdev_id 0x%X mac_addr %pM tid %u initiator %u reason %u\n",
7029 vdev_id, mac, tid, initiator, reason);
7030 return skb;
7031}
7032
29542666
MK		 7033static struct sk_buff *
7034ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config(struct ath10k *ar, u32 param)
7035{
7036 struct wmi_pdev_get_tpc_config_cmd *cmd;
7037 struct sk_buff *skb;
7038
7039 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
7040 if (!skb)
7041 return ERR_PTR(-ENOMEM);
7042
7043 cmd = (struct wmi_pdev_get_tpc_config_cmd *)skb->data;
7044 cmd->param = __cpu_to_le32(param);
7045
7046 ath10k_dbg(ar, ATH10K_DBG_WMI,
7047 "wmi pdev get tcp config param:%d\n", param);
7048 return skb;
7049}
7050
bc6f9ae6
MP		 7051size_t ath10k_wmi_fw_stats_num_peers(struct list_head *head)
7052{
7053 struct ath10k_fw_stats_peer *i;
7054 size_t num = 0;
7055
7056 list_for_each_entry(i, head, list)
7057 ++num;
7058
7059 return num;
7060}
7061
7062size_t ath10k_wmi_fw_stats_num_vdevs(struct list_head *head)
7063{
7064 struct ath10k_fw_stats_vdev *i;
7065 size_t num = 0;
7066
7067 list_for_each_entry(i, head, list)
7068 ++num;
7069
7070 return num;
7071}
7072
7073static void
7074ath10k_wmi_fw_pdev_base_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
7075 char *buf, u32 *length)
7076{
7077 u32 len = *length;
7078 u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
7079
7080 len += scnprintf(buf + len, buf_len - len, "\n");
7081 len += scnprintf(buf + len, buf_len - len, "%30s\n",
7082 "ath10k PDEV stats");
7083 len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
7084 "=================");
7085
7086 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7087 "Channel noise floor", pdev->ch_noise_floor);
7088 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7089 "Channel TX power", pdev->chan_tx_power);
7090 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7091 "TX frame count", pdev->tx_frame_count);
7092 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7093 "RX frame count", pdev->rx_frame_count);
7094 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7095 "RX clear count", pdev->rx_clear_count);
7096 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7097 "Cycle count", pdev->cycle_count);
7098 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7099 "PHY error count", pdev->phy_err_count);
7100
7101 *length = len;
7102}
7103
7104static void
7105ath10k_wmi_fw_pdev_extra_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
7106 char *buf, u32 *length)
7107{
7108 u32 len = *length;
7109 u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
7110
7111 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7112 "RTS bad count", pdev->rts_bad);
7113 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7114 "RTS good count", pdev->rts_good);
7115 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7116 "FCS bad count", pdev->fcs_bad);
7117 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7118 "No beacon count", pdev->no_beacons);
7119 len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
7120 "MIB int count", pdev->mib_int_count);
7121
7122 len += scnprintf(buf + len, buf_len - len, "\n");
7123 *length = len;
7124}
7125
7126static void
7127ath10k_wmi_fw_pdev_tx_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
7128 char *buf, u32 *length)
7129{
7130 u32 len = *length;
7131 u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
7132
7133 len += scnprintf(buf + len, buf_len - len, "\n%30s\n",
7134 "ath10k PDEV TX stats");
7135 len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
7136 "=================");
7137
7138 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7139 "HTT cookies queued", pdev->comp_queued);
7140 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7141 "HTT cookies disp.", pdev->comp_delivered);
7142 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7143 "MSDU queued", pdev->msdu_enqued);
7144 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7145 "MPDU queued", pdev->mpdu_enqued);
7146 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7147 "MSDUs dropped", pdev->wmm_drop);
7148 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7149 "Local enqued", pdev->local_enqued);
7150 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7151 "Local freed", pdev->local_freed);
7152 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7153 "HW queued", pdev->hw_queued);
7154 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7155 "PPDUs reaped", pdev->hw_reaped);
7156 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7157 "Num underruns", pdev->underrun);
7158 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7159 "PPDUs cleaned", pdev->tx_abort);
7160 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7161 "MPDUs requed", pdev->mpdus_requed);
7162 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7163 "Excessive retries", pdev->tx_ko);
7164 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7165 "HW rate", pdev->data_rc);
7166 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7167 "Sched self tiggers", pdev->self_triggers);
7168 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7169 "Dropped due to SW retries",
7170 pdev->sw_retry_failure);
7171 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7172 "Illegal rate phy errors",
7173 pdev->illgl_rate_phy_err);
7174 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7175 "Pdev continuous xretry", pdev->pdev_cont_xretry);
7176 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7177 "TX timeout", pdev->pdev_tx_timeout);
7178 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7179 "PDEV resets", pdev->pdev_resets);
7180 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7181 "PHY underrun", pdev->phy_underrun);
7182 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7183 "MPDU is more than txop limit", pdev->txop_ovf);
7184 *length = len;
7185}
7186
7187static void
7188ath10k_wmi_fw_pdev_rx_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
7189 char *buf, u32 *length)
7190{
7191 u32 len = *length;
7192 u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
7193
7194 len += scnprintf(buf + len, buf_len - len, "\n%30s\n",
7195 "ath10k PDEV RX stats");
7196 len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
7197 "=================");
7198
7199 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7200 "Mid PPDU route change",
7201 pdev->mid_ppdu_route_change);
7202 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7203 "Tot. number of statuses", pdev->status_rcvd);
7204 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7205 "Extra frags on rings 0", pdev->r0_frags);
7206 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7207 "Extra frags on rings 1", pdev->r1_frags);
7208 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7209 "Extra frags on rings 2", pdev->r2_frags);
7210 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7211 "Extra frags on rings 3", pdev->r3_frags);
7212 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7213 "MSDUs delivered to HTT", pdev->htt_msdus);
7214 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7215 "MPDUs delivered to HTT", pdev->htt_mpdus);
7216 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7217 "MSDUs delivered to stack", pdev->loc_msdus);
7218 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7219 "MPDUs delivered to stack", pdev->loc_mpdus);
7220 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7221 "Oversized AMSUs", pdev->oversize_amsdu);
7222 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7223 "PHY errors", pdev->phy_errs);
7224 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7225 "PHY errors drops", pdev->phy_err_drop);
7226 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7227 "MPDU errors (FCS, MIC, ENC)", pdev->mpdu_errs);
7228 *length = len;
7229}
7230
7231static void
7232ath10k_wmi_fw_vdev_stats_fill(const struct ath10k_fw_stats_vdev *vdev,
7233 char *buf, u32 *length)
7234{
7235 u32 len = *length;
7236 u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
7237 int i;
7238
7239 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7240 "vdev id", vdev->vdev_id);
7241 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7242 "beacon snr", vdev->beacon_snr);
7243 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7244 "data snr", vdev->data_snr);
7245 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7246 "num rx frames", vdev->num_rx_frames);
7247 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7248 "num rts fail", vdev->num_rts_fail);
7249 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7250 "num rts success", vdev->num_rts_success);
7251 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7252 "num rx err", vdev->num_rx_err);
7253 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7254 "num rx discard", vdev->num_rx_discard);
7255 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7256 "num tx not acked", vdev->num_tx_not_acked);
7257
7258 for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames); i++)
7259 len += scnprintf(buf + len, buf_len - len,
7260 "%25s [%02d] %u\n",
7261 "num tx frames", i,
7262 vdev->num_tx_frames[i]);
7263
7264 for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames_retries); i++)
7265 len += scnprintf(buf + len, buf_len - len,
7266 "%25s [%02d] %u\n",
7267 "num tx frames retries", i,
7268 vdev->num_tx_frames_retries[i]);
7269
7270 for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames_failures); i++)
7271 len += scnprintf(buf + len, buf_len - len,
7272 "%25s [%02d] %u\n",
7273 "num tx frames failures", i,
7274 vdev->num_tx_frames_failures[i]);
7275
7276 for (i = 0 ; i < ARRAY_SIZE(vdev->tx_rate_history); i++)
7277 len += scnprintf(buf + len, buf_len - len,
7278 "%25s [%02d] 0x%08x\n",
7279 "tx rate history", i,
7280 vdev->tx_rate_history[i]);
7281
7282 for (i = 0 ; i < ARRAY_SIZE(vdev->beacon_rssi_history); i++)
7283 len += scnprintf(buf + len, buf_len - len,
7284 "%25s [%02d] %u\n",
7285 "beacon rssi history", i,
7286 vdev->beacon_rssi_history[i]);
7287
7288 len += scnprintf(buf + len, buf_len - len, "\n");
7289 *length = len;
7290}
7291
7292static void
7293ath10k_wmi_fw_peer_stats_fill(const struct ath10k_fw_stats_peer *peer,
7294 char *buf, u32 *length)
7295{
7296 u32 len = *length;
7297 u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
7298
7299 len += scnprintf(buf + len, buf_len - len, "%30s %pM\n",
7300 "Peer MAC address", peer->peer_macaddr);
7301 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7302 "Peer RSSI", peer->peer_rssi);
7303 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7304 "Peer TX rate", peer->peer_tx_rate);
7305 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7306 "Peer RX rate", peer->peer_rx_rate);
de46c015
MSS		 7307 len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
7308 "Peer RX duration", peer->rx_duration);
7309
bc6f9ae6
MP		 7310 len += scnprintf(buf + len, buf_len - len, "\n");
7311 *length = len;
7312}
7313
7314void ath10k_wmi_main_op_fw_stats_fill(struct ath10k *ar,
7315 struct ath10k_fw_stats *fw_stats,
7316 char *buf)
7317{
7318 u32 len = 0;
7319 u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
7320 const struct ath10k_fw_stats_pdev *pdev;
7321 const struct ath10k_fw_stats_vdev *vdev;
7322 const struct ath10k_fw_stats_peer *peer;
7323 size_t num_peers;
7324 size_t num_vdevs;
7325
7326 spin_lock_bh(&ar->data_lock);
7327
7328 pdev = list_first_entry_or_null(&fw_stats->pdevs,
7329 struct ath10k_fw_stats_pdev, list);
7330 if (!pdev) {
7331 ath10k_warn(ar, "failed to get pdev stats\n");
7332 goto unlock;
7333 }
7334
7335 num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
7336 num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
7337
7338 ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
7339 ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
7340 ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
7341
7342 len += scnprintf(buf + len, buf_len - len, "\n");
7343 len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
7344 "ath10k VDEV stats", num_vdevs);
7345 len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
7346 "=================");
7347
7348 list_for_each_entry(vdev, &fw_stats->vdevs, list) {
7349 ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
7350 }
7351
7352 len += scnprintf(buf + len, buf_len - len, "\n");
7353 len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
7354 "ath10k PEER stats", num_peers);
7355 len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
7356 "=================");
7357
7358 list_for_each_entry(peer, &fw_stats->peers, list) {
7359 ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
7360 }
7361
7362unlock:
7363 spin_unlock_bh(&ar->data_lock);
7364
7365 if (len >= buf_len)
7366 buf[len - 1] = 0;
7367 else
7368 buf[len] = 0;
7369}
7370
7371void ath10k_wmi_10x_op_fw_stats_fill(struct ath10k *ar,
7372 struct ath10k_fw_stats *fw_stats,
7373 char *buf)
7374{
7375 unsigned int len = 0;
7376 unsigned int buf_len = ATH10K_FW_STATS_BUF_SIZE;
7377 const struct ath10k_fw_stats_pdev *pdev;
7378 const struct ath10k_fw_stats_vdev *vdev;
7379 const struct ath10k_fw_stats_peer *peer;
7380 size_t num_peers;
7381 size_t num_vdevs;
7382
7383 spin_lock_bh(&ar->data_lock);
7384
7385 pdev = list_first_entry_or_null(&fw_stats->pdevs,
7386 struct ath10k_fw_stats_pdev, list);
7387 if (!pdev) {
7388 ath10k_warn(ar, "failed to get pdev stats\n");
7389 goto unlock;
7390 }
7391
7392 num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
7393 num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
7394
7395 ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
7396 ath10k_wmi_fw_pdev_extra_stats_fill(pdev, buf, &len);
7397 ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
7398 ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
7399
7400 len += scnprintf(buf + len, buf_len - len, "\n");
7401 len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
7402 "ath10k VDEV stats", num_vdevs);
7403 len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
7404 "=================");
7405
7406 list_for_each_entry(vdev, &fw_stats->vdevs, list) {
7407 ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
7408 }
7409
7410 len += scnprintf(buf + len, buf_len - len, "\n");
7411 len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
7412 "ath10k PEER stats", num_peers);
7413 len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
7414 "=================");
7415
7416 list_for_each_entry(peer, &fw_stats->peers, list) {
7417 ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
7418 }
7419
7420unlock:
7421 spin_unlock_bh(&ar->data_lock);
7422
7423 if (len >= buf_len)
7424 buf[len - 1] = 0;
7425 else
7426 buf[len] = 0;
7427}
7428
62f77f09
M		 7429static struct sk_buff *
7430ath10k_wmi_op_gen_pdev_enable_adaptive_cca(struct ath10k *ar, u8 enable,
7431 u32 detect_level, u32 detect_margin)
7432{
7433 struct wmi_pdev_set_adaptive_cca_params *cmd;
7434 struct sk_buff *skb;
7435
7436 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
7437 if (!skb)
7438 return ERR_PTR(-ENOMEM);
7439
7440 cmd = (struct wmi_pdev_set_adaptive_cca_params *)skb->data;
7441 cmd->enable = __cpu_to_le32(enable);
7442 cmd->cca_detect_level = __cpu_to_le32(detect_level);
7443 cmd->cca_detect_margin = __cpu_to_le32(detect_margin);
7444
7445 ath10k_dbg(ar, ATH10K_DBG_WMI,
7446 "wmi pdev set adaptive cca params enable:%d detection level:%d detection margin:%d\n",
7447 enable, detect_level, detect_margin);
7448 return skb;
7449}
7450
98dd2b92
MP		 7451void ath10k_wmi_10_4_op_fw_stats_fill(struct ath10k *ar,
7452 struct ath10k_fw_stats *fw_stats,
7453 char *buf)
7454{
7455 u32 len = 0;
7456 u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
7457 const struct ath10k_fw_stats_pdev *pdev;
7458 const struct ath10k_fw_stats_vdev *vdev;
7459 const struct ath10k_fw_stats_peer *peer;
7460 size_t num_peers;
7461 size_t num_vdevs;
7462
7463 spin_lock_bh(&ar->data_lock);
7464
7465 pdev = list_first_entry_or_null(&fw_stats->pdevs,
7466 struct ath10k_fw_stats_pdev, list);
7467 if (!pdev) {
7468 ath10k_warn(ar, "failed to get pdev stats\n");
7469 goto unlock;
7470 }
7471
7472 num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
7473 num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
7474
7475 ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
7476 ath10k_wmi_fw_pdev_extra_stats_fill(pdev, buf, &len);
7477 ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
7478
7479 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7480 "HW paused", pdev->hw_paused);
7481 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7482 "Seqs posted", pdev->seq_posted);
7483 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7484 "Seqs failed queueing", pdev->seq_failed_queueing);
7485 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7486 "Seqs completed", pdev->seq_completed);
7487 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7488 "Seqs restarted", pdev->seq_restarted);
7489 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7490 "MU Seqs posted", pdev->mu_seq_posted);
7491 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7492 "MPDUs SW flushed", pdev->mpdus_sw_flush);
7493 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7494 "MPDUs HW filtered", pdev->mpdus_hw_filter);
7495 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7496 "MPDUs truncated", pdev->mpdus_truncated);
7497 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7498 "MPDUs receive no ACK", pdev->mpdus_ack_failed);
7499 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7500 "MPDUs expired", pdev->mpdus_expired);
7501
7502 ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
7503 len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
7504 "Num Rx Overflow errors", pdev->rx_ovfl_errs);
7505
7506 len += scnprintf(buf + len, buf_len - len, "\n");
7507 len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
7508 "ath10k VDEV stats", num_vdevs);
7509 len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
7510 "=================");
7511
7512 list_for_each_entry(vdev, &fw_stats->vdevs, list) {
7513 ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
7514 }
7515
7516 len += scnprintf(buf + len, buf_len - len, "\n");
7517 len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
7518 "ath10k PEER stats", num_peers);
7519 len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
7520 "=================");
7521
7522 list_for_each_entry(peer, &fw_stats->peers, list) {
7523 ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
7524 }
7525
7526unlock:
7527 spin_unlock_bh(&ar->data_lock);
7528
7529 if (len >= buf_len)
7530 buf[len - 1] = 0;
7531 else
7532 buf[len] = 0;
7533}
7534
6e4de1a4
PO		 7535int ath10k_wmi_op_get_vdev_subtype(struct ath10k *ar,
7536 enum wmi_vdev_subtype subtype)
7537{
7538 switch (subtype) {
7539 case WMI_VDEV_SUBTYPE_NONE:
7540 return WMI_VDEV_SUBTYPE_LEGACY_NONE;
7541 case WMI_VDEV_SUBTYPE_P2P_DEVICE:
7542 return WMI_VDEV_SUBTYPE_LEGACY_P2P_DEV;
7543 case WMI_VDEV_SUBTYPE_P2P_CLIENT:
7544 return WMI_VDEV_SUBTYPE_LEGACY_P2P_CLI;
7545 case WMI_VDEV_SUBTYPE_P2P_GO:
7546 return WMI_VDEV_SUBTYPE_LEGACY_P2P_GO;
7547 case WMI_VDEV_SUBTYPE_PROXY_STA:
7548 return WMI_VDEV_SUBTYPE_LEGACY_PROXY_STA;
7549 case WMI_VDEV_SUBTYPE_MESH_11S:
7550 case WMI_VDEV_SUBTYPE_MESH_NON_11S:
7551 return -ENOTSUPP;
7552 }
7553 return -ENOTSUPP;
7554}
7555
7556static int ath10k_wmi_10_2_4_op_get_vdev_subtype(struct ath10k *ar,
7557 enum wmi_vdev_subtype subtype)
7558{
7559 switch (subtype) {
7560 case WMI_VDEV_SUBTYPE_NONE:
7561 return WMI_VDEV_SUBTYPE_10_2_4_NONE;
7562 case WMI_VDEV_SUBTYPE_P2P_DEVICE:
7563 return WMI_VDEV_SUBTYPE_10_2_4_P2P_DEV;
7564 case WMI_VDEV_SUBTYPE_P2P_CLIENT:
7565 return WMI_VDEV_SUBTYPE_10_2_4_P2P_CLI;
7566 case WMI_VDEV_SUBTYPE_P2P_GO:
7567 return WMI_VDEV_SUBTYPE_10_2_4_P2P_GO;
7568 case WMI_VDEV_SUBTYPE_PROXY_STA:
7569 return WMI_VDEV_SUBTYPE_10_2_4_PROXY_STA;
7570 case WMI_VDEV_SUBTYPE_MESH_11S:
7571 return WMI_VDEV_SUBTYPE_10_2_4_MESH_11S;
7572 case WMI_VDEV_SUBTYPE_MESH_NON_11S:
7573 return -ENOTSUPP;
7574 }
7575 return -ENOTSUPP;
7576}
7577
7578static int ath10k_wmi_10_4_op_get_vdev_subtype(struct ath10k *ar,
7579 enum wmi_vdev_subtype subtype)
7580{
7581 switch (subtype) {
7582 case WMI_VDEV_SUBTYPE_NONE:
7583 return WMI_VDEV_SUBTYPE_10_4_NONE;
7584 case WMI_VDEV_SUBTYPE_P2P_DEVICE:
7585 return WMI_VDEV_SUBTYPE_10_4_P2P_DEV;
7586 case WMI_VDEV_SUBTYPE_P2P_CLIENT:
7587 return WMI_VDEV_SUBTYPE_10_4_P2P_CLI;
7588 case WMI_VDEV_SUBTYPE_P2P_GO:
7589 return WMI_VDEV_SUBTYPE_10_4_P2P_GO;
7590 case WMI_VDEV_SUBTYPE_PROXY_STA:
7591 return WMI_VDEV_SUBTYPE_10_4_PROXY_STA;
7592 case WMI_VDEV_SUBTYPE_MESH_11S:
7593 return WMI_VDEV_SUBTYPE_10_4_MESH_11S;
7594 case WMI_VDEV_SUBTYPE_MESH_NON_11S:
7595 return WMI_VDEV_SUBTYPE_10_4_MESH_NON_11S;
7596 }
7597 return -ENOTSUPP;
7598}
7599
47771902
RM		 7600static struct sk_buff *
7601ath10k_wmi_10_4_ext_resource_config(struct ath10k *ar,
7602 enum wmi_host_platform_type type,
7603 u32 fw_feature_bitmap)
7604{
7605 struct wmi_ext_resource_config_10_4_cmd *cmd;
7606 struct sk_buff *skb;
7607
7608 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
7609 if (!skb)
7610 return ERR_PTR(-ENOMEM);
7611
7612 cmd = (struct wmi_ext_resource_config_10_4_cmd *)skb->data;
7613 cmd->host_platform_config = __cpu_to_le32(type);
7614 cmd->fw_feature_bitmap = __cpu_to_le32(fw_feature_bitmap);
7615
7616 ath10k_dbg(ar, ATH10K_DBG_WMI,
7617 "wmi ext resource config host type %d firmware feature bitmap %08x\n",
7618 type, fw_feature_bitmap);
7619 return skb;
7620}
7621
d7579d12
MK		 7622static const struct wmi_ops wmi_ops = {
7623 .rx = ath10k_wmi_op_rx,
7624 .map_svc = wmi_main_svc_map,
7625
7626 .pull_scan = ath10k_wmi_op_pull_scan_ev,
7627 .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
7628 .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
7629 .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
7630 .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
7631 .pull_swba = ath10k_wmi_op_pull_swba_ev,
991adf71 7632 .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
d7579d12
MK		 7633 .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
7634 .pull_svc_rdy = ath10k_wmi_main_op_pull_svc_rdy_ev,
7635 .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
7636 .pull_fw_stats = ath10k_wmi_main_op_pull_fw_stats,
c1a4654a 7637 .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
d7579d12
MK		 7638
7639 .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
7640 .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
7641 .gen_pdev_set_rd = ath10k_wmi_op_gen_pdev_set_rd,
7642 .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
7643 .gen_init = ath10k_wmi_op_gen_init,
7644 .gen_start_scan = ath10k_wmi_op_gen_start_scan,
7645 .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
7646 .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
7647 .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
7648 .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
7649 .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
7650 .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
7651 .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
7652 .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
7653 .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
7654 .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
7655 .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
6d492fe2 7656 /* .gen_vdev_wmm_conf not implemented */
d7579d12
MK		 7657 .gen_peer_create = ath10k_wmi_op_gen_peer_create,
7658 .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
7659 .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
7660 .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
7661 .gen_peer_assoc = ath10k_wmi_op_gen_peer_assoc,
7662 .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
7663 .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
7664 .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
7665 .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
7666 .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
7667 .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
7668 .gen_request_stats = ath10k_wmi_op_gen_request_stats,
7669 .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
7670 .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
7671 .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
7672 .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
7673 .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
ffdd738d 7674 .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
a57a6a27 7675 /* .gen_pdev_get_temperature not implemented */
dc8ab278 7676 .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
65c0893d 7677 .gen_addba_send = ath10k_wmi_op_gen_addba_send,
11597413 7678 .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
50abef85 7679 .gen_delba_send = ath10k_wmi_op_gen_delba_send,
bc6f9ae6 7680 .fw_stats_fill = ath10k_wmi_main_op_fw_stats_fill,
6e4de1a4 7681 .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
be9ce9d8 7682 /* .gen_bcn_tmpl not implemented */
4c4955fe 7683 /* .gen_prb_tmpl not implemented */
369242b4 7684 /* .gen_p2p_go_bcn_ie not implemented */
5b272e30 7685 /* .gen_adaptive_qcs not implemented */
62f77f09 7686 /* .gen_pdev_enable_adaptive_cca not implemented */
d7579d12
MK		 7687};
7688
7689static const struct wmi_ops wmi_10_1_ops = {
7690 .rx = ath10k_wmi_10_1_op_rx,
7691 .map_svc = wmi_10x_svc_map,
7692 .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
7693 .pull_fw_stats = ath10k_wmi_10x_op_pull_fw_stats,
7694 .gen_init = ath10k_wmi_10_1_op_gen_init,
7695 .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
7696 .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
7697 .gen_peer_assoc = ath10k_wmi_10_1_op_gen_peer_assoc,
a57a6a27 7698 /* .gen_pdev_get_temperature not implemented */
d7579d12
MK		 7699
7700 /* shared with main branch */
7701 .pull_scan = ath10k_wmi_op_pull_scan_ev,
7702 .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
7703 .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
7704 .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
7705 .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
7706 .pull_swba = ath10k_wmi_op_pull_swba_ev,
991adf71 7707 .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
d7579d12
MK		 7708 .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
7709 .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
c1a4654a 7710 .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
d7579d12
MK		 7711
7712 .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
7713 .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
7714 .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
7715 .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
7716 .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
7717 .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
7718 .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
7719 .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
7720 .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
7721 .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
7722 .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
7723 .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
7724 .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
7725 .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
6d492fe2 7726 /* .gen_vdev_wmm_conf not implemented */
d7579d12
MK		 7727 .gen_peer_create = ath10k_wmi_op_gen_peer_create,
7728 .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
7729 .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
7730 .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
7731 .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
7732 .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
7733 .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
7734 .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
7735 .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
7736 .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
7737 .gen_request_stats = ath10k_wmi_op_gen_request_stats,
7738 .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
7739 .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
7740 .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
7741 .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
7742 .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
ffdd738d 7743 .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
dc8ab278 7744 .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
65c0893d 7745 .gen_addba_send = ath10k_wmi_op_gen_addba_send,
11597413 7746 .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
50abef85 7747 .gen_delba_send = ath10k_wmi_op_gen_delba_send,
bc6f9ae6 7748 .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
6e4de1a4 7749 .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
be9ce9d8 7750 /* .gen_bcn_tmpl not implemented */
4c4955fe 7751 /* .gen_prb_tmpl not implemented */
369242b4 7752 /* .gen_p2p_go_bcn_ie not implemented */
5b272e30 7753 /* .gen_adaptive_qcs not implemented */
62f77f09 7754 /* .gen_pdev_enable_adaptive_cca not implemented */
d7579d12
MK		 7755};
7756
7757static const struct wmi_ops wmi_10_2_ops = {
7758 .rx = ath10k_wmi_10_2_op_rx,
20de2229 7759 .pull_fw_stats = ath10k_wmi_10_2_op_pull_fw_stats,
d7579d12
MK		 7760 .gen_init = ath10k_wmi_10_2_op_gen_init,
7761 .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
a57a6a27 7762 /* .gen_pdev_get_temperature not implemented */
d7579d12
MK		 7763
7764 /* shared with 10.1 */
7765 .map_svc = wmi_10x_svc_map,
7766 .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
d7579d12
MK		 7767 .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
7768 .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
7769
7770 .pull_scan = ath10k_wmi_op_pull_scan_ev,
7771 .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
7772 .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
7773 .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
7774 .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
7775 .pull_swba = ath10k_wmi_op_pull_swba_ev,
991adf71 7776 .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
d7579d12
MK		 7777 .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
7778 .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
c1a4654a 7779 .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
d7579d12
MK		 7780
7781 .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
7782 .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
7783 .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
7784 .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
7785 .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
7786 .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
7787 .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
7788 .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
7789 .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
7790 .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
7791 .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
7792 .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
7793 .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
7794 .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
6d492fe2 7795 /* .gen_vdev_wmm_conf not implemented */
d7579d12
MK		 7796 .gen_peer_create = ath10k_wmi_op_gen_peer_create,
7797 .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
7798 .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
7799 .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
7800 .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
7801 .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
7802 .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
7803 .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
7804 .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
7805 .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
7806 .gen_request_stats = ath10k_wmi_op_gen_request_stats,
7807 .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
7808 .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
7809 .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
7810 .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
7811 .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
ffdd738d 7812 .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
dc8ab278 7813 .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
65c0893d 7814 .gen_addba_send = ath10k_wmi_op_gen_addba_send,
11597413 7815 .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
50abef85 7816 .gen_delba_send = ath10k_wmi_op_gen_delba_send,
bc6f9ae6 7817 .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
6e4de1a4 7818 .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
62f77f09 7819 /* .gen_pdev_enable_adaptive_cca not implemented */
d7579d12
MK		 7820};
7821
4a16fbec
RM		 7822static const struct wmi_ops wmi_10_2_4_ops = {
7823 .rx = ath10k_wmi_10_2_op_rx,
20de2229 7824 .pull_fw_stats = ath10k_wmi_10_2_4_op_pull_fw_stats,
4a16fbec
RM		 7825 .gen_init = ath10k_wmi_10_2_op_gen_init,
7826 .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
a57a6a27 7827 .gen_pdev_get_temperature = ath10k_wmi_10_2_op_gen_pdev_get_temperature,
8a0b459e 7828 .gen_pdev_bss_chan_info_req = ath10k_wmi_10_2_op_gen_pdev_bss_chan_info,
4a16fbec
RM		 7829
7830 /* shared with 10.1 */
7831 .map_svc = wmi_10x_svc_map,
7832 .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
4a16fbec
RM		 7833 .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
7834 .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
7835
7836 .pull_scan = ath10k_wmi_op_pull_scan_ev,
7837 .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
7838 .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
7839 .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
7840 .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
8b019fb0 7841 .pull_swba = ath10k_wmi_10_2_4_op_pull_swba_ev,
991adf71 7842 .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
4a16fbec
RM		 7843 .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
7844 .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
c1a4654a 7845 .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
4a16fbec
RM		 7846
7847 .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
7848 .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
7849 .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
7850 .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
7851 .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
7852 .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
7853 .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
7854 .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
7855 .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
7856 .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
7857 .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
7858 .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
7859 .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
7860 .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
7861 .gen_peer_create = ath10k_wmi_op_gen_peer_create,
7862 .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
7863 .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
7864 .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
7865 .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
7866 .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
7867 .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
7868 .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
7869 .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
7870 .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
7871 .gen_request_stats = ath10k_wmi_op_gen_request_stats,
7872 .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
7873 .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
7874 .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
7875 .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
7876 .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
ffdd738d 7877 .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
dc8ab278 7878 .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
65c0893d 7879 .gen_addba_send = ath10k_wmi_op_gen_addba_send,
11597413 7880 .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
50abef85 7881 .gen_delba_send = ath10k_wmi_op_gen_delba_send,
29542666 7882 .gen_pdev_get_tpc_config = ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config,
bc6f9ae6 7883 .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
62f77f09
M		 7884 .gen_pdev_enable_adaptive_cca =
7885 ath10k_wmi_op_gen_pdev_enable_adaptive_cca,
6e4de1a4 7886 .get_vdev_subtype = ath10k_wmi_10_2_4_op_get_vdev_subtype,
be9ce9d8 7887 /* .gen_bcn_tmpl not implemented */
4c4955fe 7888 /* .gen_prb_tmpl not implemented */
369242b4 7889 /* .gen_p2p_go_bcn_ie not implemented */
5b272e30 7890 /* .gen_adaptive_qcs not implemented */
4a16fbec
RM		 7891};
7892
840357cc 7893static const struct wmi_ops wmi_10_4_ops = {
1c092961 7894 .rx = ath10k_wmi_10_4_op_rx,
840357cc 7895 .map_svc = wmi_10_4_svc_map,
b2297baa 7896
98dd2b92 7897 .pull_fw_stats = ath10k_wmi_10_4_op_pull_fw_stats,
b2297baa 7898 .pull_scan = ath10k_wmi_op_pull_scan_ev,
1c092961 7899 .pull_mgmt_rx = ath10k_wmi_10_4_op_pull_mgmt_rx_ev,
b2297baa 7900 .pull_ch_info = ath10k_wmi_10_4_op_pull_ch_info_ev,
373b48cf
RM		 7901 .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
7902 .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
3cec3be3 7903 .pull_swba = ath10k_wmi_10_4_op_pull_swba_ev,
2b0a2e0d
RM		 7904 .pull_phyerr_hdr = ath10k_wmi_10_4_op_pull_phyerr_ev_hdr,
7905 .pull_phyerr = ath10k_wmi_10_4_op_pull_phyerr_ev,
1c092961 7906 .pull_svc_rdy = ath10k_wmi_main_op_pull_svc_rdy_ev,
d02e752f 7907 .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
08e75ea8 7908 .get_txbf_conf_scheme = ath10k_wmi_10_4_txbf_conf_scheme,
373b48cf
RM		 7909
7910 .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
7911 .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
7912 .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
7913 .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
d1e52a8e 7914 .gen_init = ath10k_wmi_10_4_op_gen_init,
b2297baa
RM		 7915 .gen_start_scan = ath10k_wmi_op_gen_start_scan,
7916 .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
373b48cf
RM		 7917 .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
7918 .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
7919 .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
7920 .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
7921 .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
7922 .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
7923 .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
7924 .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
4535edbd
RM		 7925 .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
7926 .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
373b48cf
RM		 7927 .gen_peer_create = ath10k_wmi_op_gen_peer_create,
7928 .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
7929 .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
7930 .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
b54e16f1 7931 .gen_peer_assoc = ath10k_wmi_10_4_op_gen_peer_assoc,
373b48cf
RM		 7932 .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
7933 .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
7934 .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
7935 .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
7936 .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
7937 .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
7938 .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
7939 .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
7940 .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
7941 .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
7942 .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
7943 .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
b2887410
VT		 7944 .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
7945 .gen_addba_send = ath10k_wmi_op_gen_addba_send,
7946 .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
7947 .gen_delba_send = ath10k_wmi_op_gen_delba_send,
98dd2b92 7948 .fw_stats_fill = ath10k_wmi_10_4_op_fw_stats_fill,
47771902 7949 .ext_resource_config = ath10k_wmi_10_4_ext_resource_config,
373b48cf
RM		 7950
7951 /* shared with 10.2 */
98dd2b92 7952 .gen_request_stats = ath10k_wmi_op_gen_request_stats,
6dd46348 7953 .gen_pdev_get_temperature = ath10k_wmi_10_2_op_gen_pdev_get_temperature,
6e4de1a4 7954 .get_vdev_subtype = ath10k_wmi_10_4_op_get_vdev_subtype,
8a0b459e 7955 .gen_pdev_bss_chan_info_req = ath10k_wmi_10_2_op_gen_pdev_bss_chan_info,
840357cc
RM		 7956};
7957
b79b9baa
MK		 7958int ath10k_wmi_attach(struct ath10k *ar)
7959{
bf3c13ab 7960 switch (ar->running_fw->fw_file.wmi_op_version) {
9bd21322 7961 case ATH10K_FW_WMI_OP_VERSION_10_4:
840357cc 7962 ar->wmi.ops = &wmi_10_4_ops;
2d491e69 7963 ar->wmi.cmd = &wmi_10_4_cmd_map;
93841a15 7964 ar->wmi.vdev_param = &wmi_10_4_vdev_param_map;
d86561ff 7965 ar->wmi.pdev_param = &wmi_10_4_pdev_param_map;
3fab30f7 7966 ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
9bd21322 7967 break;
4a16fbec
RM		 7968 case ATH10K_FW_WMI_OP_VERSION_10_2_4:
7969 ar->wmi.cmd = &wmi_10_2_4_cmd_map;
7970 ar->wmi.ops = &wmi_10_2_4_ops;
7971 ar->wmi.vdev_param = &wmi_10_2_4_vdev_param_map;
7972 ar->wmi.pdev_param = &wmi_10_2_4_pdev_param_map;
3fab30f7 7973 ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
4a16fbec 7974 break;
d7579d12
MK		 7975 case ATH10K_FW_WMI_OP_VERSION_10_2:
7976 ar->wmi.cmd = &wmi_10_2_cmd_map;
7977 ar->wmi.ops = &wmi_10_2_ops;
b79b9baa
MK		 7978 ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
7979 ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
3fab30f7 7980 ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
d7579d12
MK		 7981 break;
7982 case ATH10K_FW_WMI_OP_VERSION_10_1:
7983 ar->wmi.cmd = &wmi_10x_cmd_map;
7984 ar->wmi.ops = &wmi_10_1_ops;
7985 ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
7986 ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
3fab30f7 7987 ar->wmi.peer_flags = &wmi_10x_peer_flags_map;
d7579d12
MK		 7988 break;
7989 case ATH10K_FW_WMI_OP_VERSION_MAIN:
b79b9baa 7990 ar->wmi.cmd = &wmi_cmd_map;
d7579d12 7991 ar->wmi.ops = &wmi_ops;
b79b9baa
MK		 7992 ar->wmi.vdev_param = &wmi_vdev_param_map;
7993 ar->wmi.pdev_param = &wmi_pdev_param_map;
3fab30f7 7994 ar->wmi.peer_flags = &wmi_peer_flags_map;
d7579d12 7995 break;
ca996ec5
MK		 7996 case ATH10K_FW_WMI_OP_VERSION_TLV:
7997 ath10k_wmi_tlv_attach(ar);
7998 break;
d7579d12
MK		 7999 case ATH10K_FW_WMI_OP_VERSION_UNSET:
8000 case ATH10K_FW_WMI_OP_VERSION_MAX:
8001 ath10k_err(ar, "unsupported WMI op version: %d\n",
bf3c13ab 8002 ar->running_fw->fw_file.wmi_op_version);
d7579d12 8003 return -EINVAL;
b79b9baa
MK		 8004 }
8005
8006 init_completion(&ar->wmi.service_ready);
8007 init_completion(&ar->wmi.unified_ready);
b79b9baa 8008
c8ecfc1c
RM		 8009 INIT_WORK(&ar->svc_rdy_work, ath10k_wmi_event_service_ready_work);
8010
b79b9baa
MK		 8011 return 0;
8012}
8013
a925a376 8014void ath10k_wmi_free_host_mem(struct ath10k *ar)
b79b9baa
MK		 8015{
8016 int i;
8017
8018 /* free the host memory chunks requested by firmware */
8019 for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
b0578865
FF		 8020 dma_unmap_single(ar->dev,
8021 ar->wmi.mem_chunks[i].paddr,
8022 ar->wmi.mem_chunks[i].len,
8023 DMA_TO_DEVICE);
8024 kfree(ar->wmi.mem_chunks[i].vaddr);
b79b9baa
MK		 8025 }
8026
8027 ar->wmi.num_mem_chunks = 0;
8028}
a925a376
VT		 8029
8030void ath10k_wmi_detach(struct ath10k *ar)
8031{
8032 cancel_work_sync(&ar->svc_rdy_work);
8033
8034 if (ar->svc_rdy_skb)
8035 dev_kfree_skb(ar->svc_rdy_skb);
8036}
Linux kernel - Deliverables
This page took 0.756082 seconds and 5 git commands to generate.