projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ath9k: cleanup beacon parameters configuration
[deliverable/linux.git] / drivers / net / wireless / b43legacy / main.c
CommitLineData
75388acd
LF		 1/*
2 *
3 * Broadcom B43legacy wireless driver
4 *
5 * Copyright (c) 2005 Martin Langer <martin-langer@gmx.de>
6fff1c64 6 * Copyright (c) 2005-2008 Stefano Brivio <stefano.brivio@polimi.it>
75388acd
LF		 7 * Copyright (c) 2005, 2006 Michael Buesch <mb@bu3sch.de>
8 * Copyright (c) 2005 Danny van Dyk <kugelfang@gentoo.org>
9 * Copyright (c) 2005 Andreas Jaggi <andreas.jaggi@waterwave.ch>
10 * Copyright (c) 2007 Larry Finger <Larry.Finger@lwfinger.net>
11 *
12 * Some parts of the code in this file are derived from the ipw2200
13 * driver Copyright(c) 2003 - 2004 Intel Corporation.
14
15 * This program is free software; you can redistribute it and/or modify
16 * it under the terms of the GNU General Public License as published by
17 * the Free Software Foundation; either version 2 of the License, or
18 * (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; see the file COPYING. If not, write to
27 * the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor,
28 * Boston, MA 02110-1301, USA.
29 *
30 */
31
32#include <linux/delay.h>
33#include <linux/init.h>
34#include <linux/moduleparam.h>
35#include <linux/if_arp.h>
36#include <linux/etherdevice.h>
75388acd
LF		 37#include <linux/firmware.h>
38#include <linux/wireless.h>
39#include <linux/workqueue.h>
40#include <linux/skbuff.h>
41#include <linux/dma-mapping.h>
42#include <net/dst.h>
43#include <asm/unaligned.h>
44
45#include "b43legacy.h"
46#include "main.h"
47#include "debugfs.h"
48#include "phy.h"
49#include "dma.h"
50#include "pio.h"
51#include "sysfs.h"
52#include "xmit.h"
53#include "radio.h"
54
55
56MODULE_DESCRIPTION("Broadcom B43legacy wireless driver");
57MODULE_AUTHOR("Martin Langer");
58MODULE_AUTHOR("Stefano Brivio");
59MODULE_AUTHOR("Michael Buesch");
60MODULE_LICENSE("GPL");
61
1a1c360d
SB		 62MODULE_FIRMWARE(B43legacy_SUPPORTED_FIRMWARE_ID);
63
75388acd
LF		 64#if defined(CONFIG_B43LEGACY_DMA) && defined(CONFIG_B43LEGACY_PIO)
65static int modparam_pio;
66module_param_named(pio, modparam_pio, int, 0444);
67MODULE_PARM_DESC(pio, "enable(1) / disable(0) PIO mode");
68#elif defined(CONFIG_B43LEGACY_DMA)
69# define modparam_pio 0
70#elif defined(CONFIG_B43LEGACY_PIO)
71# define modparam_pio 1
72#endif
73
74static int modparam_bad_frames_preempt;
75module_param_named(bad_frames_preempt, modparam_bad_frames_preempt, int, 0444);
76MODULE_PARM_DESC(bad_frames_preempt, "enable(1) / disable(0) Bad Frames"
77 " Preemption");
78
75388acd
LF		 79static char modparam_fwpostfix[16];
80module_param_string(fwpostfix, modparam_fwpostfix, 16, 0444);
81MODULE_PARM_DESC(fwpostfix, "Postfix for the firmware files to load.");
82
75388acd
LF		 83/* The following table supports BCM4301, BCM4303 and BCM4306/2 devices. */
84static const struct ssb_device_id b43legacy_ssb_tbl[] = {
85 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 2),
86 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 4),
87 SSB_DEVTABLE_END
88};
89MODULE_DEVICE_TABLE(ssb, b43legacy_ssb_tbl);
90
91
92/* Channel and ratetables are shared for all devices.
93 * They can't be const, because ieee80211 puts some precalculated
94 * data in there. This data is the same for all devices, so we don't
95 * get concurrency issues */
96#define RATETAB_ENT(_rateid, _flags) \
8318d78a
JB		 97 { \
98 .bitrate = B43legacy_RATE_TO_100KBPS(_rateid), \
99 .hw_value = (_rateid), \
100 .flags = (_flags), \
75388acd 101 }
8318d78a
JB		 102/*
103 * NOTE: When changing this, sync with xmit.c's
104 * b43legacy_plcp_get_bitrate_idx_* functions!
105 */
75388acd 106static struct ieee80211_rate __b43legacy_ratetable[] = {
8318d78a
JB		 107 RATETAB_ENT(B43legacy_CCK_RATE_1MB, 0),
108 RATETAB_ENT(B43legacy_CCK_RATE_2MB, IEEE80211_RATE_SHORT_PREAMBLE),
109 RATETAB_ENT(B43legacy_CCK_RATE_5MB, IEEE80211_RATE_SHORT_PREAMBLE),
110 RATETAB_ENT(B43legacy_CCK_RATE_11MB, IEEE80211_RATE_SHORT_PREAMBLE),
111 RATETAB_ENT(B43legacy_OFDM_RATE_6MB, 0),
112 RATETAB_ENT(B43legacy_OFDM_RATE_9MB, 0),
113 RATETAB_ENT(B43legacy_OFDM_RATE_12MB, 0),
114 RATETAB_ENT(B43legacy_OFDM_RATE_18MB, 0),
115 RATETAB_ENT(B43legacy_OFDM_RATE_24MB, 0),
116 RATETAB_ENT(B43legacy_OFDM_RATE_36MB, 0),
117 RATETAB_ENT(B43legacy_OFDM_RATE_48MB, 0),
118 RATETAB_ENT(B43legacy_OFDM_RATE_54MB, 0),
75388acd 119};
75388acd
LF		 120#define b43legacy_b_ratetable (__b43legacy_ratetable + 0)
121#define b43legacy_b_ratetable_size 4
122#define b43legacy_g_ratetable (__b43legacy_ratetable + 0)
123#define b43legacy_g_ratetable_size 12
124
125#define CHANTAB_ENT(_chanid, _freq) \
126 { \
8318d78a
JB		 127 .center_freq = (_freq), \
128 .hw_value = (_chanid), \
75388acd
LF		 129 }
130static struct ieee80211_channel b43legacy_bg_chantable[] = {
131 CHANTAB_ENT(1, 2412),
132 CHANTAB_ENT(2, 2417),
133 CHANTAB_ENT(3, 2422),
134 CHANTAB_ENT(4, 2427),
135 CHANTAB_ENT(5, 2432),
136 CHANTAB_ENT(6, 2437),
137 CHANTAB_ENT(7, 2442),
138 CHANTAB_ENT(8, 2447),
139 CHANTAB_ENT(9, 2452),
140 CHANTAB_ENT(10, 2457),
141 CHANTAB_ENT(11, 2462),
142 CHANTAB_ENT(12, 2467),
143 CHANTAB_ENT(13, 2472),
144 CHANTAB_ENT(14, 2484),
145};
8318d78a
JB		 146
147static struct ieee80211_supported_band b43legacy_band_2GHz_BPHY = {
148 .channels = b43legacy_bg_chantable,
149 .n_channels = ARRAY_SIZE(b43legacy_bg_chantable),
150 .bitrates = b43legacy_b_ratetable,
151 .n_bitrates = b43legacy_b_ratetable_size,
152};
153
154static struct ieee80211_supported_band b43legacy_band_2GHz_GPHY = {
155 .channels = b43legacy_bg_chantable,
156 .n_channels = ARRAY_SIZE(b43legacy_bg_chantable),
157 .bitrates = b43legacy_g_ratetable,
158 .n_bitrates = b43legacy_g_ratetable_size,
159};
75388acd
LF		 160
161static void b43legacy_wireless_core_exit(struct b43legacy_wldev *dev);
162static int b43legacy_wireless_core_init(struct b43legacy_wldev *dev);
163static void b43legacy_wireless_core_stop(struct b43legacy_wldev *dev);
164static int b43legacy_wireless_core_start(struct b43legacy_wldev *dev);
165
166
167static int b43legacy_ratelimit(struct b43legacy_wl *wl)
168{
169 if (!wl || !wl->current_dev)
170 return 1;
171 if (b43legacy_status(wl->current_dev) < B43legacy_STAT_STARTED)
172 return 1;
173 /* We are up and running.
174 * Ratelimit the messages to avoid DoS over the net. */
175 return net_ratelimit();
176}
177
178void b43legacyinfo(struct b43legacy_wl *wl, const char *fmt, ...)
179{
180 va_list args;
181
182 if (!b43legacy_ratelimit(wl))
183 return;
184 va_start(args, fmt);
185 printk(KERN_INFO "b43legacy-%s: ",
186 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
187 vprintk(fmt, args);
188 va_end(args);
189}
190
191void b43legacyerr(struct b43legacy_wl *wl, const char *fmt, ...)
192{
193 va_list args;
194
195 if (!b43legacy_ratelimit(wl))
196 return;
197 va_start(args, fmt);
198 printk(KERN_ERR "b43legacy-%s ERROR: ",
199 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
200 vprintk(fmt, args);
201 va_end(args);
202}
203
204void b43legacywarn(struct b43legacy_wl *wl, const char *fmt, ...)
205{
206 va_list args;
207
208 if (!b43legacy_ratelimit(wl))
209 return;
210 va_start(args, fmt);
211 printk(KERN_WARNING "b43legacy-%s warning: ",
212 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
213 vprintk(fmt, args);
214 va_end(args);
215}
216
217#if B43legacy_DEBUG
218void b43legacydbg(struct b43legacy_wl *wl, const char *fmt, ...)
219{
220 va_list args;
221
222 va_start(args, fmt);
223 printk(KERN_DEBUG "b43legacy-%s debug: ",
224 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
225 vprintk(fmt, args);
226 va_end(args);
227}
228#endif /* DEBUG */
229
230static void b43legacy_ram_write(struct b43legacy_wldev *dev, u16 offset,
231 u32 val)
232{
233 u32 status;
234
235 B43legacy_WARN_ON(offset % 4 != 0);
236
e78c9d28
SB		 237 status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
238 if (status & B43legacy_MACCTL_BE)
75388acd
LF		 239 val = swab32(val);
240
241 b43legacy_write32(dev, B43legacy_MMIO_RAM_CONTROL, offset);
242 mmiowb();
243 b43legacy_write32(dev, B43legacy_MMIO_RAM_DATA, val);
244}
245
246static inline
247void b43legacy_shm_control_word(struct b43legacy_wldev *dev,
248 u16 routing, u16 offset)
249{
250 u32 control;
251
252 /* "offset" is the WORD offset. */
253
254 control = routing;
255 control <<= 16;
256 control |= offset;
257 b43legacy_write32(dev, B43legacy_MMIO_SHM_CONTROL, control);
258}
259
260u32 b43legacy_shm_read32(struct b43legacy_wldev *dev,
261 u16 routing, u16 offset)
262{
263 u32 ret;
264
265 if (routing == B43legacy_SHM_SHARED) {
266 B43legacy_WARN_ON((offset & 0x0001) != 0);
267 if (offset & 0x0003) {
268 /* Unaligned access */
269 b43legacy_shm_control_word(dev, routing, offset >> 2);
270 ret = b43legacy_read16(dev,
271 B43legacy_MMIO_SHM_DATA_UNALIGNED);
272 ret <<= 16;
273 b43legacy_shm_control_word(dev, routing,
274 (offset >> 2) + 1);
275 ret |= b43legacy_read16(dev, B43legacy_MMIO_SHM_DATA);
276
277 return ret;
278 }
279 offset >>= 2;
280 }
281 b43legacy_shm_control_word(dev, routing, offset);
282 ret = b43legacy_read32(dev, B43legacy_MMIO_SHM_DATA);
283
284 return ret;
285}
286
287u16 b43legacy_shm_read16(struct b43legacy_wldev *dev,
288 u16 routing, u16 offset)
289{
290 u16 ret;
291
292 if (routing == B43legacy_SHM_SHARED) {
293 B43legacy_WARN_ON((offset & 0x0001) != 0);
294 if (offset & 0x0003) {
295 /* Unaligned access */
296 b43legacy_shm_control_word(dev, routing, offset >> 2);
297 ret = b43legacy_read16(dev,
298 B43legacy_MMIO_SHM_DATA_UNALIGNED);
299
300 return ret;
301 }
302 offset >>= 2;
303 }
304 b43legacy_shm_control_word(dev, routing, offset);
305 ret = b43legacy_read16(dev, B43legacy_MMIO_SHM_DATA);
306
307 return ret;
308}
309
310void b43legacy_shm_write32(struct b43legacy_wldev *dev,
311 u16 routing, u16 offset,
312 u32 value)
313{
314 if (routing == B43legacy_SHM_SHARED) {
315 B43legacy_WARN_ON((offset & 0x0001) != 0);
316 if (offset & 0x0003) {
317 /* Unaligned access */
318 b43legacy_shm_control_word(dev, routing, offset >> 2);
319 mmiowb();
320 b43legacy_write16(dev,
321 B43legacy_MMIO_SHM_DATA_UNALIGNED,
322 (value >> 16) & 0xffff);
323 mmiowb();
324 b43legacy_shm_control_word(dev, routing,
325 (offset >> 2) + 1);
326 mmiowb();
327 b43legacy_write16(dev, B43legacy_MMIO_SHM_DATA,
328 value & 0xffff);
329 return;
330 }
331 offset >>= 2;
332 }
333 b43legacy_shm_control_word(dev, routing, offset);
334 mmiowb();
335 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA, value);
336}
337
338void b43legacy_shm_write16(struct b43legacy_wldev *dev, u16 routing, u16 offset,
339 u16 value)
340{
341 if (routing == B43legacy_SHM_SHARED) {
342 B43legacy_WARN_ON((offset & 0x0001) != 0);
343 if (offset & 0x0003) {
344 /* Unaligned access */
345 b43legacy_shm_control_word(dev, routing, offset >> 2);
346 mmiowb();
347 b43legacy_write16(dev,
348 B43legacy_MMIO_SHM_DATA_UNALIGNED,
349 value);
350 return;
351 }
352 offset >>= 2;
353 }
354 b43legacy_shm_control_word(dev, routing, offset);
355 mmiowb();
356 b43legacy_write16(dev, B43legacy_MMIO_SHM_DATA, value);
357}
358
359/* Read HostFlags */
360u32 b43legacy_hf_read(struct b43legacy_wldev *dev)
361{
362 u32 ret;
363
364 ret = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
365 B43legacy_SHM_SH_HOSTFHI);
366 ret <<= 16;
367 ret |= b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
368 B43legacy_SHM_SH_HOSTFLO);
369
370 return ret;
371}
372
373/* Write HostFlags */
374void b43legacy_hf_write(struct b43legacy_wldev *dev, u32 value)
375{
376 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
377 B43legacy_SHM_SH_HOSTFLO,
378 (value & 0x0000FFFF));
379 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
380 B43legacy_SHM_SH_HOSTFHI,
381 ((value & 0xFFFF0000) >> 16));
382}
383
384void b43legacy_tsf_read(struct b43legacy_wldev *dev, u64 *tsf)
385{
386 /* We need to be careful. As we read the TSF from multiple
387 * registers, we should take care of register overflows.
388 * In theory, the whole tsf read process should be atomic.
389 * We try to be atomic here, by restaring the read process,
390 * if any of the high registers changed (overflew).
391 */
392 if (dev->dev->id.revision >= 3) {
393 u32 low;
394 u32 high;
395 u32 high2;
396
397 do {
398 high = b43legacy_read32(dev,
399 B43legacy_MMIO_REV3PLUS_TSF_HIGH);
400 low = b43legacy_read32(dev,
401 B43legacy_MMIO_REV3PLUS_TSF_LOW);
402 high2 = b43legacy_read32(dev,
403 B43legacy_MMIO_REV3PLUS_TSF_HIGH);
404 } while (unlikely(high != high2));
405
406 *tsf = high;
407 *tsf <<= 32;
408 *tsf |= low;
409 } else {
410 u64 tmp;
411 u16 v0;
412 u16 v1;
413 u16 v2;
414 u16 v3;
415 u16 test1;
416 u16 test2;
417 u16 test3;
418
419 do {
420 v3 = b43legacy_read16(dev, B43legacy_MMIO_TSF_3);
421 v2 = b43legacy_read16(dev, B43legacy_MMIO_TSF_2);
422 v1 = b43legacy_read16(dev, B43legacy_MMIO_TSF_1);
423 v0 = b43legacy_read16(dev, B43legacy_MMIO_TSF_0);
424
425 test3 = b43legacy_read16(dev, B43legacy_MMIO_TSF_3);
426 test2 = b43legacy_read16(dev, B43legacy_MMIO_TSF_2);
427 test1 = b43legacy_read16(dev, B43legacy_MMIO_TSF_1);
428 } while (v3 != test3 || v2 != test2 || v1 != test1);
429
430 *tsf = v3;
431 *tsf <<= 48;
432 tmp = v2;
433 tmp <<= 32;
434 *tsf |= tmp;
435 tmp = v1;
436 tmp <<= 16;
437 *tsf |= tmp;
438 *tsf |= v0;
439 }
440}
441
442static void b43legacy_time_lock(struct b43legacy_wldev *dev)
443{
444 u32 status;
445
e78c9d28
SB		 446 status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
447 status |= B43legacy_MACCTL_TBTTHOLD;
448 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, status);
75388acd
LF		 449 mmiowb();
450}
451
452static void b43legacy_time_unlock(struct b43legacy_wldev *dev)
453{
454 u32 status;
455
e78c9d28
SB		 456 status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
457 status &= ~B43legacy_MACCTL_TBTTHOLD;
458 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, status);
75388acd
LF		 459}
460
461static void b43legacy_tsf_write_locked(struct b43legacy_wldev *dev, u64 tsf)
462{
463 /* Be careful with the in-progress timer.
464 * First zero out the low register, so we have a full
465 * register-overflow duration to complete the operation.
466 */
467 if (dev->dev->id.revision >= 3) {
468 u32 lo = (tsf & 0x00000000FFFFFFFFULL);
469 u32 hi = (tsf & 0xFFFFFFFF00000000ULL) >> 32;
470
471 b43legacy_write32(dev, B43legacy_MMIO_REV3PLUS_TSF_LOW, 0);
472 mmiowb();
473 b43legacy_write32(dev, B43legacy_MMIO_REV3PLUS_TSF_HIGH,
474 hi);
475 mmiowb();
476 b43legacy_write32(dev, B43legacy_MMIO_REV3PLUS_TSF_LOW,
477 lo);
478 } else {
479 u16 v0 = (tsf & 0x000000000000FFFFULL);
480 u16 v1 = (tsf & 0x00000000FFFF0000ULL) >> 16;
481 u16 v2 = (tsf & 0x0000FFFF00000000ULL) >> 32;
482 u16 v3 = (tsf & 0xFFFF000000000000ULL) >> 48;
483
484 b43legacy_write16(dev, B43legacy_MMIO_TSF_0, 0);
485 mmiowb();
486 b43legacy_write16(dev, B43legacy_MMIO_TSF_3, v3);
487 mmiowb();
488 b43legacy_write16(dev, B43legacy_MMIO_TSF_2, v2);
489 mmiowb();
490 b43legacy_write16(dev, B43legacy_MMIO_TSF_1, v1);
491 mmiowb();
492 b43legacy_write16(dev, B43legacy_MMIO_TSF_0, v0);
493 }
494}
495
496void b43legacy_tsf_write(struct b43legacy_wldev *dev, u64 tsf)
497{
498 b43legacy_time_lock(dev);
499 b43legacy_tsf_write_locked(dev, tsf);
500 b43legacy_time_unlock(dev);
501}
502
503static
504void b43legacy_macfilter_set(struct b43legacy_wldev *dev,
505 u16 offset, const u8 *mac)
506{
507 static const u8 zero_addr[ETH_ALEN] = { 0 };
508 u16 data;
509
510 if (!mac)
511 mac = zero_addr;
512
513 offset |= 0x0020;
514 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_CONTROL, offset);
515
516 data = mac[0];
517 data |= mac[1] << 8;
518 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_DATA, data);
519 data = mac[2];
520 data |= mac[3] << 8;
521 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_DATA, data);
522 data = mac[4];
523 data |= mac[5] << 8;
524 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_DATA, data);
525}
526
527static void b43legacy_write_mac_bssid_templates(struct b43legacy_wldev *dev)
528{
529 static const u8 zero_addr[ETH_ALEN] = { 0 };
530 const u8 *mac = dev->wl->mac_addr;
531 const u8 *bssid = dev->wl->bssid;
532 u8 mac_bssid[ETH_ALEN * 2];
533 int i;
534 u32 tmp;
535
536 if (!bssid)
537 bssid = zero_addr;
538 if (!mac)
539 mac = zero_addr;
540
541 b43legacy_macfilter_set(dev, B43legacy_MACFILTER_BSSID, bssid);
542
543 memcpy(mac_bssid, mac, ETH_ALEN);
544 memcpy(mac_bssid + ETH_ALEN, bssid, ETH_ALEN);
545
546 /* Write our MAC address and BSSID to template ram */
547 for (i = 0; i < ARRAY_SIZE(mac_bssid); i += sizeof(u32)) {
548 tmp = (u32)(mac_bssid[i + 0]);
549 tmp |= (u32)(mac_bssid[i + 1]) << 8;
550 tmp |= (u32)(mac_bssid[i + 2]) << 16;
551 tmp |= (u32)(mac_bssid[i + 3]) << 24;
552 b43legacy_ram_write(dev, 0x20 + i, tmp);
553 b43legacy_ram_write(dev, 0x78 + i, tmp);
554 b43legacy_ram_write(dev, 0x478 + i, tmp);
555 }
556}
557
4150c572 558static void b43legacy_upload_card_macaddress(struct b43legacy_wldev *dev)
75388acd 559{
75388acd 560 b43legacy_write_mac_bssid_templates(dev);
4150c572
JB		 561 b43legacy_macfilter_set(dev, B43legacy_MACFILTER_SELF,
562 dev->wl->mac_addr);
75388acd
LF		 563}
564
565static void b43legacy_set_slot_time(struct b43legacy_wldev *dev,
566 u16 slot_time)
567{
568 /* slot_time is in usec. */
569 if (dev->phy.type != B43legacy_PHYTYPE_G)
570 return;
571 b43legacy_write16(dev, 0x684, 510 + slot_time);
572 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x0010,
573 slot_time);
574}
575
576static void b43legacy_short_slot_timing_enable(struct b43legacy_wldev *dev)
577{
578 b43legacy_set_slot_time(dev, 9);
75388acd
LF		 579}
580
581static void b43legacy_short_slot_timing_disable(struct b43legacy_wldev *dev)
582{
583 b43legacy_set_slot_time(dev, 20);
75388acd
LF		 584}
585
586/* Enable a Generic IRQ. "mask" is the mask of which IRQs to enable.
587 * Returns the _previously_ enabled IRQ mask.
588 */
589static inline u32 b43legacy_interrupt_enable(struct b43legacy_wldev *dev,
590 u32 mask)
591{
592 u32 old_mask;
593
594 old_mask = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
595 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_MASK, old_mask |
596 mask);
597
598 return old_mask;
599}
600
601/* Disable a Generic IRQ. "mask" is the mask of which IRQs to disable.
602 * Returns the _previously_ enabled IRQ mask.
603 */
604static inline u32 b43legacy_interrupt_disable(struct b43legacy_wldev *dev,
605 u32 mask)
606{
607 u32 old_mask;
608
609 old_mask = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
610 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_MASK, old_mask & ~mask);
611
612 return old_mask;
613}
614
615/* Synchronize IRQ top- and bottom-half.
616 * IRQs must be masked before calling this.
617 * This must not be called with the irq_lock held.
618 */
619static void b43legacy_synchronize_irq(struct b43legacy_wldev *dev)
620{
621 synchronize_irq(dev->dev->irq);
622 tasklet_kill(&dev->isr_tasklet);
623}
624
625/* DummyTransmission function, as documented on
626 * http://bcm-specs.sipsolutions.net/DummyTransmission
627 */
628void b43legacy_dummy_transmission(struct b43legacy_wldev *dev)
629{
630 struct b43legacy_phy *phy = &dev->phy;
631 unsigned int i;
632 unsigned int max_loop;
633 u16 value;
634 u32 buffer[5] = {
635 0x00000000,
636 0x00D40000,
637 0x00000000,
638 0x01000000,
639 0x00000000,
640 };
641
642 switch (phy->type) {
643 case B43legacy_PHYTYPE_B:
644 case B43legacy_PHYTYPE_G:
645 max_loop = 0xFA;
646 buffer[0] = 0x000B846E;
647 break;
648 default:
649 B43legacy_BUG_ON(1);
650 return;
651 }
652
653 for (i = 0; i < 5; i++)
654 b43legacy_ram_write(dev, i * 4, buffer[i]);
655
656 /* dummy read follows */
e78c9d28 657 b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
75388acd
LF		 658
659 b43legacy_write16(dev, 0x0568, 0x0000);
660 b43legacy_write16(dev, 0x07C0, 0x0000);
661 b43legacy_write16(dev, 0x050C, 0x0000);
662 b43legacy_write16(dev, 0x0508, 0x0000);
663 b43legacy_write16(dev, 0x050A, 0x0000);
664 b43legacy_write16(dev, 0x054C, 0x0000);
665 b43legacy_write16(dev, 0x056A, 0x0014);
666 b43legacy_write16(dev, 0x0568, 0x0826);
667 b43legacy_write16(dev, 0x0500, 0x0000);
668 b43legacy_write16(dev, 0x0502, 0x0030);
669
670 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
671 b43legacy_radio_write16(dev, 0x0051, 0x0017);
672 for (i = 0x00; i < max_loop; i++) {
673 value = b43legacy_read16(dev, 0x050E);
674 if (value & 0x0080)
675 break;
676 udelay(10);
677 }
678 for (i = 0x00; i < 0x0A; i++) {
679 value = b43legacy_read16(dev, 0x050E);
680 if (value & 0x0400)
681 break;
682 udelay(10);
683 }
684 for (i = 0x00; i < 0x0A; i++) {
685 value = b43legacy_read16(dev, 0x0690);
686 if (!(value & 0x0100))
687 break;
688 udelay(10);
689 }
690 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
691 b43legacy_radio_write16(dev, 0x0051, 0x0037);
692}
693
694/* Turn the Analog ON/OFF */
695static void b43legacy_switch_analog(struct b43legacy_wldev *dev, int on)
696{
697 b43legacy_write16(dev, B43legacy_MMIO_PHY0, on ? 0 : 0xF4);
698}
699
700void b43legacy_wireless_core_reset(struct b43legacy_wldev *dev, u32 flags)
701{
702 u32 tmslow;
703 u32 macctl;
704
705 flags |= B43legacy_TMSLOW_PHYCLKEN;
706 flags |= B43legacy_TMSLOW_PHYRESET;
707 ssb_device_enable(dev->dev, flags);
708 msleep(2); /* Wait for the PLL to turn on. */
709
710 /* Now take the PHY out of Reset again */
711 tmslow = ssb_read32(dev->dev, SSB_TMSLOW);
712 tmslow |= SSB_TMSLOW_FGC;
713 tmslow &= ~B43legacy_TMSLOW_PHYRESET;
714 ssb_write32(dev->dev, SSB_TMSLOW, tmslow);
715 ssb_read32(dev->dev, SSB_TMSLOW); /* flush */
716 msleep(1);
717 tmslow &= ~SSB_TMSLOW_FGC;
718 ssb_write32(dev->dev, SSB_TMSLOW, tmslow);
719 ssb_read32(dev->dev, SSB_TMSLOW); /* flush */
720 msleep(1);
721
722 /* Turn Analog ON */
723 b43legacy_switch_analog(dev, 1);
724
725 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
726 macctl &= ~B43legacy_MACCTL_GMODE;
727 if (flags & B43legacy_TMSLOW_GMODE) {
728 macctl |= B43legacy_MACCTL_GMODE;
729 dev->phy.gmode = 1;
730 } else
731 dev->phy.gmode = 0;
732 macctl |= B43legacy_MACCTL_IHR_ENABLED;
733 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
734}
735
736static void handle_irq_transmit_status(struct b43legacy_wldev *dev)
737{
738 u32 v0;
739 u32 v1;
740 u16 tmp;
741 struct b43legacy_txstatus stat;
742
743 while (1) {
744 v0 = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_0);
745 if (!(v0 & 0x00000001))
746 break;
747 v1 = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_1);
748
749 stat.cookie = (v0 >> 16);
750 stat.seq = (v1 & 0x0000FFFF);
751 stat.phy_stat = ((v1 & 0x00FF0000) >> 16);
752 tmp = (v0 & 0x0000FFFF);
753 stat.frame_count = ((tmp & 0xF000) >> 12);
754 stat.rts_count = ((tmp & 0x0F00) >> 8);
755 stat.supp_reason = ((tmp & 0x001C) >> 2);
756 stat.pm_indicated = !!(tmp & 0x0080);
757 stat.intermediate = !!(tmp & 0x0040);
758 stat.for_ampdu = !!(tmp & 0x0020);
759 stat.acked = !!(tmp & 0x0002);
760
761 b43legacy_handle_txstatus(dev, &stat);
762 }
763}
764
765static void drain_txstatus_queue(struct b43legacy_wldev *dev)
766{
767 u32 dummy;
768
769 if (dev->dev->id.revision < 5)
770 return;
771 /* Read all entries from the microcode TXstatus FIFO
772 * and throw them away.
773 */
774 while (1) {
775 dummy = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_0);
776 if (!(dummy & 0x00000001))
777 break;
778 dummy = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_1);
779 }
780}
781
782static u32 b43legacy_jssi_read(struct b43legacy_wldev *dev)
783{
784 u32 val = 0;
785
786 val = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED, 0x40A);
787 val <<= 16;
788 val |= b43legacy_shm_read16(dev, B43legacy_SHM_SHARED, 0x408);
789
790 return val;
791}
792
793static void b43legacy_jssi_write(struct b43legacy_wldev *dev, u32 jssi)
794{
795 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x408,
796 (jssi & 0x0000FFFF));
797 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x40A,
798 (jssi & 0xFFFF0000) >> 16);
799}
800
801static void b43legacy_generate_noise_sample(struct b43legacy_wldev *dev)
802{
803 b43legacy_jssi_write(dev, 0x7F7F7F7F);
e78c9d28 804 b43legacy_write32(dev, B43legacy_MMIO_MACCMD,
eed0fd21
SB		 805 b43legacy_read32(dev, B43legacy_MMIO_MACCMD)
806 | B43legacy_MACCMD_BGNOISE);
75388acd
LF		 807 B43legacy_WARN_ON(dev->noisecalc.channel_at_start !=
808 dev->phy.channel);
809}
810
811static void b43legacy_calculate_link_quality(struct b43legacy_wldev *dev)
812{
813 /* Top half of Link Quality calculation. */
814
815 if (dev->noisecalc.calculation_running)
816 return;
817 dev->noisecalc.channel_at_start = dev->phy.channel;
818 dev->noisecalc.calculation_running = 1;
819 dev->noisecalc.nr_samples = 0;
820
821 b43legacy_generate_noise_sample(dev);
822}
823
824static void handle_irq_noise(struct b43legacy_wldev *dev)
825{
826 struct b43legacy_phy *phy = &dev->phy;
827 u16 tmp;
828 u8 noise[4];
829 u8 i;
830 u8 j;
831 s32 average;
832
833 /* Bottom half of Link Quality calculation. */
834
835 B43legacy_WARN_ON(!dev->noisecalc.calculation_running);
836 if (dev->noisecalc.channel_at_start != phy->channel)
837 goto drop_calculation;
838 *((__le32 *)noise) = cpu_to_le32(b43legacy_jssi_read(dev));
839 if (noise[0] == 0x7F || noise[1] == 0x7F ||
840 noise[2] == 0x7F || noise[3] == 0x7F)
841 goto generate_new;
842
843 /* Get the noise samples. */
844 B43legacy_WARN_ON(dev->noisecalc.nr_samples >= 8);
845 i = dev->noisecalc.nr_samples;
ca21614d
HH		 846 noise[0] = clamp_val(noise[0], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
847 noise[1] = clamp_val(noise[1], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
848 noise[2] = clamp_val(noise[2], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
849 noise[3] = clamp_val(noise[3], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
75388acd
LF		 850 dev->noisecalc.samples[i][0] = phy->nrssi_lt[noise[0]];
851 dev->noisecalc.samples[i][1] = phy->nrssi_lt[noise[1]];
852 dev->noisecalc.samples[i][2] = phy->nrssi_lt[noise[2]];
853 dev->noisecalc.samples[i][3] = phy->nrssi_lt[noise[3]];
854 dev->noisecalc.nr_samples++;
855 if (dev->noisecalc.nr_samples == 8) {
856 /* Calculate the Link Quality by the noise samples. */
857 average = 0;
858 for (i = 0; i < 8; i++) {
859 for (j = 0; j < 4; j++)
860 average += dev->noisecalc.samples[i][j];
861 }
862 average /= (8 * 4);
863 average *= 125;
864 average += 64;
865 average /= 128;
866 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
867 0x40C);
868 tmp = (tmp / 128) & 0x1F;
869 if (tmp >= 8)
870 average += 2;
871 else
872 average -= 25;
873 if (tmp == 8)
874 average -= 72;
875 else
876 average -= 48;
877
878 dev->stats.link_noise = average;
879drop_calculation:
880 dev->noisecalc.calculation_running = 0;
881 return;
882 }
883generate_new:
884 b43legacy_generate_noise_sample(dev);
885}
886
887static void handle_irq_tbtt_indication(struct b43legacy_wldev *dev)
888{
05c914fe 889 if (b43legacy_is_mode(dev->wl, NL80211_IFTYPE_AP)) {
75388acd
LF		 890 /* TODO: PS TBTT */
891 } else {
892 if (1/*FIXME: the last PSpoll frame was sent successfully */)
893 b43legacy_power_saving_ctl_bits(dev, -1, -1);
894 }
05c914fe 895 if (b43legacy_is_mode(dev->wl, NL80211_IFTYPE_ADHOC))
eed0fd21 896 dev->dfq_valid = 1;
75388acd
LF		 897}
898
899static void handle_irq_atim_end(struct b43legacy_wldev *dev)
900{
eed0fd21
SB		 901 if (dev->dfq_valid) {
902 b43legacy_write32(dev, B43legacy_MMIO_MACCMD,
903 b43legacy_read32(dev, B43legacy_MMIO_MACCMD)
904 | B43legacy_MACCMD_DFQ_VALID);
905 dev->dfq_valid = 0;
906 }
75388acd
LF		 907}
908
909static void handle_irq_pmq(struct b43legacy_wldev *dev)
910{
911 u32 tmp;
912
913 /* TODO: AP mode. */
914
915 while (1) {
916 tmp = b43legacy_read32(dev, B43legacy_MMIO_PS_STATUS);
917 if (!(tmp & 0x00000008))
918 break;
919 }
920 /* 16bit write is odd, but correct. */
921 b43legacy_write16(dev, B43legacy_MMIO_PS_STATUS, 0x0002);
922}
923
924static void b43legacy_write_template_common(struct b43legacy_wldev *dev,
925 const u8 *data, u16 size,
926 u16 ram_offset,
927 u16 shm_size_offset, u8 rate)
928{
929 u32 i;
930 u32 tmp;
931 struct b43legacy_plcp_hdr4 plcp;
932
933 plcp.data = 0;
934 b43legacy_generate_plcp_hdr(&plcp, size + FCS_LEN, rate);
935 b43legacy_ram_write(dev, ram_offset, le32_to_cpu(plcp.data));
936 ram_offset += sizeof(u32);
937 /* The PLCP is 6 bytes long, but we only wrote 4 bytes, yet.
938 * So leave the first two bytes of the next write blank.
939 */
940 tmp = (u32)(data[0]) << 16;
941 tmp |= (u32)(data[1]) << 24;
942 b43legacy_ram_write(dev, ram_offset, tmp);
943 ram_offset += sizeof(u32);
944 for (i = 2; i < size; i += sizeof(u32)) {
945 tmp = (u32)(data[i + 0]);
946 if (i + 1 < size)
947 tmp |= (u32)(data[i + 1]) << 8;
948 if (i + 2 < size)
949 tmp |= (u32)(data[i + 2]) << 16;
950 if (i + 3 < size)
951 tmp |= (u32)(data[i + 3]) << 24;
952 b43legacy_ram_write(dev, ram_offset + i - 2, tmp);
953 }
954 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_size_offset,
955 size + sizeof(struct b43legacy_plcp_hdr6));
956}
957
2d1f96dd
LF		 958/* Convert a b43legacy antenna number value to the PHY TX control value. */
959static u16 b43legacy_antenna_to_phyctl(int antenna)
960{
961 switch (antenna) {
962 case B43legacy_ANTENNA0:
963 return B43legacy_TX4_PHY_ANT0;
964 case B43legacy_ANTENNA1:
965 return B43legacy_TX4_PHY_ANT1;
966 }
967 return B43legacy_TX4_PHY_ANTLAST;
968}
969
75388acd
LF		 970static void b43legacy_write_beacon_template(struct b43legacy_wldev *dev,
971 u16 ram_offset,
2d1f96dd 972 u16 shm_size_offset)
75388acd 973{
75388acd 974
a297170d
SB		 975 unsigned int i, len, variable_len;
976 const struct ieee80211_mgmt *bcn;
977 const u8 *ie;
978 bool tim_found = 0;
2d1f96dd
LF		 979 unsigned int rate;
980 u16 ctl;
981 int antenna;
982 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(dev->wl->current_beacon);
a297170d
SB		 983
984 bcn = (const struct ieee80211_mgmt *)(dev->wl->current_beacon->data);
985 len = min((size_t)dev->wl->current_beacon->len,
75388acd 986 0x200 - sizeof(struct b43legacy_plcp_hdr6));
2d1f96dd 987 rate = ieee80211_get_tx_rate(dev->wl->hw, info)->hw_value;
a297170d
SB		 988
989 b43legacy_write_template_common(dev, (const u8 *)bcn, len, ram_offset,
75388acd 990 shm_size_offset, rate);
a297170d 991
2d1f96dd
LF		 992 /* Write the PHY TX control parameters. */
993 antenna = B43legacy_ANTENNA_DEFAULT;
994 antenna = b43legacy_antenna_to_phyctl(antenna);
995 ctl = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
996 B43legacy_SHM_SH_BEACPHYCTL);
997 /* We can't send beacons with short preamble. Would get PHY errors. */
998 ctl &= ~B43legacy_TX4_PHY_SHORTPRMBL;
999 ctl &= ~B43legacy_TX4_PHY_ANT;
1000 ctl &= ~B43legacy_TX4_PHY_ENC;
1001 ctl |= antenna;
1002 ctl |= B43legacy_TX4_PHY_ENC_CCK;
1003 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
1004 B43legacy_SHM_SH_BEACPHYCTL, ctl);
1005
a297170d
SB		 1006 /* Find the position of the TIM and the DTIM_period value
1007 * and write them to SHM. */
1008 ie = bcn->u.beacon.variable;
1009 variable_len = len - offsetof(struct ieee80211_mgmt, u.beacon.variable);
1010 for (i = 0; i < variable_len - 2; ) {
1011 uint8_t ie_id, ie_len;
1012
1013 ie_id = ie[i];
1014 ie_len = ie[i + 1];
1015 if (ie_id == 5) {
1016 u16 tim_position;
1017 u16 dtim_period;
1018 /* This is the TIM Information Element */
1019
1020 /* Check whether the ie_len is in the beacon data range. */
1021 if (variable_len < ie_len + 2 + i)
1022 break;
1023 /* A valid TIM is at least 4 bytes long. */
1024 if (ie_len < 4)
1025 break;
1026 tim_found = 1;
1027
1028 tim_position = sizeof(struct b43legacy_plcp_hdr6);
1029 tim_position += offsetof(struct ieee80211_mgmt,
1030 u.beacon.variable);
1031 tim_position += i;
1032
1033 dtim_period = ie[i + 3];
1034
1035 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
1036 B43legacy_SHM_SH_TIMPOS, tim_position);
1037 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
1038 B43legacy_SHM_SH_DTIMP, dtim_period);
1039 break;
1040 }
1041 i += ie_len + 2;
1042 }
1043 if (!tim_found) {
1044 b43legacywarn(dev->wl, "Did not find a valid TIM IE in the "
1045 "beacon template packet. AP or IBSS operation "
1046 "may be broken.\n");
7858e07b
LF		 1047 } else
1048 b43legacydbg(dev->wl, "Updated beacon template\n");
75388acd
LF		 1049}
1050
1051static void b43legacy_write_probe_resp_plcp(struct b43legacy_wldev *dev,
1052 u16 shm_offset, u16 size,
8318d78a 1053 struct ieee80211_rate *rate)
75388acd
LF		 1054{
1055 struct b43legacy_plcp_hdr4 plcp;
1056 u32 tmp;
1057 __le16 dur;
1058
1059 plcp.data = 0;
2d1f96dd 1060 b43legacy_generate_plcp_hdr(&plcp, size + FCS_LEN, rate->hw_value);
75388acd 1061 dur = ieee80211_generic_frame_duration(dev->wl->hw,
32bfd35d 1062 dev->wl->vif,
75388acd 1063 size,
8318d78a 1064 rate);
75388acd
LF		 1065 /* Write PLCP in two parts and timing for packet transfer */
1066 tmp = le32_to_cpu(plcp.data);
1067 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_offset,
1068 tmp & 0xFFFF);
1069 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_offset + 2,
1070 tmp >> 16);
1071 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_offset + 6,
1072 le16_to_cpu(dur));
1073}
1074
1075/* Instead of using custom probe response template, this function
1076 * just patches custom beacon template by:
1077 * 1) Changing packet type
1078 * 2) Patching duration field
1079 * 3) Stripping TIM
1080 */
a297170d
SB		 1081static const u8 *b43legacy_generate_probe_resp(struct b43legacy_wldev *dev,
1082 u16 *dest_size,
1083 struct ieee80211_rate *rate)
75388acd
LF		 1084{
1085 const u8 *src_data;
1086 u8 *dest_data;
a297170d 1087 u16 src_size, elem_size, src_pos, dest_pos;
75388acd
LF		 1088 __le16 dur;
1089 struct ieee80211_hdr *hdr;
a297170d
SB		 1090 size_t ie_start;
1091
1092 src_size = dev->wl->current_beacon->len;
1093 src_data = (const u8 *)dev->wl->current_beacon->data;
75388acd 1094
a297170d
SB		 1095 /* Get the start offset of the variable IEs in the packet. */
1096 ie_start = offsetof(struct ieee80211_mgmt, u.probe_resp.variable);
1097 B43legacy_WARN_ON(ie_start != offsetof(struct ieee80211_mgmt,
1098 u.beacon.variable));
75388acd 1099
4688be30 1100 if (B43legacy_WARN_ON(src_size < ie_start))
75388acd 1101 return NULL;
75388acd
LF		 1102
1103 dest_data = kmalloc(src_size, GFP_ATOMIC);
1104 if (unlikely(!dest_data))
1105 return NULL;
1106
a297170d
SB		 1107 /* Copy the static data and all Information Elements, except the TIM. */
1108 memcpy(dest_data, src_data, ie_start);
1109 src_pos = ie_start;
1110 dest_pos = ie_start;
1111 for ( ; src_pos < src_size - 2; src_pos += elem_size) {
75388acd 1112 elem_size = src_data[src_pos + 1] + 2;
a297170d
SB		 1113 if (src_data[src_pos] == 5) {
1114 /* This is the TIM. */
1115 continue;
75388acd 1116 }
a297170d
SB		 1117 memcpy(dest_data + dest_pos, src_data + src_pos, elem_size);
1118 dest_pos += elem_size;
75388acd
LF		 1119 }
1120 *dest_size = dest_pos;
1121 hdr = (struct ieee80211_hdr *)dest_data;
1122
1123 /* Set the frame control. */
1124 hdr->frame_control = cpu_to_le16(IEEE80211_FTYPE_MGMT |
1125 IEEE80211_STYPE_PROBE_RESP);
1126 dur = ieee80211_generic_frame_duration(dev->wl->hw,
32bfd35d 1127 dev->wl->vif,
75388acd 1128 *dest_size,
8318d78a 1129 rate);
75388acd
LF		 1130 hdr->duration_id = dur;
1131
1132 return dest_data;
1133}
1134
1135static void b43legacy_write_probe_resp_template(struct b43legacy_wldev *dev,
1136 u16 ram_offset,
8318d78a
JB		 1137 u16 shm_size_offset,
1138 struct ieee80211_rate *rate)
75388acd 1139{
a297170d 1140 const u8 *probe_resp_data;
75388acd
LF		 1141 u16 size;
1142
a297170d 1143 size = dev->wl->current_beacon->len;
75388acd
LF		 1144 probe_resp_data = b43legacy_generate_probe_resp(dev, &size, rate);
1145 if (unlikely(!probe_resp_data))
1146 return;
1147
1148 /* Looks like PLCP headers plus packet timings are stored for
1149 * all possible basic rates
1150 */
1151 b43legacy_write_probe_resp_plcp(dev, 0x31A, size,
8318d78a 1152 &b43legacy_b_ratetable[0]);
75388acd 1153 b43legacy_write_probe_resp_plcp(dev, 0x32C, size,
8318d78a 1154 &b43legacy_b_ratetable[1]);
75388acd 1155 b43legacy_write_probe_resp_plcp(dev, 0x33E, size,
8318d78a 1156 &b43legacy_b_ratetable[2]);
75388acd 1157 b43legacy_write_probe_resp_plcp(dev, 0x350, size,
8318d78a 1158 &b43legacy_b_ratetable[3]);
75388acd
LF		 1159
1160 size = min((size_t)size,
1161 0x200 - sizeof(struct b43legacy_plcp_hdr6));
1162 b43legacy_write_template_common(dev, probe_resp_data,
1163 size, ram_offset,
2d1f96dd 1164 shm_size_offset, rate->hw_value);
75388acd
LF		 1165 kfree(probe_resp_data);
1166}
1167
2d1f96dd
LF		 1168static void b43legacy_upload_beacon0(struct b43legacy_wldev *dev)
1169{
1170 struct b43legacy_wl *wl = dev->wl;
1171
1172 if (wl->beacon0_uploaded)
1173 return;
1174 b43legacy_write_beacon_template(dev, 0x68, 0x18);
1175 /* FIXME: Probe resp upload doesn't really belong here,
1176 * but we don't use that feature anyway. */
1177 b43legacy_write_probe_resp_template(dev, 0x268, 0x4A,
1178 &__b43legacy_ratetable[3]);
1179 wl->beacon0_uploaded = 1;
1180}
1181
1182static void b43legacy_upload_beacon1(struct b43legacy_wldev *dev)
1183{
1184 struct b43legacy_wl *wl = dev->wl;
1185
1186 if (wl->beacon1_uploaded)
1187 return;
1188 b43legacy_write_beacon_template(dev, 0x468, 0x1A);
1189 wl->beacon1_uploaded = 1;
1190}
1191
1192static void handle_irq_beacon(struct b43legacy_wldev *dev)
1193{
1194 struct b43legacy_wl *wl = dev->wl;
1195 u32 cmd, beacon0_valid, beacon1_valid;
1196
1197 if (!b43legacy_is_mode(wl, NL80211_IFTYPE_AP))
1198 return;
1199
1200 /* This is the bottom half of the asynchronous beacon update. */
1201
1202 /* Ignore interrupt in the future. */
1203 dev->irq_savedstate &= ~B43legacy_IRQ_BEACON;
1204
1205 cmd = b43legacy_read32(dev, B43legacy_MMIO_MACCMD);
1206 beacon0_valid = (cmd & B43legacy_MACCMD_BEACON0_VALID);
1207 beacon1_valid = (cmd & B43legacy_MACCMD_BEACON1_VALID);
1208
1209 /* Schedule interrupt manually, if busy. */
1210 if (beacon0_valid && beacon1_valid) {
1211 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON, B43legacy_IRQ_BEACON);
1212 dev->irq_savedstate |= B43legacy_IRQ_BEACON;
1213 return;
1214 }
1215
1216 if (unlikely(wl->beacon_templates_virgin)) {
1217 /* We never uploaded a beacon before.
1218 * Upload both templates now, but only mark one valid. */
1219 wl->beacon_templates_virgin = 0;
1220 b43legacy_upload_beacon0(dev);
1221 b43legacy_upload_beacon1(dev);
1222 cmd = b43legacy_read32(dev, B43legacy_MMIO_MACCMD);
1223 cmd |= B43legacy_MACCMD_BEACON0_VALID;
1224 b43legacy_write32(dev, B43legacy_MMIO_MACCMD, cmd);
1225 } else {
1226 if (!beacon0_valid) {
1227 b43legacy_upload_beacon0(dev);
1228 cmd = b43legacy_read32(dev, B43legacy_MMIO_MACCMD);
1229 cmd |= B43legacy_MACCMD_BEACON0_VALID;
1230 b43legacy_write32(dev, B43legacy_MMIO_MACCMD, cmd);
1231 } else if (!beacon1_valid) {
1232 b43legacy_upload_beacon1(dev);
1233 cmd = b43legacy_read32(dev, B43legacy_MMIO_MACCMD);
1234 cmd |= B43legacy_MACCMD_BEACON1_VALID;
1235 b43legacy_write32(dev, B43legacy_MMIO_MACCMD, cmd);
1236 }
1237 }
1238}
1239
7858e07b
LF		 1240static void b43legacy_beacon_update_trigger_work(struct work_struct *work)
1241{
1242 struct b43legacy_wl *wl = container_of(work, struct b43legacy_wl,
1243 beacon_update_trigger);
1244 struct b43legacy_wldev *dev;
1245
1246 mutex_lock(&wl->mutex);
1247 dev = wl->current_dev;
1248 if (likely(dev && (b43legacy_status(dev) >= B43legacy_STAT_INITIALIZED))) {
7858e07b 1249 spin_lock_irq(&wl->irq_lock);
2d1f96dd
LF		 1250 /* update beacon right away or defer to irq */
1251 dev->irq_savedstate = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
1252 handle_irq_beacon(dev);
1253 /* The handler might have updated the IRQ mask. */
1254 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_MASK,
1255 dev->irq_savedstate);
1256 mmiowb();
7858e07b
LF		 1257 spin_unlock_irq(&wl->irq_lock);
1258 }
1259 mutex_unlock(&wl->mutex);
1260}
1261
a297170d
SB		 1262/* Asynchronously update the packet templates in template RAM.
1263 * Locking: Requires wl->irq_lock to be locked. */
9d139c81 1264static void b43legacy_update_templates(struct b43legacy_wl *wl)
75388acd 1265{
9d139c81 1266 struct sk_buff *beacon;
a297170d
SB		 1267 /* This is the top half of the ansynchronous beacon update. The bottom
1268 * half is the beacon IRQ. Beacon update must be asynchronous to avoid
1269 * sending an invalid beacon. This can happen for example, if the
1270 * firmware transmits a beacon while we are updating it. */
75388acd 1271
9d139c81
JB		 1272 /* We could modify the existing beacon and set the aid bit in the TIM
1273 * field, but that would probably require resizing and moving of data
1274 * within the beacon template. Simply request a new beacon and let
1275 * mac80211 do the hard work. */
1276 beacon = ieee80211_beacon_get(wl->hw, wl->vif);
1277 if (unlikely(!beacon))
1278 return;
1279
a297170d
SB		 1280 if (wl->current_beacon)
1281 dev_kfree_skb_any(wl->current_beacon);
1282 wl->current_beacon = beacon;
1283 wl->beacon0_uploaded = 0;
1284 wl->beacon1_uploaded = 0;
7858e07b 1285 queue_work(wl->hw->workqueue, &wl->beacon_update_trigger);
75388acd
LF		 1286}
1287
75388acd
LF		 1288static void b43legacy_set_beacon_int(struct b43legacy_wldev *dev,
1289 u16 beacon_int)
1290{
1291 b43legacy_time_lock(dev);
7858e07b
LF		 1292 if (dev->dev->id.revision >= 3) {
1293 b43legacy_write32(dev, B43legacy_MMIO_TSF_CFP_REP,
1294 (beacon_int << 16));
1295 b43legacy_write32(dev, B43legacy_MMIO_TSF_CFP_START,
1296 (beacon_int << 10));
1297 } else {
75388acd
LF		 1298 b43legacy_write16(dev, 0x606, (beacon_int >> 6));
1299 b43legacy_write16(dev, 0x610, beacon_int);
1300 }
1301 b43legacy_time_unlock(dev);
7858e07b 1302 b43legacydbg(dev->wl, "Set beacon interval to %u\n", beacon_int);
75388acd
LF		 1303}
1304
75388acd
LF		 1305static void handle_irq_ucode_debug(struct b43legacy_wldev *dev)
1306{
1307}
1308
1309/* Interrupt handler bottom-half */
1310static void b43legacy_interrupt_tasklet(struct b43legacy_wldev *dev)
1311{
1312 u32 reason;
1313 u32 dma_reason[ARRAY_SIZE(dev->dma_reason)];
1314 u32 merged_dma_reason = 0;
1315 int i;
75388acd
LF		 1316 unsigned long flags;
1317
1318 spin_lock_irqsave(&dev->wl->irq_lock, flags);
1319
1320 B43legacy_WARN_ON(b43legacy_status(dev) <
1321 B43legacy_STAT_INITIALIZED);
1322
1323 reason = dev->irq_reason;
1324 for (i = 0; i < ARRAY_SIZE(dma_reason); i++) {
1325 dma_reason[i] = dev->dma_reason[i];
1326 merged_dma_reason |= dma_reason[i];
1327 }
1328
1329 if (unlikely(reason & B43legacy_IRQ_MAC_TXERR))
1330 b43legacyerr(dev->wl, "MAC transmission error\n");
1331
a293ee99 1332 if (unlikely(reason & B43legacy_IRQ_PHY_TXERR)) {
75388acd 1333 b43legacyerr(dev->wl, "PHY transmission error\n");
a293ee99
SB		 1334 rmb();
1335 if (unlikely(atomic_dec_and_test(&dev->phy.txerr_cnt))) {
1336 b43legacyerr(dev->wl, "Too many PHY TX errors, "
1337 "restarting the controller\n");
1338 b43legacy_controller_restart(dev, "PHY TX errors");
1339 }
1340 }
75388acd
LF		 1341
1342 if (unlikely(merged_dma_reason & (B43legacy_DMAIRQ_FATALMASK |
1343 B43legacy_DMAIRQ_NONFATALMASK))) {
1344 if (merged_dma_reason & B43legacy_DMAIRQ_FATALMASK) {
1345 b43legacyerr(dev->wl, "Fatal DMA error: "
1346 "0x%08X, 0x%08X, 0x%08X, "
1347 "0x%08X, 0x%08X, 0x%08X\n",
1348 dma_reason[0], dma_reason[1],
1349 dma_reason[2], dma_reason[3],
1350 dma_reason[4], dma_reason[5]);
1351 b43legacy_controller_restart(dev, "DMA error");
1352 mmiowb();
1353 spin_unlock_irqrestore(&dev->wl->irq_lock, flags);
1354 return;
1355 }
1356 if (merged_dma_reason & B43legacy_DMAIRQ_NONFATALMASK)
1357 b43legacyerr(dev->wl, "DMA error: "
1358 "0x%08X, 0x%08X, 0x%08X, "
1359 "0x%08X, 0x%08X, 0x%08X\n",
1360 dma_reason[0], dma_reason[1],
1361 dma_reason[2], dma_reason[3],
1362 dma_reason[4], dma_reason[5]);
1363 }
1364
1365 if (unlikely(reason & B43legacy_IRQ_UCODE_DEBUG))
1366 handle_irq_ucode_debug(dev);
1367 if (reason & B43legacy_IRQ_TBTT_INDI)
1368 handle_irq_tbtt_indication(dev);
1369 if (reason & B43legacy_IRQ_ATIM_END)
1370 handle_irq_atim_end(dev);
1371 if (reason & B43legacy_IRQ_BEACON)
1372 handle_irq_beacon(dev);
1373 if (reason & B43legacy_IRQ_PMQ)
1374 handle_irq_pmq(dev);
1375 if (reason & B43legacy_IRQ_TXFIFO_FLUSH_OK)
1376 ;/*TODO*/
1377 if (reason & B43legacy_IRQ_NOISESAMPLE_OK)
1378 handle_irq_noise(dev);
1379
1380 /* Check the DMA reason registers for received data. */
1381 if (dma_reason[0] & B43legacy_DMAIRQ_RX_DONE) {
1382 if (b43legacy_using_pio(dev))
1383 b43legacy_pio_rx(dev->pio.queue0);
1384 else
1385 b43legacy_dma_rx(dev->dma.rx_ring0);
75388acd
LF		 1386 }
1387 B43legacy_WARN_ON(dma_reason[1] & B43legacy_DMAIRQ_RX_DONE);
1388 B43legacy_WARN_ON(dma_reason[2] & B43legacy_DMAIRQ_RX_DONE);
1389 if (dma_reason[3] & B43legacy_DMAIRQ_RX_DONE) {
1390 if (b43legacy_using_pio(dev))
1391 b43legacy_pio_rx(dev->pio.queue3);
1392 else
1393 b43legacy_dma_rx(dev->dma.rx_ring3);
75388acd
LF		 1394 }
1395 B43legacy_WARN_ON(dma_reason[4] & B43legacy_DMAIRQ_RX_DONE);
1396 B43legacy_WARN_ON(dma_reason[5] & B43legacy_DMAIRQ_RX_DONE);
1397
ba48f7bb 1398 if (reason & B43legacy_IRQ_TX_OK)
75388acd 1399 handle_irq_transmit_status(dev);
75388acd 1400
75388acd
LF		 1401 b43legacy_interrupt_enable(dev, dev->irq_savedstate);
1402 mmiowb();
1403 spin_unlock_irqrestore(&dev->wl->irq_lock, flags);
1404}
1405
1406static void pio_irq_workaround(struct b43legacy_wldev *dev,
1407 u16 base, int queueidx)
1408{
1409 u16 rxctl;
1410
1411 rxctl = b43legacy_read16(dev, base + B43legacy_PIO_RXCTL);
1412 if (rxctl & B43legacy_PIO_RXCTL_DATAAVAILABLE)
1413 dev->dma_reason[queueidx] |= B43legacy_DMAIRQ_RX_DONE;
1414 else
1415 dev->dma_reason[queueidx] &= ~B43legacy_DMAIRQ_RX_DONE;
1416}
1417
1418static void b43legacy_interrupt_ack(struct b43legacy_wldev *dev, u32 reason)
1419{
1420 if (b43legacy_using_pio(dev) &&
1421 (dev->dev->id.revision < 3) &&
1422 (!(reason & B43legacy_IRQ_PIO_WORKAROUND))) {
1423 /* Apply a PIO specific workaround to the dma_reasons */
1424 pio_irq_workaround(dev, B43legacy_MMIO_PIO1_BASE, 0);
1425 pio_irq_workaround(dev, B43legacy_MMIO_PIO2_BASE, 1);
1426 pio_irq_workaround(dev, B43legacy_MMIO_PIO3_BASE, 2);
1427 pio_irq_workaround(dev, B43legacy_MMIO_PIO4_BASE, 3);
1428 }
1429
1430 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON, reason);
1431
1432 b43legacy_write32(dev, B43legacy_MMIO_DMA0_REASON,
1433 dev->dma_reason[0]);
1434 b43legacy_write32(dev, B43legacy_MMIO_DMA1_REASON,
1435 dev->dma_reason[1]);
1436 b43legacy_write32(dev, B43legacy_MMIO_DMA2_REASON,
1437 dev->dma_reason[2]);
1438 b43legacy_write32(dev, B43legacy_MMIO_DMA3_REASON,
1439 dev->dma_reason[3]);
1440 b43legacy_write32(dev, B43legacy_MMIO_DMA4_REASON,
1441 dev->dma_reason[4]);
1442 b43legacy_write32(dev, B43legacy_MMIO_DMA5_REASON,
1443 dev->dma_reason[5]);
1444}
1445
1446/* Interrupt handler top-half */
1447static irqreturn_t b43legacy_interrupt_handler(int irq, void *dev_id)
1448{
1449 irqreturn_t ret = IRQ_NONE;
1450 struct b43legacy_wldev *dev = dev_id;
1451 u32 reason;
1452
1453 if (!dev)
1454 return IRQ_NONE;
1455
1456 spin_lock(&dev->wl->irq_lock);
1457
1458 if (b43legacy_status(dev) < B43legacy_STAT_STARTED)
1459 goto out;
1460 reason = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1461 if (reason == 0xffffffff) /* shared IRQ */
1462 goto out;
1463 ret = IRQ_HANDLED;
1464 reason &= b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
1465 if (!reason)
1466 goto out;
1467
1468 dev->dma_reason[0] = b43legacy_read32(dev,
1469 B43legacy_MMIO_DMA0_REASON)
1470 & 0x0001DC00;
1471 dev->dma_reason[1] = b43legacy_read32(dev,
1472 B43legacy_MMIO_DMA1_REASON)
1473 & 0x0000DC00;
1474 dev->dma_reason[2] = b43legacy_read32(dev,
1475 B43legacy_MMIO_DMA2_REASON)
1476 & 0x0000DC00;
1477 dev->dma_reason[3] = b43legacy_read32(dev,
1478 B43legacy_MMIO_DMA3_REASON)
1479 & 0x0001DC00;
1480 dev->dma_reason[4] = b43legacy_read32(dev,
1481 B43legacy_MMIO_DMA4_REASON)
1482 & 0x0000DC00;
1483 dev->dma_reason[5] = b43legacy_read32(dev,
1484 B43legacy_MMIO_DMA5_REASON)
1485 & 0x0000DC00;
1486
1487 b43legacy_interrupt_ack(dev, reason);
1488 /* disable all IRQs. They are enabled again in the bottom half. */
1489 dev->irq_savedstate = b43legacy_interrupt_disable(dev,
1490 B43legacy_IRQ_ALL);
1491 /* save the reason code and call our bottom half. */
1492 dev->irq_reason = reason;
1493 tasklet_schedule(&dev->isr_tasklet);
1494out:
1495 mmiowb();
1496 spin_unlock(&dev->wl->irq_lock);
1497
1498 return ret;
1499}
1500
1501static void b43legacy_release_firmware(struct b43legacy_wldev *dev)
1502{
1503 release_firmware(dev->fw.ucode);
1504 dev->fw.ucode = NULL;
1505 release_firmware(dev->fw.pcm);
1506 dev->fw.pcm = NULL;
1507 release_firmware(dev->fw.initvals);
1508 dev->fw.initvals = NULL;
1509 release_firmware(dev->fw.initvals_band);
1510 dev->fw.initvals_band = NULL;
1511}
1512
1513static void b43legacy_print_fw_helptext(struct b43legacy_wl *wl)
1514{
1515 b43legacyerr(wl, "You must go to http://linuxwireless.org/en/users/"
354807e0 1516 "Drivers/b43#devicefirmware "
75388acd
LF		 1517 "and download the correct firmware (version 3).\n");
1518}
1519
1520static int do_request_fw(struct b43legacy_wldev *dev,
1521 const char *name,
1522 const struct firmware **fw)
1523{
1524 char path[sizeof(modparam_fwpostfix) + 32];
1525 struct b43legacy_fw_header *hdr;
1526 u32 size;
1527 int err;
1528
1529 if (!name)
1530 return 0;
1531
1532 snprintf(path, ARRAY_SIZE(path),
1533 "b43legacy%s/%s.fw",
1534 modparam_fwpostfix, name);
1535 err = request_firmware(fw, path, dev->dev->dev);
1536 if (err) {
1537 b43legacyerr(dev->wl, "Firmware file \"%s\" not found "
1538 "or load failed.\n", path);
1539 return err;
1540 }
1541 if ((*fw)->size < sizeof(struct b43legacy_fw_header))
1542 goto err_format;
1543 hdr = (struct b43legacy_fw_header *)((*fw)->data);
1544 switch (hdr->type) {
1545 case B43legacy_FW_TYPE_UCODE:
1546 case B43legacy_FW_TYPE_PCM:
1547 size = be32_to_cpu(hdr->size);
1548 if (size != (*fw)->size - sizeof(struct b43legacy_fw_header))
1549 goto err_format;
1550 /* fallthrough */
1551 case B43legacy_FW_TYPE_IV:
1552 if (hdr->ver != 1)
1553 goto err_format;
1554 break;
1555 default:
1556 goto err_format;
1557 }
1558
1559 return err;
1560
1561err_format:
1562 b43legacyerr(dev->wl, "Firmware file \"%s\" format error.\n", path);
1563 return -EPROTO;
1564}
1565
1566static int b43legacy_request_firmware(struct b43legacy_wldev *dev)
1567{
1568 struct b43legacy_firmware *fw = &dev->fw;
1569 const u8 rev = dev->dev->id.revision;
1570 const char *filename;
1571 u32 tmshigh;
1572 int err;
1573
1574 tmshigh = ssb_read32(dev->dev, SSB_TMSHIGH);
1575 if (!fw->ucode) {
1576 if (rev == 2)
1577 filename = "ucode2";
1578 else if (rev == 4)
1579 filename = "ucode4";
1580 else
1581 filename = "ucode5";
1582 err = do_request_fw(dev, filename, &fw->ucode);
1583 if (err)
1584 goto err_load;
1585 }
1586 if (!fw->pcm) {
1587 if (rev < 5)
1588 filename = "pcm4";
1589 else
1590 filename = "pcm5";
1591 err = do_request_fw(dev, filename, &fw->pcm);
1592 if (err)
1593 goto err_load;
1594 }
1595 if (!fw->initvals) {
1596 switch (dev->phy.type) {
385f848a 1597 case B43legacy_PHYTYPE_B:
75388acd
LF		 1598 case B43legacy_PHYTYPE_G:
1599 if ((rev >= 5) && (rev <= 10))
1600 filename = "b0g0initvals5";
1601 else if (rev == 2 || rev == 4)
1602 filename = "b0g0initvals2";
1603 else
1604 goto err_no_initvals;
1605 break;
1606 default:
1607 goto err_no_initvals;
1608 }
1609 err = do_request_fw(dev, filename, &fw->initvals);
1610 if (err)
1611 goto err_load;
1612 }
1613 if (!fw->initvals_band) {
1614 switch (dev->phy.type) {
385f848a 1615 case B43legacy_PHYTYPE_B:
75388acd
LF		 1616 case B43legacy_PHYTYPE_G:
1617 if ((rev >= 5) && (rev <= 10))
1618 filename = "b0g0bsinitvals5";
1619 else if (rev >= 11)
1620 filename = NULL;
1621 else if (rev == 2 || rev == 4)
1622 filename = NULL;
1623 else
1624 goto err_no_initvals;
1625 break;
1626 default:
1627 goto err_no_initvals;
1628 }
1629 err = do_request_fw(dev, filename, &fw->initvals_band);
1630 if (err)
1631 goto err_load;
1632 }
1633
1634 return 0;
1635
1636err_load:
1637 b43legacy_print_fw_helptext(dev->wl);
1638 goto error;
1639
1640err_no_initvals:
1641 err = -ENODEV;
1642 b43legacyerr(dev->wl, "No Initial Values firmware file for PHY %u, "
1643 "core rev %u\n", dev->phy.type, rev);
1644 goto error;
1645
1646error:
1647 b43legacy_release_firmware(dev);
1648 return err;
1649}
1650
1651static int b43legacy_upload_microcode(struct b43legacy_wldev *dev)
1652{
1653 const size_t hdr_len = sizeof(struct b43legacy_fw_header);
1654 const __be32 *data;
1655 unsigned int i;
1656 unsigned int len;
1657 u16 fwrev;
1658 u16 fwpatch;
1659 u16 fwdate;
1660 u16 fwtime;
e78c9d28 1661 u32 tmp, macctl;
75388acd
LF		 1662 int err = 0;
1663
e78c9d28
SB		 1664 /* Jump the microcode PSM to offset 0 */
1665 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1666 B43legacy_WARN_ON(macctl & B43legacy_MACCTL_PSM_RUN);
1667 macctl |= B43legacy_MACCTL_PSM_JMP0;
1668 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
1669 /* Zero out all microcode PSM registers and shared memory. */
1670 for (i = 0; i < 64; i++)
1671 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS, i, 0);
1672 for (i = 0; i < 4096; i += 2)
1673 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, i, 0);
1674
75388acd
LF		 1675 /* Upload Microcode. */
1676 data = (__be32 *) (dev->fw.ucode->data + hdr_len);
1677 len = (dev->fw.ucode->size - hdr_len) / sizeof(__be32);
1678 b43legacy_shm_control_word(dev,
1679 B43legacy_SHM_UCODE |
1680 B43legacy_SHM_AUTOINC_W,
1681 0x0000);
1682 for (i = 0; i < len; i++) {
1683 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA,
1684 be32_to_cpu(data[i]));
1685 udelay(10);
1686 }
1687
1688 if (dev->fw.pcm) {
1689 /* Upload PCM data. */
1690 data = (__be32 *) (dev->fw.pcm->data + hdr_len);
1691 len = (dev->fw.pcm->size - hdr_len) / sizeof(__be32);
1692 b43legacy_shm_control_word(dev, B43legacy_SHM_HW, 0x01EA);
1693 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA, 0x00004000);
1694 /* No need for autoinc bit in SHM_HW */
1695 b43legacy_shm_control_word(dev, B43legacy_SHM_HW, 0x01EB);
1696 for (i = 0; i < len; i++) {
1697 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA,
1698 be32_to_cpu(data[i]));
1699 udelay(10);
1700 }
1701 }
1702
1703 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON,
1704 B43legacy_IRQ_ALL);
e78c9d28
SB		 1705
1706 /* Start the microcode PSM */
1707 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1708 macctl &= ~B43legacy_MACCTL_PSM_JMP0;
1709 macctl |= B43legacy_MACCTL_PSM_RUN;
1710 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
75388acd
LF		 1711
1712 /* Wait for the microcode to load and respond */
1713 i = 0;
1714 while (1) {
1715 tmp = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1716 if (tmp == B43legacy_IRQ_MAC_SUSPENDED)
1717 break;
1718 i++;
1719 if (i >= B43legacy_IRQWAIT_MAX_RETRIES) {
1720 b43legacyerr(dev->wl, "Microcode not responding\n");
1721 b43legacy_print_fw_helptext(dev->wl);
1722 err = -ENODEV;
e78c9d28
SB		 1723 goto error;
1724 }
1725 msleep_interruptible(50);
1726 if (signal_pending(current)) {
1727 err = -EINTR;
1728 goto error;
75388acd 1729 }
75388acd
LF		 1730 }
1731 /* dummy read follows */
1732 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1733
1734 /* Get and check the revisions. */
1735 fwrev = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1736 B43legacy_SHM_SH_UCODEREV);
1737 fwpatch = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1738 B43legacy_SHM_SH_UCODEPATCH);
1739 fwdate = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1740 B43legacy_SHM_SH_UCODEDATE);
1741 fwtime = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1742 B43legacy_SHM_SH_UCODETIME);
1743
1744 if (fwrev > 0x128) {
1745 b43legacyerr(dev->wl, "YOU ARE TRYING TO LOAD V4 FIRMWARE."
1746 " Only firmware from binary drivers version 3.x"
1747 " is supported. You must change your firmware"
1748 " files.\n");
1749 b43legacy_print_fw_helptext(dev->wl);
75388acd 1750 err = -EOPNOTSUPP;
e78c9d28 1751 goto error;
75388acd 1752 }
cfbc35b6
SB		 1753 b43legacyinfo(dev->wl, "Loading firmware version 0x%X, patch level %u "
1754 "(20%.2i-%.2i-%.2i %.2i:%.2i:%.2i)\n", fwrev, fwpatch,
1755 (fwdate >> 12) & 0xF, (fwdate >> 8) & 0xF, fwdate & 0xFF,
1756 (fwtime >> 11) & 0x1F, (fwtime >> 5) & 0x3F,
1757 fwtime & 0x1F);
75388acd
LF		 1758
1759 dev->fw.rev = fwrev;
1760 dev->fw.patch = fwpatch;
1761
e78c9d28
SB		 1762 return 0;
1763
1764error:
1765 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1766 macctl &= ~B43legacy_MACCTL_PSM_RUN;
1767 macctl |= B43legacy_MACCTL_PSM_JMP0;
1768 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
1769
75388acd
LF		 1770 return err;
1771}
1772
1773static int b43legacy_write_initvals(struct b43legacy_wldev *dev,
1774 const struct b43legacy_iv *ivals,
1775 size_t count,
1776 size_t array_size)
1777{
1778 const struct b43legacy_iv *iv;
1779 u16 offset;
1780 size_t i;
1781 bool bit32;
1782
1783 BUILD_BUG_ON(sizeof(struct b43legacy_iv) != 6);
1784 iv = ivals;
1785 for (i = 0; i < count; i++) {
1786 if (array_size < sizeof(iv->offset_size))
1787 goto err_format;
1788 array_size -= sizeof(iv->offset_size);
1789 offset = be16_to_cpu(iv->offset_size);
1790 bit32 = !!(offset & B43legacy_IV_32BIT);
1791 offset &= B43legacy_IV_OFFSET_MASK;
1792 if (offset >= 0x1000)
1793 goto err_format;
1794 if (bit32) {
1795 u32 value;
1796
1797 if (array_size < sizeof(iv->data.d32))
1798 goto err_format;
1799 array_size -= sizeof(iv->data.d32);
1800
533dd1b0 1801 value = get_unaligned_be32(&iv->data.d32);
75388acd
LF		 1802 b43legacy_write32(dev, offset, value);
1803
1804 iv = (const struct b43legacy_iv *)((const uint8_t *)iv +
1805 sizeof(__be16) +
1806 sizeof(__be32));
1807 } else {
1808 u16 value;
1809
1810 if (array_size < sizeof(iv->data.d16))
1811 goto err_format;
1812 array_size -= sizeof(iv->data.d16);
1813
1814 value = be16_to_cpu(iv->data.d16);
1815 b43legacy_write16(dev, offset, value);
1816
1817 iv = (const struct b43legacy_iv *)((const uint8_t *)iv +
1818 sizeof(__be16) +
1819 sizeof(__be16));
1820 }
1821 }
1822 if (array_size)
1823 goto err_format;
1824
1825 return 0;
1826
1827err_format:
1828 b43legacyerr(dev->wl, "Initial Values Firmware file-format error.\n");
1829 b43legacy_print_fw_helptext(dev->wl);
1830
1831 return -EPROTO;
1832}
1833
1834static int b43legacy_upload_initvals(struct b43legacy_wldev *dev)
1835{
1836 const size_t hdr_len = sizeof(struct b43legacy_fw_header);
1837 const struct b43legacy_fw_header *hdr;
1838 struct b43legacy_firmware *fw = &dev->fw;
1839 const struct b43legacy_iv *ivals;
1840 size_t count;
1841 int err;
1842
1843 hdr = (const struct b43legacy_fw_header *)(fw->initvals->data);
1844 ivals = (const struct b43legacy_iv *)(fw->initvals->data + hdr_len);
1845 count = be32_to_cpu(hdr->size);
1846 err = b43legacy_write_initvals(dev, ivals, count,
1847 fw->initvals->size - hdr_len);
1848 if (err)
1849 goto out;
1850 if (fw->initvals_band) {
1851 hdr = (const struct b43legacy_fw_header *)
1852 (fw->initvals_band->data);
1853 ivals = (const struct b43legacy_iv *)(fw->initvals_band->data
1854 + hdr_len);
1855 count = be32_to_cpu(hdr->size);
1856 err = b43legacy_write_initvals(dev, ivals, count,
1857 fw->initvals_band->size - hdr_len);
1858 if (err)
1859 goto out;
1860 }
1861out:
1862
1863 return err;
1864}
1865
1866/* Initialize the GPIOs
1867 * http://bcm-specs.sipsolutions.net/GPIO
1868 */
1869static int b43legacy_gpio_init(struct b43legacy_wldev *dev)
1870{
1871 struct ssb_bus *bus = dev->dev->bus;
1872 struct ssb_device *gpiodev, *pcidev = NULL;
1873 u32 mask;
1874 u32 set;
1875
e78c9d28 1876 b43legacy_write32(dev, B43legacy_MMIO_MACCTL,
75388acd 1877 b43legacy_read32(dev,
e78c9d28 1878 B43legacy_MMIO_MACCTL)
75388acd
LF		 1879 & 0xFFFF3FFF);
1880
75388acd
LF		 1881 b43legacy_write16(dev, B43legacy_MMIO_GPIO_MASK,
1882 b43legacy_read16(dev,
1883 B43legacy_MMIO_GPIO_MASK)
1884 | 0x000F);
1885
1886 mask = 0x0000001F;
1887 set = 0x0000000F;
1888 if (dev->dev->bus->chip_id == 0x4301) {
1889 mask |= 0x0060;
1890 set |= 0x0060;
1891 }
7797aa38 1892 if (dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_PACTRL) {
75388acd
LF		 1893 b43legacy_write16(dev, B43legacy_MMIO_GPIO_MASK,
1894 b43legacy_read16(dev,
1895 B43legacy_MMIO_GPIO_MASK)
1896 | 0x0200);
1897 mask |= 0x0200;
1898 set |= 0x0200;
1899 }
1900 if (dev->dev->id.revision >= 2)
1901 mask |= 0x0010; /* FIXME: This is redundant. */
1902
1903#ifdef CONFIG_SSB_DRIVER_PCICORE
1904 pcidev = bus->pcicore.dev;
1905#endif
1906 gpiodev = bus->chipco.dev ? : pcidev;
1907 if (!gpiodev)
1908 return 0;
1909 ssb_write32(gpiodev, B43legacy_GPIO_CONTROL,
1910 (ssb_read32(gpiodev, B43legacy_GPIO_CONTROL)
1911 & mask) | set);
1912
1913 return 0;
1914}
1915
1916/* Turn off all GPIO stuff. Call this on module unload, for example. */
1917static void b43legacy_gpio_cleanup(struct b43legacy_wldev *dev)
1918{
1919 struct ssb_bus *bus = dev->dev->bus;
1920 struct ssb_device *gpiodev, *pcidev = NULL;
1921
1922#ifdef CONFIG_SSB_DRIVER_PCICORE
1923 pcidev = bus->pcicore.dev;
1924#endif
1925 gpiodev = bus->chipco.dev ? : pcidev;
1926 if (!gpiodev)
1927 return;
1928 ssb_write32(gpiodev, B43legacy_GPIO_CONTROL, 0);
1929}
1930
1931/* http://bcm-specs.sipsolutions.net/EnableMac */
1932void b43legacy_mac_enable(struct b43legacy_wldev *dev)
1933{
1934 dev->mac_suspended--;
1935 B43legacy_WARN_ON(dev->mac_suspended < 0);
f34eb692 1936 B43legacy_WARN_ON(irqs_disabled());
75388acd 1937 if (dev->mac_suspended == 0) {
e78c9d28 1938 b43legacy_write32(dev, B43legacy_MMIO_MACCTL,
75388acd 1939 b43legacy_read32(dev,
e78c9d28
SB		 1940 B43legacy_MMIO_MACCTL)
1941 | B43legacy_MACCTL_ENABLED);
75388acd
LF		 1942 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON,
1943 B43legacy_IRQ_MAC_SUSPENDED);
1944 /* the next two are dummy reads */
e78c9d28 1945 b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
75388acd
LF		 1946 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1947 b43legacy_power_saving_ctl_bits(dev, -1, -1);
f34eb692
LF		 1948
1949 /* Re-enable IRQs. */
1950 spin_lock_irq(&dev->wl->irq_lock);
1951 b43legacy_interrupt_enable(dev, dev->irq_savedstate);
1952 spin_unlock_irq(&dev->wl->irq_lock);
75388acd
LF		 1953 }
1954}
1955
1956/* http://bcm-specs.sipsolutions.net/SuspendMAC */
1957void b43legacy_mac_suspend(struct b43legacy_wldev *dev)
1958{
1959 int i;
1960 u32 tmp;
1961
f34eb692
LF		 1962 might_sleep();
1963 B43legacy_WARN_ON(irqs_disabled());
75388acd 1964 B43legacy_WARN_ON(dev->mac_suspended < 0);
f34eb692 1965
75388acd 1966 if (dev->mac_suspended == 0) {
f34eb692
LF		 1967 /* Mask IRQs before suspending MAC. Otherwise
1968 * the MAC stays busy and won't suspend. */
1969 spin_lock_irq(&dev->wl->irq_lock);
1970 tmp = b43legacy_interrupt_disable(dev, B43legacy_IRQ_ALL);
1971 spin_unlock_irq(&dev->wl->irq_lock);
1972 b43legacy_synchronize_irq(dev);
1973 dev->irq_savedstate = tmp;
1974
75388acd 1975 b43legacy_power_saving_ctl_bits(dev, -1, 1);
e78c9d28 1976 b43legacy_write32(dev, B43legacy_MMIO_MACCTL,
75388acd 1977 b43legacy_read32(dev,
e78c9d28
SB		 1978 B43legacy_MMIO_MACCTL)
1979 & ~B43legacy_MACCTL_ENABLED);
75388acd 1980 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
f34eb692 1981 for (i = 40; i; i--) {
75388acd
LF		 1982 tmp = b43legacy_read32(dev,
1983 B43legacy_MMIO_GEN_IRQ_REASON);
1984 if (tmp & B43legacy_IRQ_MAC_SUSPENDED)
1985 goto out;
f34eb692 1986 msleep(1);
75388acd
LF		 1987 }
1988 b43legacyerr(dev->wl, "MAC suspend failed\n");
1989 }
1990out:
1991 dev->mac_suspended++;
1992}
1993
1994static void b43legacy_adjust_opmode(struct b43legacy_wldev *dev)
1995{
1996 struct b43legacy_wl *wl = dev->wl;
1997 u32 ctl;
1998 u16 cfp_pretbtt;
1999
2000 ctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2001 /* Reset status to STA infrastructure mode. */
2002 ctl &= ~B43legacy_MACCTL_AP;
2003 ctl &= ~B43legacy_MACCTL_KEEP_CTL;
2004 ctl &= ~B43legacy_MACCTL_KEEP_BADPLCP;
2005 ctl &= ~B43legacy_MACCTL_KEEP_BAD;
2006 ctl &= ~B43legacy_MACCTL_PROMISC;
4150c572 2007 ctl &= ~B43legacy_MACCTL_BEACPROMISC;
75388acd
LF		 2008 ctl |= B43legacy_MACCTL_INFRA;
2009
05c914fe 2010 if (b43legacy_is_mode(wl, NL80211_IFTYPE_AP))
4150c572 2011 ctl |= B43legacy_MACCTL_AP;
05c914fe 2012 else if (b43legacy_is_mode(wl, NL80211_IFTYPE_ADHOC))
4150c572
JB		 2013 ctl &= ~B43legacy_MACCTL_INFRA;
2014
2015 if (wl->filter_flags & FIF_CONTROL)
75388acd 2016 ctl |= B43legacy_MACCTL_KEEP_CTL;
4150c572
JB		 2017 if (wl->filter_flags & FIF_FCSFAIL)
2018 ctl |= B43legacy_MACCTL_KEEP_BAD;
2019 if (wl->filter_flags & FIF_PLCPFAIL)
2020 ctl |= B43legacy_MACCTL_KEEP_BADPLCP;
2021 if (wl->filter_flags & FIF_PROMISC_IN_BSS)
75388acd 2022 ctl |= B43legacy_MACCTL_PROMISC;
4150c572
JB		 2023 if (wl->filter_flags & FIF_BCN_PRBRESP_PROMISC)
2024 ctl |= B43legacy_MACCTL_BEACPROMISC;
2025
75388acd
LF		 2026 /* Workaround: On old hardware the HW-MAC-address-filter
2027 * doesn't work properly, so always run promisc in filter
2028 * it in software. */
2029 if (dev->dev->id.revision <= 4)
2030 ctl |= B43legacy_MACCTL_PROMISC;
2031
2032 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, ctl);
2033
2034 cfp_pretbtt = 2;
2035 if ((ctl & B43legacy_MACCTL_INFRA) &&
2036 !(ctl & B43legacy_MACCTL_AP)) {
2037 if (dev->dev->bus->chip_id == 0x4306 &&
2038 dev->dev->bus->chip_rev == 3)
2039 cfp_pretbtt = 100;
2040 else
2041 cfp_pretbtt = 50;
2042 }
2043 b43legacy_write16(dev, 0x612, cfp_pretbtt);
2044}
2045
2046static void b43legacy_rate_memory_write(struct b43legacy_wldev *dev,
2047 u16 rate,
2048 int is_ofdm)
2049{
2050 u16 offset;
2051
2052 if (is_ofdm) {
2053 offset = 0x480;
2054 offset += (b43legacy_plcp_get_ratecode_ofdm(rate) & 0x000F) * 2;
2055 } else {
2056 offset = 0x4C0;
2057 offset += (b43legacy_plcp_get_ratecode_cck(rate) & 0x000F) * 2;
2058 }
2059 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, offset + 0x20,
2060 b43legacy_shm_read16(dev,
2061 B43legacy_SHM_SHARED, offset));
2062}
2063
2064static void b43legacy_rate_memory_init(struct b43legacy_wldev *dev)
2065{
2066 switch (dev->phy.type) {
2067 case B43legacy_PHYTYPE_G:
2068 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_6MB, 1);
2069 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_12MB, 1);
2070 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_18MB, 1);
2071 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_24MB, 1);
2072 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_36MB, 1);
2073 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_48MB, 1);
2074 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_54MB, 1);
2075 /* fallthrough */
2076 case B43legacy_PHYTYPE_B:
2077 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_1MB, 0);
2078 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_2MB, 0);
2079 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_5MB, 0);
2080 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_11MB, 0);
2081 break;
2082 default:
2083 B43legacy_BUG_ON(1);
2084 }
2085}
2086
2087/* Set the TX-Antenna for management frames sent by firmware. */
2088static void b43legacy_mgmtframe_txantenna(struct b43legacy_wldev *dev,
2089 int antenna)
2090{
2091 u16 ant = 0;
2092 u16 tmp;
2093
2094 switch (antenna) {
2095 case B43legacy_ANTENNA0:
2096 ant |= B43legacy_TX4_PHY_ANT0;
2097 break;
2098 case B43legacy_ANTENNA1:
2099 ant |= B43legacy_TX4_PHY_ANT1;
2100 break;
2101 case B43legacy_ANTENNA_AUTO:
2102 ant |= B43legacy_TX4_PHY_ANTLAST;
2103 break;
2104 default:
2105 B43legacy_BUG_ON(1);
2106 }
2107
2108 /* FIXME We also need to set the other flags of the PHY control
2109 * field somewhere. */
2110
2111 /* For Beacons */
2112 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2113 B43legacy_SHM_SH_BEACPHYCTL);
2114 tmp = (tmp & ~B43legacy_TX4_PHY_ANT) | ant;
2115 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2116 B43legacy_SHM_SH_BEACPHYCTL, tmp);
2117 /* For ACK/CTS */
2118 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2119 B43legacy_SHM_SH_ACKCTSPHYCTL);
2120 tmp = (tmp & ~B43legacy_TX4_PHY_ANT) | ant;
2121 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2122 B43legacy_SHM_SH_ACKCTSPHYCTL, tmp);
2123 /* For Probe Resposes */
2124 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2125 B43legacy_SHM_SH_PRPHYCTL);
2126 tmp = (tmp & ~B43legacy_TX4_PHY_ANT) | ant;
2127 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2128 B43legacy_SHM_SH_PRPHYCTL, tmp);
2129}
2130
2131/* This is the opposite of b43legacy_chip_init() */
2132static void b43legacy_chip_exit(struct b43legacy_wldev *dev)
2133{
93bb7f3a 2134 b43legacy_radio_turn_off(dev, 1);
75388acd
LF		 2135 b43legacy_gpio_cleanup(dev);
2136 /* firmware is released later */
2137}
2138
2139/* Initialize the chip
2140 * http://bcm-specs.sipsolutions.net/ChipInit
2141 */
2142static int b43legacy_chip_init(struct b43legacy_wldev *dev)
2143{
2144 struct b43legacy_phy *phy = &dev->phy;
2145 int err;
2146 int tmp;
e78c9d28 2147 u32 value32, macctl;
75388acd
LF		 2148 u16 value16;
2149
e78c9d28
SB		 2150 /* Initialize the MAC control */
2151 macctl = B43legacy_MACCTL_IHR_ENABLED | B43legacy_MACCTL_SHM_ENABLED;
2152 if (dev->phy.gmode)
2153 macctl |= B43legacy_MACCTL_GMODE;
2154 macctl |= B43legacy_MACCTL_INFRA;
2155 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
75388acd
LF		 2156
2157 err = b43legacy_request_firmware(dev);
2158 if (err)
2159 goto out;
2160 err = b43legacy_upload_microcode(dev);
2161 if (err)
2162 goto out; /* firmware is released later */
2163
2164 err = b43legacy_gpio_init(dev);
2165 if (err)
2166 goto out; /* firmware is released later */
ba48f7bb 2167
75388acd
LF		 2168 err = b43legacy_upload_initvals(dev);
2169 if (err)
4ad36d78 2170 goto err_gpio_clean;
75388acd 2171 b43legacy_radio_turn_on(dev);
75388acd
LF		 2172
2173 b43legacy_write16(dev, 0x03E6, 0x0000);
2174 err = b43legacy_phy_init(dev);
2175 if (err)
2176 goto err_radio_off;
2177
2178 /* Select initial Interference Mitigation. */
2179 tmp = phy->interfmode;
2180 phy->interfmode = B43legacy_INTERFMODE_NONE;
2181 b43legacy_radio_set_interference_mitigation(dev, tmp);
2182
2183 b43legacy_phy_set_antenna_diversity(dev);
2184 b43legacy_mgmtframe_txantenna(dev, B43legacy_ANTENNA_DEFAULT);
2185
2186 if (phy->type == B43legacy_PHYTYPE_B) {
2187 value16 = b43legacy_read16(dev, 0x005E);
2188 value16 |= 0x0004;
2189 b43legacy_write16(dev, 0x005E, value16);
2190 }
2191 b43legacy_write32(dev, 0x0100, 0x01000000);
2192 if (dev->dev->id.revision < 5)
2193 b43legacy_write32(dev, 0x010C, 0x01000000);
2194
e78c9d28
SB		 2195 value32 = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2196 value32 &= ~B43legacy_MACCTL_INFRA;
2197 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, value32);
2198 value32 = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2199 value32 |= B43legacy_MACCTL_INFRA;
2200 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, value32);
75388acd 2201
75388acd
LF		 2202 if (b43legacy_using_pio(dev)) {
2203 b43legacy_write32(dev, 0x0210, 0x00000100);
2204 b43legacy_write32(dev, 0x0230, 0x00000100);
2205 b43legacy_write32(dev, 0x0250, 0x00000100);
2206 b43legacy_write32(dev, 0x0270, 0x00000100);
2207 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x0034,
2208 0x0000);
2209 }
2210
2211 /* Probe Response Timeout value */
2212 /* FIXME: Default to 0, has to be set by ioctl probably... :-/ */
2213 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x0074, 0x0000);
2214
2215 /* Initially set the wireless operation mode. */
2216 b43legacy_adjust_opmode(dev);
2217
2218 if (dev->dev->id.revision < 3) {
2219 b43legacy_write16(dev, 0x060E, 0x0000);
2220 b43legacy_write16(dev, 0x0610, 0x8000);
2221 b43legacy_write16(dev, 0x0604, 0x0000);
2222 b43legacy_write16(dev, 0x0606, 0x0200);
2223 } else {
2224 b43legacy_write32(dev, 0x0188, 0x80000000);
2225 b43legacy_write32(dev, 0x018C, 0x02000000);
2226 }
2227 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON, 0x00004000);
2228 b43legacy_write32(dev, B43legacy_MMIO_DMA0_IRQ_MASK, 0x0001DC00);
2229 b43legacy_write32(dev, B43legacy_MMIO_DMA1_IRQ_MASK, 0x0000DC00);
2230 b43legacy_write32(dev, B43legacy_MMIO_DMA2_IRQ_MASK, 0x0000DC00);
2231 b43legacy_write32(dev, B43legacy_MMIO_DMA3_IRQ_MASK, 0x0001DC00);
2232 b43legacy_write32(dev, B43legacy_MMIO_DMA4_IRQ_MASK, 0x0000DC00);
2233 b43legacy_write32(dev, B43legacy_MMIO_DMA5_IRQ_MASK, 0x0000DC00);
2234
2235 value32 = ssb_read32(dev->dev, SSB_TMSLOW);
2236 value32 |= 0x00100000;
2237 ssb_write32(dev->dev, SSB_TMSLOW, value32);
2238
2239 b43legacy_write16(dev, B43legacy_MMIO_POWERUP_DELAY,
2240 dev->dev->bus->chipco.fast_pwrup_delay);
2241
a293ee99
SB		 2242 /* PHY TX errors counter. */
2243 atomic_set(&phy->txerr_cnt, B43legacy_PHY_TX_BADNESS_LIMIT);
2244
75388acd
LF		 2245 B43legacy_WARN_ON(err != 0);
2246 b43legacydbg(dev->wl, "Chip initialized\n");
2247out:
2248 return err;
2249
2250err_radio_off:
93bb7f3a 2251 b43legacy_radio_turn_off(dev, 1);
4ad36d78 2252err_gpio_clean:
75388acd
LF		 2253 b43legacy_gpio_cleanup(dev);
2254 goto out;
2255}
2256
2257static void b43legacy_periodic_every120sec(struct b43legacy_wldev *dev)
2258{
2259 struct b43legacy_phy *phy = &dev->phy;
2260
2261 if (phy->type != B43legacy_PHYTYPE_G || phy->rev < 2)
2262 return;
2263
2264 b43legacy_mac_suspend(dev);
2265 b43legacy_phy_lo_g_measure(dev);
2266 b43legacy_mac_enable(dev);
2267}
2268
2269static void b43legacy_periodic_every60sec(struct b43legacy_wldev *dev)
2270{
2271 b43legacy_phy_lo_mark_all_unused(dev);
7797aa38 2272 if (dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_RSSI) {
75388acd
LF		 2273 b43legacy_mac_suspend(dev);
2274 b43legacy_calc_nrssi_slope(dev);
2275 b43legacy_mac_enable(dev);
2276 }
2277}
2278
2279static void b43legacy_periodic_every30sec(struct b43legacy_wldev *dev)
2280{
2281 /* Update device statistics. */
2282 b43legacy_calculate_link_quality(dev);
2283}
2284
2285static void b43legacy_periodic_every15sec(struct b43legacy_wldev *dev)
2286{
2287 b43legacy_phy_xmitpower(dev); /* FIXME: unless scanning? */
a293ee99
SB		 2288
2289 atomic_set(&dev->phy.txerr_cnt, B43legacy_PHY_TX_BADNESS_LIMIT);
2290 wmb();
75388acd
LF		 2291}
2292
75388acd
LF		 2293static void do_periodic_work(struct b43legacy_wldev *dev)
2294{
2295 unsigned int state;
2296
2297 state = dev->periodic_state;
6be50837 2298 if (state % 8 == 0)
75388acd 2299 b43legacy_periodic_every120sec(dev);
6be50837 2300 if (state % 4 == 0)
75388acd 2301 b43legacy_periodic_every60sec(dev);
6be50837 2302 if (state % 2 == 0)
75388acd 2303 b43legacy_periodic_every30sec(dev);
6be50837 2304 b43legacy_periodic_every15sec(dev);
75388acd
LF		 2305}
2306
f34eb692
LF		 2307/* Periodic work locking policy:
2308 * The whole periodic work handler is protected by
2309 * wl->mutex. If another lock is needed somewhere in the
2310 * pwork callchain, it's aquired in-place, where it's needed.
75388acd 2311 */
75388acd
LF		 2312static void b43legacy_periodic_work_handler(struct work_struct *work)
2313{
f34eb692
LF		 2314 struct b43legacy_wldev *dev = container_of(work, struct b43legacy_wldev,
2315 periodic_work.work);
2316 struct b43legacy_wl *wl = dev->wl;
75388acd 2317 unsigned long delay;
75388acd 2318
f34eb692 2319 mutex_lock(&wl->mutex);
75388acd
LF		 2320
2321 if (unlikely(b43legacy_status(dev) != B43legacy_STAT_STARTED))
2322 goto out;
2323 if (b43legacy_debug(dev, B43legacy_DBG_PWORK_STOP))
2324 goto out_requeue;
2325
f34eb692 2326 do_periodic_work(dev);
75388acd 2327
75388acd
LF		 2328 dev->periodic_state++;
2329out_requeue:
2330 if (b43legacy_debug(dev, B43legacy_DBG_PWORK_FAST))
2331 delay = msecs_to_jiffies(50);
2332 else
6be50837 2333 delay = round_jiffies_relative(HZ * 15);
f34eb692 2334 queue_delayed_work(wl->hw->workqueue, &dev->periodic_work, delay);
75388acd 2335out:
f34eb692 2336 mutex_unlock(&wl->mutex);
75388acd
LF		 2337}
2338
2339static void b43legacy_periodic_tasks_setup(struct b43legacy_wldev *dev)
2340{
2341 struct delayed_work *work = &dev->periodic_work;
2342
2343 dev->periodic_state = 0;
2344 INIT_DELAYED_WORK(work, b43legacy_periodic_work_handler);
2345 queue_delayed_work(dev->wl->hw->workqueue, work, 0);
2346}
2347
2348/* Validate access to the chip (SHM) */
2349static int b43legacy_validate_chipaccess(struct b43legacy_wldev *dev)
2350{
2351 u32 value;
2352 u32 shm_backup;
2353
2354 shm_backup = b43legacy_shm_read32(dev, B43legacy_SHM_SHARED, 0);
2355 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED, 0, 0xAA5555AA);
2356 if (b43legacy_shm_read32(dev, B43legacy_SHM_SHARED, 0) !=
2357 0xAA5555AA)
2358 goto error;
2359 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED, 0, 0x55AAAA55);
2360 if (b43legacy_shm_read32(dev, B43legacy_SHM_SHARED, 0) !=
2361 0x55AAAA55)
2362 goto error;
2363 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED, 0, shm_backup);
2364
2365 value = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2366 if ((value | B43legacy_MACCTL_GMODE) !=
2367 (B43legacy_MACCTL_GMODE | B43legacy_MACCTL_IHR_ENABLED))
2368 goto error;
2369
2370 value = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
2371 if (value)
2372 goto error;
2373
2374 return 0;
2375error:
2376 b43legacyerr(dev->wl, "Failed to validate the chipaccess\n");
2377 return -ENODEV;
2378}
2379
2380static void b43legacy_security_init(struct b43legacy_wldev *dev)
2381{
2382 dev->max_nr_keys = (dev->dev->id.revision >= 5) ? 58 : 20;
2383 B43legacy_WARN_ON(dev->max_nr_keys > ARRAY_SIZE(dev->key));
2384 dev->ktp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2385 0x0056);
2386 /* KTP is a word address, but we address SHM bytewise.
2387 * So multiply by two.
2388 */
2389 dev->ktp *= 2;
2390 if (dev->dev->id.revision >= 5)
2391 /* Number of RCMTA address slots */
2392 b43legacy_write16(dev, B43legacy_MMIO_RCMTA_COUNT,
2393 dev->max_nr_keys - 8);
2394}
2395
910cfee3 2396#ifdef CONFIG_B43LEGACY_HWRNG
75388acd
LF		 2397static int b43legacy_rng_read(struct hwrng *rng, u32 *data)
2398{
2399 struct b43legacy_wl *wl = (struct b43legacy_wl *)rng->priv;
2400 unsigned long flags;
2401
2402 /* Don't take wl->mutex here, as it could deadlock with
2403 * hwrng internal locking. It's not needed to take
2404 * wl->mutex here, anyway. */
2405
2406 spin_lock_irqsave(&wl->irq_lock, flags);
2407 *data = b43legacy_read16(wl->current_dev, B43legacy_MMIO_RNG);
2408 spin_unlock_irqrestore(&wl->irq_lock, flags);
2409
2410 return (sizeof(u16));
2411}
910cfee3 2412#endif
75388acd
LF		 2413
2414static void b43legacy_rng_exit(struct b43legacy_wl *wl)
2415{
910cfee3 2416#ifdef CONFIG_B43LEGACY_HWRNG
75388acd
LF		 2417 if (wl->rng_initialized)
2418 hwrng_unregister(&wl->rng);
910cfee3 2419#endif
75388acd
LF		 2420}
2421
2422static int b43legacy_rng_init(struct b43legacy_wl *wl)
2423{
910cfee3 2424 int err = 0;
75388acd 2425
910cfee3 2426#ifdef CONFIG_B43LEGACY_HWRNG
75388acd
LF		 2427 snprintf(wl->rng_name, ARRAY_SIZE(wl->rng_name),
2428 "%s_%s", KBUILD_MODNAME, wiphy_name(wl->hw->wiphy));
2429 wl->rng.name = wl->rng_name;
2430 wl->rng.data_read = b43legacy_rng_read;
2431 wl->rng.priv = (unsigned long)wl;
2432 wl->rng_initialized = 1;
2433 err = hwrng_register(&wl->rng);
2434 if (err) {
2435 wl->rng_initialized = 0;
2436 b43legacyerr(wl, "Failed to register the random "
2437 "number generator (%d)\n", err);
2438 }
2439
910cfee3 2440#endif
75388acd
LF		 2441 return err;
2442}
2443
33a3dc93 2444static int b43legacy_op_tx(struct ieee80211_hw *hw,
e039fa4a 2445 struct sk_buff *skb)
75388acd
LF		 2446{
2447 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2448 struct b43legacy_wldev *dev = wl->current_dev;
2449 int err = -ENODEV;
2450 unsigned long flags;
2451
2452 if (unlikely(!dev))
2453 goto out;
2454 if (unlikely(b43legacy_status(dev) < B43legacy_STAT_STARTED))
2455 goto out;
2456 /* DMA-TX is done without a global lock. */
2457 if (b43legacy_using_pio(dev)) {
2458 spin_lock_irqsave(&wl->irq_lock, flags);
e039fa4a 2459 err = b43legacy_pio_tx(dev, skb);
75388acd
LF		 2460 spin_unlock_irqrestore(&wl->irq_lock, flags);
2461 } else
e039fa4a 2462 err = b43legacy_dma_tx(dev, skb);
75388acd 2463out:
664f2006
MB		 2464 if (unlikely(err)) {
2465 /* Drop the packet. */
2466 dev_kfree_skb_any(skb);
2467 }
75388acd
LF		 2468 return NETDEV_TX_OK;
2469}
2470
e100bb64 2471static int b43legacy_op_conf_tx(struct ieee80211_hw *hw, u16 queue,
33a3dc93 2472 const struct ieee80211_tx_queue_params *params)
75388acd
LF		 2473{
2474 return 0;
2475}
2476
33a3dc93
SB		 2477static int b43legacy_op_get_tx_stats(struct ieee80211_hw *hw,
2478 struct ieee80211_tx_queue_stats *stats)
75388acd
LF		 2479{
2480 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2481 struct b43legacy_wldev *dev = wl->current_dev;
2482 unsigned long flags;
2483 int err = -ENODEV;
2484
2485 if (!dev)
2486 goto out;
2487 spin_lock_irqsave(&wl->irq_lock, flags);
2488 if (likely(b43legacy_status(dev) >= B43legacy_STAT_STARTED)) {
2489 if (b43legacy_using_pio(dev))
2490 b43legacy_pio_get_tx_stats(dev, stats);
2491 else
2492 b43legacy_dma_get_tx_stats(dev, stats);
2493 err = 0;
2494 }
2495 spin_unlock_irqrestore(&wl->irq_lock, flags);
2496out:
2497 return err;
2498}
2499
33a3dc93
SB		 2500static int b43legacy_op_get_stats(struct ieee80211_hw *hw,
2501 struct ieee80211_low_level_stats *stats)
75388acd
LF		 2502{
2503 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2504 unsigned long flags;
2505
2506 spin_lock_irqsave(&wl->irq_lock, flags);
2507 memcpy(stats, &wl->ieee_stats, sizeof(*stats));
2508 spin_unlock_irqrestore(&wl->irq_lock, flags);
2509
2510 return 0;
2511}
2512
2513static const char *phymode_to_string(unsigned int phymode)
2514{
2515 switch (phymode) {
2516 case B43legacy_PHYMODE_B:
2517 return "B";
2518 case B43legacy_PHYMODE_G:
2519 return "G";
2520 default:
2521 B43legacy_BUG_ON(1);
2522 }
2523 return "";
2524}
2525
2526static int find_wldev_for_phymode(struct b43legacy_wl *wl,
2527 unsigned int phymode,
2528 struct b43legacy_wldev **dev,
2529 bool *gmode)
2530{
2531 struct b43legacy_wldev *d;
2532
2533 list_for_each_entry(d, &wl->devlist, list) {
2534 if (d->phy.possible_phymodes & phymode) {
2535 /* Ok, this device supports the PHY-mode.
2536 * Set the gmode bit. */
2537 *gmode = 1;
2538 *dev = d;
2539
2540 return 0;
2541 }
2542 }
2543
2544 return -ESRCH;
2545}
2546
2547static void b43legacy_put_phy_into_reset(struct b43legacy_wldev *dev)
2548{
2549 struct ssb_device *sdev = dev->dev;
2550 u32 tmslow;
2551
2552 tmslow = ssb_read32(sdev, SSB_TMSLOW);
2553 tmslow &= ~B43legacy_TMSLOW_GMODE;
2554 tmslow |= B43legacy_TMSLOW_PHYRESET;
2555 tmslow |= SSB_TMSLOW_FGC;
2556 ssb_write32(sdev, SSB_TMSLOW, tmslow);
2557 msleep(1);
2558
2559 tmslow = ssb_read32(sdev, SSB_TMSLOW);
2560 tmslow &= ~SSB_TMSLOW_FGC;
2561 tmslow |= B43legacy_TMSLOW_PHYRESET;
2562 ssb_write32(sdev, SSB_TMSLOW, tmslow);
2563 msleep(1);
2564}
2565
2566/* Expects wl->mutex locked */
2567static int b43legacy_switch_phymode(struct b43legacy_wl *wl,
2568 unsigned int new_mode)
2569{
08cb7e01 2570 struct b43legacy_wldev *uninitialized_var(up_dev);
75388acd
LF		 2571 struct b43legacy_wldev *down_dev;
2572 int err;
2573 bool gmode = 0;
2574 int prev_status;
2575
2576 err = find_wldev_for_phymode(wl, new_mode, &up_dev, &gmode);
2577 if (err) {
2578 b43legacyerr(wl, "Could not find a device for %s-PHY mode\n",
2579 phymode_to_string(new_mode));
2580 return err;
2581 }
2582 if ((up_dev == wl->current_dev) &&
2583 (!!wl->current_dev->phy.gmode == !!gmode))
2584 /* This device is already running. */
2585 return 0;
2586 b43legacydbg(wl, "Reconfiguring PHYmode to %s-PHY\n",
2587 phymode_to_string(new_mode));
2588 down_dev = wl->current_dev;
2589
2590 prev_status = b43legacy_status(down_dev);
2591 /* Shutdown the currently running core. */
2592 if (prev_status >= B43legacy_STAT_STARTED)
2593 b43legacy_wireless_core_stop(down_dev);
2594 if (prev_status >= B43legacy_STAT_INITIALIZED)
2595 b43legacy_wireless_core_exit(down_dev);
2596
2597 if (down_dev != up_dev)
2598 /* We switch to a different core, so we put PHY into
2599 * RESET on the old core. */
2600 b43legacy_put_phy_into_reset(down_dev);
2601
2602 /* Now start the new core. */
2603 up_dev->phy.gmode = gmode;
2604 if (prev_status >= B43legacy_STAT_INITIALIZED) {
2605 err = b43legacy_wireless_core_init(up_dev);
2606 if (err) {
2607 b43legacyerr(wl, "Fatal: Could not initialize device"
2608 " for newly selected %s-PHY mode\n",
2609 phymode_to_string(new_mode));
2610 goto init_failure;
2611 }
2612 }
2613 if (prev_status >= B43legacy_STAT_STARTED) {
2614 err = b43legacy_wireless_core_start(up_dev);
2615 if (err) {
2616 b43legacyerr(wl, "Fatal: Coult not start device for "
2617 "newly selected %s-PHY mode\n",
2618 phymode_to_string(new_mode));
2619 b43legacy_wireless_core_exit(up_dev);
2620 goto init_failure;
2621 }
2622 }
2623 B43legacy_WARN_ON(b43legacy_status(up_dev) != prev_status);
2624
2625 b43legacy_shm_write32(up_dev, B43legacy_SHM_SHARED, 0x003E, 0);
2626
2627 wl->current_dev = up_dev;
2628
2629 return 0;
2630init_failure:
2631 /* Whoops, failed to init the new core. No core is operating now. */
2632 wl->current_dev = NULL;
2633 return err;
2634}
2635
9124b077
JB		 2636/* Write the short and long frame retry limit values. */
2637static void b43legacy_set_retry_limits(struct b43legacy_wldev *dev,
2638 unsigned int short_retry,
2639 unsigned int long_retry)
2640{
2641 /* The retry limit is a 4-bit counter. Enforce this to avoid overflowing
2642 * the chip-internal counter. */
2643 short_retry = min(short_retry, (unsigned int)0xF);
2644 long_retry = min(long_retry, (unsigned int)0xF);
2645
2646 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS, 0x0006, short_retry);
2647 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS, 0x0007, long_retry);
2648}
2649
33a3dc93 2650static int b43legacy_op_dev_config(struct ieee80211_hw *hw,
e8975581 2651 u32 changed)
75388acd
LF		 2652{
2653 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2654 struct b43legacy_wldev *dev;
2655 struct b43legacy_phy *phy;
e8975581 2656 struct ieee80211_conf *conf = &hw->conf;
75388acd
LF		 2657 unsigned long flags;
2658 unsigned int new_phymode = 0xFFFF;
2659 int antenna_tx;
2660 int antenna_rx;
2661 int err = 0;
2662 u32 savedirqs;
2663
0f4ac38b
JB		 2664 antenna_tx = B43legacy_ANTENNA_DEFAULT;
2665 antenna_rx = B43legacy_ANTENNA_DEFAULT;
75388acd
LF		 2666
2667 mutex_lock(&wl->mutex);
8318d78a
JB		 2668 dev = wl->current_dev;
2669 phy = &dev->phy;
75388acd 2670
9124b077
JB		 2671 if (changed & IEEE80211_CONF_CHANGE_RETRY_LIMITS)
2672 b43legacy_set_retry_limits(dev,
2673 conf->short_frame_max_tx_count,
2674 conf->long_frame_max_tx_count);
2675 changed &= ~IEEE80211_CONF_CHANGE_RETRY_LIMITS;
2676 if (!changed)
2677 goto out_unlock_mutex;
2678
75388acd 2679 /* Switch the PHY mode (if necessary). */
8318d78a
JB		 2680 switch (conf->channel->band) {
2681 case IEEE80211_BAND_2GHZ:
2682 if (phy->type == B43legacy_PHYTYPE_B)
2683 new_phymode = B43legacy_PHYMODE_B;
2684 else
2685 new_phymode = B43legacy_PHYMODE_G;
75388acd
LF		 2686 break;
2687 default:
2688 B43legacy_WARN_ON(1);
2689 }
2690 err = b43legacy_switch_phymode(wl, new_phymode);
2691 if (err)
2692 goto out_unlock_mutex;
75388acd
LF		 2693
2694 /* Disable IRQs while reconfiguring the device.
2695 * This makes it possible to drop the spinlock throughout
2696 * the reconfiguration process. */
2697 spin_lock_irqsave(&wl->irq_lock, flags);
2698 if (b43legacy_status(dev) < B43legacy_STAT_STARTED) {
2699 spin_unlock_irqrestore(&wl->irq_lock, flags);
2700 goto out_unlock_mutex;
2701 }
2702 savedirqs = b43legacy_interrupt_disable(dev, B43legacy_IRQ_ALL);
2703 spin_unlock_irqrestore(&wl->irq_lock, flags);
2704 b43legacy_synchronize_irq(dev);
2705
2706 /* Switch to the requested channel.
2707 * The firmware takes care of races with the TX handler. */
8318d78a
JB		 2708 if (conf->channel->hw_value != phy->channel)
2709 b43legacy_radio_selectchannel(dev, conf->channel->hw_value, 0);
75388acd 2710
5be3bda8
JB		 2711 dev->wl->radiotap_enabled = !!(conf->flags & IEEE80211_CONF_RADIOTAP);
2712
75388acd
LF		 2713 /* Adjust the desired TX power level. */
2714 if (conf->power_level != 0) {
2715 if (conf->power_level != phy->power_level) {
2716 phy->power_level = conf->power_level;
2717 b43legacy_phy_xmitpower(dev);
2718 }
2719 }
2720
2721 /* Antennas for RX and management frame TX. */
2722 b43legacy_mgmtframe_txantenna(dev, antenna_tx);
2723
42a9174f
LF		 2724 if (!!conf->radio_enabled != phy->radio_on) {
2725 if (conf->radio_enabled) {
2726 b43legacy_radio_turn_on(dev);
2727 b43legacyinfo(dev->wl, "Radio turned on by software\n");
2728 if (!dev->radio_hw_enable)
2729 b43legacyinfo(dev->wl, "The hardware RF-kill"
2730 " button still turns the radio"
2731 " physically off. Press the"
2732 " button to turn it on.\n");
2733 } else {
93bb7f3a 2734 b43legacy_radio_turn_off(dev, 0);
42a9174f
LF		 2735 b43legacyinfo(dev->wl, "Radio turned off by"
2736 " software\n");
2737 }
2738 }
2739
75388acd
LF		 2740 spin_lock_irqsave(&wl->irq_lock, flags);
2741 b43legacy_interrupt_enable(dev, savedirqs);
2742 mmiowb();
2743 spin_unlock_irqrestore(&wl->irq_lock, flags);
2744out_unlock_mutex:
2745 mutex_unlock(&wl->mutex);
2746
2747 return err;
2748}
2749
881d948c 2750static void b43legacy_update_basic_rates(struct b43legacy_wldev *dev, u32 brates)
7f3704e9
JB		 2751{
2752 struct ieee80211_supported_band *sband =
2753 dev->wl->hw->wiphy->bands[IEEE80211_BAND_2GHZ];
2754 struct ieee80211_rate *rate;
2755 int i;
2756 u16 basic, direct, offset, basic_offset, rateptr;
2757
2758 for (i = 0; i < sband->n_bitrates; i++) {
2759 rate = &sband->bitrates[i];
2760
2761 if (b43legacy_is_cck_rate(rate->hw_value)) {
2762 direct = B43legacy_SHM_SH_CCKDIRECT;
2763 basic = B43legacy_SHM_SH_CCKBASIC;
2764 offset = b43legacy_plcp_get_ratecode_cck(rate->hw_value);
2765 offset &= 0xF;
2766 } else {
2767 direct = B43legacy_SHM_SH_OFDMDIRECT;
2768 basic = B43legacy_SHM_SH_OFDMBASIC;
2769 offset = b43legacy_plcp_get_ratecode_ofdm(rate->hw_value);
2770 offset &= 0xF;
2771 }
2772
2773 rate = ieee80211_get_response_rate(sband, brates, rate->bitrate);
2774
2775 if (b43legacy_is_cck_rate(rate->hw_value)) {
2776 basic_offset = b43legacy_plcp_get_ratecode_cck(rate->hw_value);
2777 basic_offset &= 0xF;
2778 } else {
2779 basic_offset = b43legacy_plcp_get_ratecode_ofdm(rate->hw_value);
2780 basic_offset &= 0xF;
2781 }
2782
2783 /*
2784 * Get the pointer that we need to point to
2785 * from the direct map
2786 */
2787 rateptr = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2788 direct + 2 * basic_offset);
2789 /* and write it to the basic map */
2790 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2791 basic + 2 * offset, rateptr);
2792 }
2793}
2794
2795static void b43legacy_op_bss_info_changed(struct ieee80211_hw *hw,
2796 struct ieee80211_vif *vif,
2797 struct ieee80211_bss_conf *conf,
2798 u32 changed)
2799{
2800 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2801 struct b43legacy_wldev *dev;
2802 struct b43legacy_phy *phy;
2803 unsigned long flags;
2804 u32 savedirqs;
2805
2806 mutex_lock(&wl->mutex);
2d0ddec5 2807 B43legacy_WARN_ON(wl->vif != vif);
7f3704e9
JB		 2808
2809 dev = wl->current_dev;
2810 phy = &dev->phy;
2811
2812 /* Disable IRQs while reconfiguring the device.
2813 * This makes it possible to drop the spinlock throughout
2814 * the reconfiguration process. */
2815 spin_lock_irqsave(&wl->irq_lock, flags);
2816 if (b43legacy_status(dev) < B43legacy_STAT_STARTED) {
2817 spin_unlock_irqrestore(&wl->irq_lock, flags);
2818 goto out_unlock_mutex;
2819 }
2820 savedirqs = b43legacy_interrupt_disable(dev, B43legacy_IRQ_ALL);
2d0ddec5
JB		 2821
2822 if (changed & BSS_CHANGED_BSSID) {
2823 spin_unlock_irqrestore(&wl->irq_lock, flags);
2824 b43legacy_synchronize_irq(dev);
2825
2826 if (conf->bssid)
2827 memcpy(wl->bssid, conf->bssid, ETH_ALEN);
2828 else
2829 memset(wl->bssid, 0, ETH_ALEN);
2830
2831 if (b43legacy_status(dev) >= B43legacy_STAT_INITIALIZED) {
2832 if (b43legacy_is_mode(wl, NL80211_IFTYPE_AP)) {
2833 B43legacy_WARN_ON(vif->type != NL80211_IFTYPE_AP);
2834 if (changed & BSS_CHANGED_BEACON)
2835 b43legacy_update_templates(wl);
2836 } else if (b43legacy_is_mode(wl, NL80211_IFTYPE_ADHOC)) {
2837 if (changed & BSS_CHANGED_BEACON)
2838 b43legacy_update_templates(wl);
2839 }
2840 b43legacy_write_mac_bssid_templates(dev);
2841 }
2842 spin_unlock_irqrestore(&wl->irq_lock, flags);
2843 }
7f3704e9
JB		 2844
2845 b43legacy_mac_suspend(dev);
2846
57c4d7b4
JB		 2847 if (changed & BSS_CHANGED_BEACON_INT &&
2848 (b43legacy_is_mode(wl, NL80211_IFTYPE_AP) ||
2849 b43legacy_is_mode(wl, NL80211_IFTYPE_ADHOC)))
2850 b43legacy_set_beacon_int(dev, conf->beacon_int);
2851
7f3704e9
JB		 2852 if (changed & BSS_CHANGED_BASIC_RATES)
2853 b43legacy_update_basic_rates(dev, conf->basic_rates);
2854
2855 if (changed & BSS_CHANGED_ERP_SLOT) {
2856 if (conf->use_short_slot)
2857 b43legacy_short_slot_timing_enable(dev);
2858 else
2859 b43legacy_short_slot_timing_disable(dev);
2860 }
2861
2862 b43legacy_mac_enable(dev);
2863
2864 spin_lock_irqsave(&wl->irq_lock, flags);
2865 b43legacy_interrupt_enable(dev, savedirqs);
2866 /* XXX: why? */
2867 mmiowb();
2868 spin_unlock_irqrestore(&wl->irq_lock, flags);
2869 out_unlock_mutex:
2870 mutex_unlock(&wl->mutex);
7f3704e9
JB		 2871}
2872
33a3dc93
SB		 2873static void b43legacy_op_configure_filter(struct ieee80211_hw *hw,
2874 unsigned int changed,
2875 unsigned int *fflags,
2876 int mc_count,
2877 struct dev_addr_list *mc_list)
75388acd
LF		 2878{
2879 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2880 struct b43legacy_wldev *dev = wl->current_dev;
2881 unsigned long flags;
2882
4150c572
JB		 2883 if (!dev) {
2884 *fflags = 0;
75388acd 2885 return;
75388acd 2886 }
4150c572
JB		 2887
2888 spin_lock_irqsave(&wl->irq_lock, flags);
2889 *fflags &= FIF_PROMISC_IN_BSS |
2890 FIF_ALLMULTI |
2891 FIF_FCSFAIL |
2892 FIF_PLCPFAIL |
2893 FIF_CONTROL |
2894 FIF_OTHER_BSS |
2895 FIF_BCN_PRBRESP_PROMISC;
2896
2897 changed &= FIF_PROMISC_IN_BSS |
2898 FIF_ALLMULTI |
2899 FIF_FCSFAIL |
2900 FIF_PLCPFAIL |
2901 FIF_CONTROL |
2902 FIF_OTHER_BSS |
2903 FIF_BCN_PRBRESP_PROMISC;
2904
2905 wl->filter_flags = *fflags;
2906
2907 if (changed && b43legacy_status(dev) >= B43legacy_STAT_INITIALIZED)
2908 b43legacy_adjust_opmode(dev);
75388acd
LF		 2909 spin_unlock_irqrestore(&wl->irq_lock, flags);
2910}
2911
75388acd
LF		 2912/* Locking: wl->mutex */
2913static void b43legacy_wireless_core_stop(struct b43legacy_wldev *dev)
2914{
2915 struct b43legacy_wl *wl = dev->wl;
2916 unsigned long flags;
2917
2918 if (b43legacy_status(dev) < B43legacy_STAT_STARTED)
2919 return;
440cb58a
SB		 2920
2921 /* Disable and sync interrupts. We must do this before than
2922 * setting the status to INITIALIZED, as the interrupt handler
2923 * won't care about IRQs then. */
2924 spin_lock_irqsave(&wl->irq_lock, flags);
2925 dev->irq_savedstate = b43legacy_interrupt_disable(dev,
2926 B43legacy_IRQ_ALL);
2927 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK); /* flush */
2928 spin_unlock_irqrestore(&wl->irq_lock, flags);
2929 b43legacy_synchronize_irq(dev);
2930
75388acd
LF		 2931 b43legacy_set_status(dev, B43legacy_STAT_INITIALIZED);
2932
2933 mutex_unlock(&wl->mutex);
2934 /* Must unlock as it would otherwise deadlock. No races here.
2935 * Cancel the possibly running self-rearming periodic work. */
2936 cancel_delayed_work_sync(&dev->periodic_work);
2937 mutex_lock(&wl->mutex);
2938
2939 ieee80211_stop_queues(wl->hw); /* FIXME this could cause a deadlock */
2940
75388acd
LF		 2941 b43legacy_mac_suspend(dev);
2942 free_irq(dev->dev->irq, dev);
2943 b43legacydbg(wl, "Wireless interface stopped\n");
2944}
2945
2946/* Locking: wl->mutex */
2947static int b43legacy_wireless_core_start(struct b43legacy_wldev *dev)
2948{
2949 int err;
2950
2951 B43legacy_WARN_ON(b43legacy_status(dev) != B43legacy_STAT_INITIALIZED);
2952
2953 drain_txstatus_queue(dev);
2954 err = request_irq(dev->dev->irq, b43legacy_interrupt_handler,
2955 IRQF_SHARED, KBUILD_MODNAME, dev);
2956 if (err) {
2957 b43legacyerr(dev->wl, "Cannot request IRQ-%d\n",
2958 dev->dev->irq);
2959 goto out;
2960 }
2961 /* We are ready to run. */
2962 b43legacy_set_status(dev, B43legacy_STAT_STARTED);
2963
2964 /* Start data flow (TX/RX) */
2965 b43legacy_mac_enable(dev);
2966 b43legacy_interrupt_enable(dev, dev->irq_savedstate);
75388acd
LF		 2967
2968 /* Start maintenance work */
2969 b43legacy_periodic_tasks_setup(dev);
2970
2971 b43legacydbg(dev->wl, "Wireless interface started\n");
2972out:
2973 return err;
2974}
2975
2976/* Get PHY and RADIO versioning numbers */
2977static int b43legacy_phy_versioning(struct b43legacy_wldev *dev)
2978{
2979 struct b43legacy_phy *phy = &dev->phy;
2980 u32 tmp;
2981 u8 analog_type;
2982 u8 phy_type;
2983 u8 phy_rev;
2984 u16 radio_manuf;
2985 u16 radio_ver;
2986 u16 radio_rev;
2987 int unsupported = 0;
2988
2989 /* Get PHY versioning */
2990 tmp = b43legacy_read16(dev, B43legacy_MMIO_PHY_VER);
2991 analog_type = (tmp & B43legacy_PHYVER_ANALOG)
2992 >> B43legacy_PHYVER_ANALOG_SHIFT;
2993 phy_type = (tmp & B43legacy_PHYVER_TYPE) >> B43legacy_PHYVER_TYPE_SHIFT;
2994 phy_rev = (tmp & B43legacy_PHYVER_VERSION);
2995 switch (phy_type) {
2996 case B43legacy_PHYTYPE_B:
2997 if (phy_rev != 2 && phy_rev != 4
2998 && phy_rev != 6 && phy_rev != 7)
2999 unsupported = 1;
3000 break;
3001 case B43legacy_PHYTYPE_G:
3002 if (phy_rev > 8)
3003 unsupported = 1;
3004 break;
3005 default:
3006 unsupported = 1;
3007 };
3008 if (unsupported) {
3009 b43legacyerr(dev->wl, "FOUND UNSUPPORTED PHY "
3010 "(Analog %u, Type %u, Revision %u)\n",
3011 analog_type, phy_type, phy_rev);
3012 return -EOPNOTSUPP;
3013 }
3014 b43legacydbg(dev->wl, "Found PHY: Analog %u, Type %u, Revision %u\n",
3015 analog_type, phy_type, phy_rev);
3016
3017
3018 /* Get RADIO versioning */
3019 if (dev->dev->bus->chip_id == 0x4317) {
3020 if (dev->dev->bus->chip_rev == 0)
3021 tmp = 0x3205017F;
3022 else if (dev->dev->bus->chip_rev == 1)
3023 tmp = 0x4205017F;
3024 else
3025 tmp = 0x5205017F;
3026 } else {
3027 b43legacy_write16(dev, B43legacy_MMIO_RADIO_CONTROL,
3028 B43legacy_RADIOCTL_ID);
3029 tmp = b43legacy_read16(dev, B43legacy_MMIO_RADIO_DATA_HIGH);
3030 tmp <<= 16;
3031 b43legacy_write16(dev, B43legacy_MMIO_RADIO_CONTROL,
3032 B43legacy_RADIOCTL_ID);
3033 tmp |= b43legacy_read16(dev, B43legacy_MMIO_RADIO_DATA_LOW);
3034 }
3035 radio_manuf = (tmp & 0x00000FFF);
3036 radio_ver = (tmp & 0x0FFFF000) >> 12;
3037 radio_rev = (tmp & 0xF0000000) >> 28;
3038 switch (phy_type) {
3039 case B43legacy_PHYTYPE_B:
3040 if ((radio_ver & 0xFFF0) != 0x2050)
3041 unsupported = 1;
3042 break;
3043 case B43legacy_PHYTYPE_G:
3044 if (radio_ver != 0x2050)
3045 unsupported = 1;
3046 break;
3047 default:
3048 B43legacy_BUG_ON(1);
3049 }
3050 if (unsupported) {
3051 b43legacyerr(dev->wl, "FOUND UNSUPPORTED RADIO "
3052 "(Manuf 0x%X, Version 0x%X, Revision %u)\n",
3053 radio_manuf, radio_ver, radio_rev);
3054 return -EOPNOTSUPP;
3055 }
3056 b43legacydbg(dev->wl, "Found Radio: Manuf 0x%X, Version 0x%X,"
3057 " Revision %u\n", radio_manuf, radio_ver, radio_rev);
3058
3059
3060 phy->radio_manuf = radio_manuf;
3061 phy->radio_ver = radio_ver;
3062 phy->radio_rev = radio_rev;
3063
3064 phy->analog = analog_type;
3065 phy->type = phy_type;
3066 phy->rev = phy_rev;
3067
3068 return 0;
3069}
3070
3071static void setup_struct_phy_for_init(struct b43legacy_wldev *dev,
3072 struct b43legacy_phy *phy)
3073{
3074 struct b43legacy_lopair *lo;
3075 int i;
3076
3077 memset(phy->minlowsig, 0xFF, sizeof(phy->minlowsig));
3078 memset(phy->minlowsigpos, 0, sizeof(phy->minlowsigpos));
3079
1065de15
LF		 3080 /* Assume the radio is enabled. If it's not enabled, the state will
3081 * immediately get fixed on the first periodic work run. */
3082 dev->radio_hw_enable = 1;
75388acd
LF		 3083
3084 phy->savedpctlreg = 0xFFFF;
3085 phy->aci_enable = 0;
3086 phy->aci_wlan_automatic = 0;
3087 phy->aci_hw_rssi = 0;
3088
3089 lo = phy->_lo_pairs;
3090 if (lo)
3091 memset(lo, 0, sizeof(struct b43legacy_lopair) *
3092 B43legacy_LO_COUNT);
3093 phy->max_lb_gain = 0;
3094 phy->trsw_rx_gain = 0;
3095
3096 /* Set default attenuation values. */
3097 phy->bbatt = b43legacy_default_baseband_attenuation(dev);
3098 phy->rfatt = b43legacy_default_radio_attenuation(dev);
3099 phy->txctl1 = b43legacy_default_txctl1(dev);
3100 phy->txpwr_offset = 0;
3101
3102 /* NRSSI */
3103 phy->nrssislope = 0;
3104 for (i = 0; i < ARRAY_SIZE(phy->nrssi); i++)
3105 phy->nrssi[i] = -1000;
3106 for (i = 0; i < ARRAY_SIZE(phy->nrssi_lt); i++)
3107 phy->nrssi_lt[i] = i;
3108
3109 phy->lofcal = 0xFFFF;
3110 phy->initval = 0xFFFF;
3111
75388acd
LF		 3112 phy->interfmode = B43legacy_INTERFMODE_NONE;
3113 phy->channel = 0xFF;
3114}
3115
3116static void setup_struct_wldev_for_init(struct b43legacy_wldev *dev)
3117{
3118 /* Flags */
eed0fd21 3119 dev->dfq_valid = 0;
75388acd
LF		 3120
3121 /* Stats */
3122 memset(&dev->stats, 0, sizeof(dev->stats));
3123
3124 setup_struct_phy_for_init(dev, &dev->phy);
3125
3126 /* IRQ related flags */
3127 dev->irq_reason = 0;
3128 memset(dev->dma_reason, 0, sizeof(dev->dma_reason));
3129 dev->irq_savedstate = B43legacy_IRQ_MASKTEMPLATE;
3130
3131 dev->mac_suspended = 1;
3132
3133 /* Noise calculation context */
3134 memset(&dev->noisecalc, 0, sizeof(dev->noisecalc));
3135}
3136
3137static void b43legacy_imcfglo_timeouts_workaround(struct b43legacy_wldev *dev)
3138{
3139#ifdef CONFIG_SSB_DRIVER_PCICORE
3140 struct ssb_bus *bus = dev->dev->bus;
3141 u32 tmp;
3142
3143 if (bus->pcicore.dev &&
3144 bus->pcicore.dev->id.coreid == SSB_DEV_PCI &&
3145 bus->pcicore.dev->id.revision <= 5) {
3146 /* IMCFGLO timeouts workaround. */
3147 tmp = ssb_read32(dev->dev, SSB_IMCFGLO);
3148 tmp &= ~SSB_IMCFGLO_REQTO;
3149 tmp &= ~SSB_IMCFGLO_SERTO;
3150 switch (bus->bustype) {
3151 case SSB_BUSTYPE_PCI:
3152 case SSB_BUSTYPE_PCMCIA:
3153 tmp |= 0x32;
3154 break;
3155 case SSB_BUSTYPE_SSB:
3156 tmp |= 0x53;
3157 break;
3158 }
3159 ssb_write32(dev->dev, SSB_IMCFGLO, tmp);
3160 }
3161#endif /* CONFIG_SSB_DRIVER_PCICORE */
3162}
3163
3e2c40ef
SB		 3164static void b43legacy_set_synth_pu_delay(struct b43legacy_wldev *dev,
3165 bool idle) {
3166 u16 pu_delay = 1050;
3167
05c914fe 3168 if (b43legacy_is_mode(dev->wl, NL80211_IFTYPE_ADHOC) || idle)
3e2c40ef
SB		 3169 pu_delay = 500;
3170 if ((dev->phy.radio_ver == 0x2050) && (dev->phy.radio_rev == 8))
3171 pu_delay = max(pu_delay, (u16)2400);
3172
3173 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3174 B43legacy_SHM_SH_SPUWKUP, pu_delay);
3175}
3176
3177/* Set the TSF CFP pre-TargetBeaconTransmissionTime. */
3178static void b43legacy_set_pretbtt(struct b43legacy_wldev *dev)
3179{
3180 u16 pretbtt;
3181
3182 /* The time value is in microseconds. */
05c914fe 3183 if (b43legacy_is_mode(dev->wl, NL80211_IFTYPE_ADHOC))
3e2c40ef
SB		 3184 pretbtt = 2;
3185 else
3186 pretbtt = 250;
3187 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3188 B43legacy_SHM_SH_PRETBTT, pretbtt);
3189 b43legacy_write16(dev, B43legacy_MMIO_TSF_CFP_PRETBTT, pretbtt);
3190}
3191
75388acd
LF		 3192/* Shutdown a wireless core */
3193/* Locking: wl->mutex */
3194static void b43legacy_wireless_core_exit(struct b43legacy_wldev *dev)
3195{
75388acd 3196 struct b43legacy_phy *phy = &dev->phy;
e78c9d28 3197 u32 macctl;
75388acd
LF		 3198
3199 B43legacy_WARN_ON(b43legacy_status(dev) > B43legacy_STAT_INITIALIZED);
3200 if (b43legacy_status(dev) != B43legacy_STAT_INITIALIZED)
3201 return;
3202 b43legacy_set_status(dev, B43legacy_STAT_UNINIT);
3203
e78c9d28
SB		 3204 /* Stop the microcode PSM. */
3205 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
3206 macctl &= ~B43legacy_MACCTL_PSM_RUN;
3207 macctl |= B43legacy_MACCTL_PSM_JMP0;
3208 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
3209
4ad36d78 3210 b43legacy_leds_exit(dev);
75388acd
LF		 3211 b43legacy_rng_exit(dev->wl);
3212 b43legacy_pio_free(dev);
3213 b43legacy_dma_free(dev);
3214 b43legacy_chip_exit(dev);
93bb7f3a 3215 b43legacy_radio_turn_off(dev, 1);
75388acd
LF		 3216 b43legacy_switch_analog(dev, 0);
3217 if (phy->dyn_tssi_tbl)
3218 kfree(phy->tssi2dbm);
3219 kfree(phy->lo_control);
3220 phy->lo_control = NULL;
a297170d
SB		 3221 if (dev->wl->current_beacon) {
3222 dev_kfree_skb_any(dev->wl->current_beacon);
3223 dev->wl->current_beacon = NULL;
3224 }
3225
75388acd
LF		 3226 ssb_device_disable(dev->dev, 0);
3227 ssb_bus_may_powerdown(dev->dev->bus);
3228}
3229
3230static void prepare_phy_data_for_init(struct b43legacy_wldev *dev)
3231{
3232 struct b43legacy_phy *phy = &dev->phy;
3233 int i;
3234
3235 /* Set default attenuation values. */
3236 phy->bbatt = b43legacy_default_baseband_attenuation(dev);
3237 phy->rfatt = b43legacy_default_radio_attenuation(dev);
3238 phy->txctl1 = b43legacy_default_txctl1(dev);
3239 phy->txctl2 = 0xFFFF;
3240 phy->txpwr_offset = 0;
3241
3242 /* NRSSI */
3243 phy->nrssislope = 0;
3244 for (i = 0; i < ARRAY_SIZE(phy->nrssi); i++)
3245 phy->nrssi[i] = -1000;
3246 for (i = 0; i < ARRAY_SIZE(phy->nrssi_lt); i++)
3247 phy->nrssi_lt[i] = i;
3248
3249 phy->lofcal = 0xFFFF;
3250 phy->initval = 0xFFFF;
3251
3252 phy->aci_enable = 0;
3253 phy->aci_wlan_automatic = 0;
3254 phy->aci_hw_rssi = 0;
3255
3256 phy->antenna_diversity = 0xFFFF;
3257 memset(phy->minlowsig, 0xFF, sizeof(phy->minlowsig));
3258 memset(phy->minlowsigpos, 0, sizeof(phy->minlowsigpos));
3259
3260 /* Flags */
3261 phy->calibrated = 0;
75388acd
LF		 3262
3263 if (phy->_lo_pairs)
3264 memset(phy->_lo_pairs, 0,
3265 sizeof(struct b43legacy_lopair) * B43legacy_LO_COUNT);
3266 memset(phy->loopback_gain, 0, sizeof(phy->loopback_gain));
3267}
3268
3269/* Initialize a wireless core */
3270static int b43legacy_wireless_core_init(struct b43legacy_wldev *dev)
3271{
3272 struct b43legacy_wl *wl = dev->wl;
3273 struct ssb_bus *bus = dev->dev->bus;
3274 struct b43legacy_phy *phy = &dev->phy;
3275 struct ssb_sprom *sprom = &dev->dev->bus->sprom;
3276 int err;
3277 u32 hf;
3278 u32 tmp;
3279
3280 B43legacy_WARN_ON(b43legacy_status(dev) != B43legacy_STAT_UNINIT);
3281
3282 err = ssb_bus_powerup(bus, 0);
3283 if (err)
3284 goto out;
3285 if (!ssb_device_is_enabled(dev->dev)) {
3286 tmp = phy->gmode ? B43legacy_TMSLOW_GMODE : 0;
3287 b43legacy_wireless_core_reset(dev, tmp);
3288 }
3289
3290 if ((phy->type == B43legacy_PHYTYPE_B) ||
3291 (phy->type == B43legacy_PHYTYPE_G)) {
3292 phy->_lo_pairs = kzalloc(sizeof(struct b43legacy_lopair)
3293 * B43legacy_LO_COUNT,
3294 GFP_KERNEL);
3295 if (!phy->_lo_pairs)
3296 return -ENOMEM;
3297 }
3298 setup_struct_wldev_for_init(dev);
3299
3300 err = b43legacy_phy_init_tssi2dbm_table(dev);
3301 if (err)
3302 goto err_kfree_lo_control;
3303
3304 /* Enable IRQ routing to this device. */
3305 ssb_pcicore_dev_irqvecs_enable(&bus->pcicore, dev->dev);
3306
3307 b43legacy_imcfglo_timeouts_workaround(dev);
3308 prepare_phy_data_for_init(dev);
3309 b43legacy_phy_calibrate(dev);
3310 err = b43legacy_chip_init(dev);
3311 if (err)
3312 goto err_kfree_tssitbl;
3313 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3314 B43legacy_SHM_SH_WLCOREREV,
3315 dev->dev->id.revision);
3316 hf = b43legacy_hf_read(dev);
3317 if (phy->type == B43legacy_PHYTYPE_G) {
3318 hf |= B43legacy_HF_SYMW;
3319 if (phy->rev == 1)
3320 hf |= B43legacy_HF_GDCW;
7797aa38 3321 if (sprom->boardflags_lo & B43legacy_BFL_PACTRL)
75388acd
LF		 3322 hf |= B43legacy_HF_OFDMPABOOST;
3323 } else if (phy->type == B43legacy_PHYTYPE_B) {
3324 hf |= B43legacy_HF_SYMW;
3325 if (phy->rev >= 2 && phy->radio_ver == 0x2050)
3326 hf &= ~B43legacy_HF_GDCW;
3327 }
3328 b43legacy_hf_write(dev, hf);
3329
0a6e1bee
SB		 3330 b43legacy_set_retry_limits(dev,
3331 B43legacy_DEFAULT_SHORT_RETRY_LIMIT,
3332 B43legacy_DEFAULT_LONG_RETRY_LIMIT);
75388acd
LF		 3333
3334 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3335 0x0044, 3);
3336 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3337 0x0046, 2);
3338
3339 /* Disable sending probe responses from firmware.
3340 * Setting the MaxTime to one usec will always trigger
3341 * a timeout, so we never send any probe resp.
3342 * A timeout of zero is infinite. */
3343 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3344 B43legacy_SHM_SH_PRMAXTIME, 1);
3345
3346 b43legacy_rate_memory_init(dev);
3347
3348 /* Minimum Contention Window */
3349 if (phy->type == B43legacy_PHYTYPE_B)
3350 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS,
3351 0x0003, 31);
3352 else
3353 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS,
3354 0x0003, 15);
3355 /* Maximum Contention Window */
3356 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS,
3357 0x0004, 1023);
3358
3359 do {
3360 if (b43legacy_using_pio(dev))
3361 err = b43legacy_pio_init(dev);
3362 else {
3363 err = b43legacy_dma_init(dev);
3364 if (!err)
3365 b43legacy_qos_init(dev);
3366 }
3367 } while (err == -EAGAIN);
3368 if (err)
3369 goto err_chip_exit;
3370
3e2c40ef 3371 b43legacy_set_synth_pu_delay(dev, 1);
75388acd
LF		 3372
3373 ssb_bus_powerup(bus, 1); /* Enable dynamic PCTL */
4150c572 3374 b43legacy_upload_card_macaddress(dev);
75388acd
LF		 3375 b43legacy_security_init(dev);
3376 b43legacy_rng_init(wl);
3377
3378 b43legacy_set_status(dev, B43legacy_STAT_INITIALIZED);
3379
4ad36d78 3380 b43legacy_leds_init(dev);
75388acd
LF		 3381out:
3382 return err;
3383
3384err_chip_exit:
3385 b43legacy_chip_exit(dev);
3386err_kfree_tssitbl:
3387 if (phy->dyn_tssi_tbl)
3388 kfree(phy->tssi2dbm);
3389err_kfree_lo_control:
3390 kfree(phy->lo_control);
3391 phy->lo_control = NULL;
3392 ssb_bus_may_powerdown(bus);
3393 B43legacy_WARN_ON(b43legacy_status(dev) != B43legacy_STAT_UNINIT);
3394 return err;
3395}
3396
33a3dc93
SB		 3397static int b43legacy_op_add_interface(struct ieee80211_hw *hw,
3398 struct ieee80211_if_init_conf *conf)
75388acd
LF		 3399{
3400 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3401 struct b43legacy_wldev *dev;
3402 unsigned long flags;
3403 int err = -EOPNOTSUPP;
4150c572
JB		 3404
3405 /* TODO: allow WDS/AP devices to coexist */
3406
05c914fe
JB		 3407 if (conf->type != NL80211_IFTYPE_AP &&
3408 conf->type != NL80211_IFTYPE_STATION &&
3409 conf->type != NL80211_IFTYPE_WDS &&
3410 conf->type != NL80211_IFTYPE_ADHOC)
4150c572 3411 return -EOPNOTSUPP;
75388acd
LF		 3412
3413 mutex_lock(&wl->mutex);
4150c572 3414 if (wl->operating)
75388acd
LF		 3415 goto out_mutex_unlock;
3416
3417 b43legacydbg(wl, "Adding Interface type %d\n", conf->type);
3418
3419 dev = wl->current_dev;
4150c572 3420 wl->operating = 1;
32bfd35d 3421 wl->vif = conf->vif;
4150c572
JB		 3422 wl->if_type = conf->type;
3423 memcpy(wl->mac_addr, conf->mac_addr, ETH_ALEN);
3424
3425 spin_lock_irqsave(&wl->irq_lock, flags);
3426 b43legacy_adjust_opmode(dev);
3e2c40ef
SB		 3427 b43legacy_set_pretbtt(dev);
3428 b43legacy_set_synth_pu_delay(dev, 0);
4150c572
JB		 3429 b43legacy_upload_card_macaddress(dev);
3430 spin_unlock_irqrestore(&wl->irq_lock, flags);
3431
3432 err = 0;
3433 out_mutex_unlock:
3434 mutex_unlock(&wl->mutex);
3435
3436 return err;
3437}
3438
33a3dc93
SB		 3439static void b43legacy_op_remove_interface(struct ieee80211_hw *hw,
3440 struct ieee80211_if_init_conf *conf)
4150c572
JB		 3441{
3442 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3443 struct b43legacy_wldev *dev = wl->current_dev;
3444 unsigned long flags;
3445
3446 b43legacydbg(wl, "Removing Interface type %d\n", conf->type);
3447
3448 mutex_lock(&wl->mutex);
3449
3450 B43legacy_WARN_ON(!wl->operating);
32bfd35d
JB		 3451 B43legacy_WARN_ON(wl->vif != conf->vif);
3452 wl->vif = NULL;
4150c572
JB		 3453
3454 wl->operating = 0;
3455
3456 spin_lock_irqsave(&wl->irq_lock, flags);
3457 b43legacy_adjust_opmode(dev);
3458 memset(wl->mac_addr, 0, ETH_ALEN);
3459 b43legacy_upload_card_macaddress(dev);
3460 spin_unlock_irqrestore(&wl->irq_lock, flags);
3461
3462 mutex_unlock(&wl->mutex);
3463}
3464
33a3dc93 3465static int b43legacy_op_start(struct ieee80211_hw *hw)
4150c572
JB		 3466{
3467 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3468 struct b43legacy_wldev *dev = wl->current_dev;
3469 int did_init = 0;
208eec88 3470 int err = 0;
8712f276 3471 bool do_rfkill_exit = 0;
4150c572 3472
4ad36d78
LF		 3473 /* First register RFkill.
3474 * LEDs that are registered later depend on it. */
3475 b43legacy_rfkill_init(dev);
3476
ada50731
SB		 3477 /* Kill all old instance specific information to make sure
3478 * the card won't use it in the short timeframe between start
3479 * and mac80211 reconfiguring it. */
3480 memset(wl->bssid, 0, ETH_ALEN);
3481 memset(wl->mac_addr, 0, ETH_ALEN);
3482 wl->filter_flags = 0;
2d1f96dd
LF		 3483 wl->beacon0_uploaded = 0;
3484 wl->beacon1_uploaded = 0;
3485 wl->beacon_templates_virgin = 1;
ada50731 3486
4150c572
JB		 3487 mutex_lock(&wl->mutex);
3488
75388acd
LF		 3489 if (b43legacy_status(dev) < B43legacy_STAT_INITIALIZED) {
3490 err = b43legacy_wireless_core_init(dev);
8712f276
MB		 3491 if (err) {
3492 do_rfkill_exit = 1;
75388acd 3493 goto out_mutex_unlock;
8712f276 3494 }
75388acd
LF		 3495 did_init = 1;
3496 }
4150c572 3497
75388acd
LF		 3498 if (b43legacy_status(dev) < B43legacy_STAT_STARTED) {
3499 err = b43legacy_wireless_core_start(dev);
3500 if (err) {
3501 if (did_init)
3502 b43legacy_wireless_core_exit(dev);
8712f276 3503 do_rfkill_exit = 1;
75388acd
LF		 3504 goto out_mutex_unlock;
3505 }
3506 }
3507
75388acd
LF		 3508out_mutex_unlock:
3509 mutex_unlock(&wl->mutex);
3510
8712f276
MB		 3511 if (do_rfkill_exit)
3512 b43legacy_rfkill_exit(dev);
3513
75388acd
LF		 3514 return err;
3515}
3516
33a3dc93 3517static void b43legacy_op_stop(struct ieee80211_hw *hw)
75388acd
LF		 3518{
3519 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
4150c572 3520 struct b43legacy_wldev *dev = wl->current_dev;
75388acd 3521
4ad36d78 3522 b43legacy_rfkill_exit(dev);
7858e07b 3523 cancel_work_sync(&(wl->beacon_update_trigger));
4ad36d78 3524
75388acd 3525 mutex_lock(&wl->mutex);
4150c572
JB		 3526 if (b43legacy_status(dev) >= B43legacy_STAT_STARTED)
3527 b43legacy_wireless_core_stop(dev);
3528 b43legacy_wireless_core_exit(dev);
75388acd
LF		 3529 mutex_unlock(&wl->mutex);
3530}
3531
a297170d 3532static int b43legacy_op_beacon_set_tim(struct ieee80211_hw *hw,
17741cdc 3533 struct ieee80211_sta *sta, bool set)
a297170d
SB		 3534{
3535 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3536 unsigned long flags;
3537
3538 spin_lock_irqsave(&wl->irq_lock, flags);
9d139c81 3539 b43legacy_update_templates(wl);
a297170d
SB		 3540 spin_unlock_irqrestore(&wl->irq_lock, flags);
3541
3542 return 0;
3543}
3544
75388acd 3545static const struct ieee80211_ops b43legacy_hw_ops = {
33a3dc93
SB		 3546 .tx = b43legacy_op_tx,
3547 .conf_tx = b43legacy_op_conf_tx,
3548 .add_interface = b43legacy_op_add_interface,
3549 .remove_interface = b43legacy_op_remove_interface,
3550 .config = b43legacy_op_dev_config,
7f3704e9 3551 .bss_info_changed = b43legacy_op_bss_info_changed,
33a3dc93
SB		 3552 .configure_filter = b43legacy_op_configure_filter,
3553 .get_stats = b43legacy_op_get_stats,
3554 .get_tx_stats = b43legacy_op_get_tx_stats,
3555 .start = b43legacy_op_start,
3556 .stop = b43legacy_op_stop,
a297170d 3557 .set_tim = b43legacy_op_beacon_set_tim,
75388acd
LF		 3558};
3559
3560/* Hard-reset the chip. Do not call this directly.
3561 * Use b43legacy_controller_restart()
3562 */
3563static void b43legacy_chip_reset(struct work_struct *work)
3564{
3565 struct b43legacy_wldev *dev =
3566 container_of(work, struct b43legacy_wldev, restart_work);
3567 struct b43legacy_wl *wl = dev->wl;
3568 int err = 0;
3569 int prev_status;
3570
3571 mutex_lock(&wl->mutex);
3572
3573 prev_status = b43legacy_status(dev);
3574 /* Bring the device down... */
3575 if (prev_status >= B43legacy_STAT_STARTED)
3576 b43legacy_wireless_core_stop(dev);
3577 if (prev_status >= B43legacy_STAT_INITIALIZED)
3578 b43legacy_wireless_core_exit(dev);
3579
3580 /* ...and up again. */
3581 if (prev_status >= B43legacy_STAT_INITIALIZED) {
3582 err = b43legacy_wireless_core_init(dev);
3583 if (err)
3584 goto out;
3585 }
3586 if (prev_status >= B43legacy_STAT_STARTED) {
3587 err = b43legacy_wireless_core_start(dev);
3588 if (err) {
3589 b43legacy_wireless_core_exit(dev);
3590 goto out;
3591 }
3592 }
3593out:
48e6c51b
MB		 3594 if (err)
3595 wl->current_dev = NULL; /* Failed to init the dev. */
75388acd
LF		 3596 mutex_unlock(&wl->mutex);
3597 if (err)
3598 b43legacyerr(wl, "Controller restart FAILED\n");
3599 else
3600 b43legacyinfo(wl, "Controller restarted\n");
3601}
3602
3603static int b43legacy_setup_modes(struct b43legacy_wldev *dev,
3604 int have_bphy,
3605 int have_gphy)
3606{
3607 struct ieee80211_hw *hw = dev->wl->hw;
75388acd 3608 struct b43legacy_phy *phy = &dev->phy;
75388acd
LF		 3609
3610 phy->possible_phymodes = 0;
8318d78a
JB		 3611 if (have_bphy) {
3612 hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
3613 &b43legacy_band_2GHz_BPHY;
3614 phy->possible_phymodes |= B43legacy_PHYMODE_B;
3615 }
3616
3617 if (have_gphy) {
3618 hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
3619 &b43legacy_band_2GHz_GPHY;
3620 phy->possible_phymodes |= B43legacy_PHYMODE_G;
75388acd
LF		 3621 }
3622
3623 return 0;
3624}
3625
3626static void b43legacy_wireless_core_detach(struct b43legacy_wldev *dev)
3627{
3628 /* We release firmware that late to not be required to re-request
3629 * is all the time when we reinit the core. */
3630 b43legacy_release_firmware(dev);
3631}
3632
3633static int b43legacy_wireless_core_attach(struct b43legacy_wldev *dev)
3634{
3635 struct b43legacy_wl *wl = dev->wl;
3636 struct ssb_bus *bus = dev->dev->bus;
3637 struct pci_dev *pdev = bus->host_pci;
3638 int err;
3639 int have_bphy = 0;
3640 int have_gphy = 0;
3641 u32 tmp;
3642
3643 /* Do NOT do any device initialization here.
3644 * Do it in wireless_core_init() instead.
3645 * This function is for gathering basic information about the HW, only.
3646 * Also some structs may be set up here. But most likely you want to
3647 * have that in core_init(), too.
3648 */
3649
3650 err = ssb_bus_powerup(bus, 0);
3651 if (err) {
3652 b43legacyerr(wl, "Bus powerup failed\n");
3653 goto out;
3654 }
3655 /* Get the PHY type. */
3656 if (dev->dev->id.revision >= 5) {
3657 u32 tmshigh;
3658
3659 tmshigh = ssb_read32(dev->dev, SSB_TMSHIGH);
3660 have_gphy = !!(tmshigh & B43legacy_TMSHIGH_GPHY);
3661 if (!have_gphy)
3662 have_bphy = 1;
3663 } else if (dev->dev->id.revision == 4)
3664 have_gphy = 1;
3665 else
3666 have_bphy = 1;
3667
75388acd
LF		 3668 dev->phy.gmode = (have_gphy || have_bphy);
3669 tmp = dev->phy.gmode ? B43legacy_TMSLOW_GMODE : 0;
3670 b43legacy_wireless_core_reset(dev, tmp);
3671
3672 err = b43legacy_phy_versioning(dev);
3673 if (err)
ba48f7bb 3674 goto err_powerdown;
75388acd
LF		 3675 /* Check if this device supports multiband. */
3676 if (!pdev ||
3677 (pdev->device != 0x4312 &&
3678 pdev->device != 0x4319 &&
3679 pdev->device != 0x4324)) {
3680 /* No multiband support. */
3681 have_bphy = 0;
3682 have_gphy = 0;
3683 switch (dev->phy.type) {
3684 case B43legacy_PHYTYPE_B:
3685 have_bphy = 1;
3686 break;
3687 case B43legacy_PHYTYPE_G:
3688 have_gphy = 1;
3689 break;
3690 default:
3691 B43legacy_BUG_ON(1);
3692 }
3693 }
3694 dev->phy.gmode = (have_gphy || have_bphy);
3695 tmp = dev->phy.gmode ? B43legacy_TMSLOW_GMODE : 0;
3696 b43legacy_wireless_core_reset(dev, tmp);
3697
3698 err = b43legacy_validate_chipaccess(dev);
3699 if (err)
ba48f7bb 3700 goto err_powerdown;
75388acd
LF		 3701 err = b43legacy_setup_modes(dev, have_bphy, have_gphy);
3702 if (err)
ba48f7bb 3703 goto err_powerdown;
75388acd
LF		 3704
3705 /* Now set some default "current_dev" */
3706 if (!wl->current_dev)
3707 wl->current_dev = dev;
3708 INIT_WORK(&dev->restart_work, b43legacy_chip_reset);
3709
93bb7f3a 3710 b43legacy_radio_turn_off(dev, 1);
75388acd
LF		 3711 b43legacy_switch_analog(dev, 0);
3712 ssb_device_disable(dev->dev, 0);
3713 ssb_bus_may_powerdown(bus);
3714
3715out:
3716 return err;
3717
75388acd
LF		 3718err_powerdown:
3719 ssb_bus_may_powerdown(bus);
3720 return err;
3721}
3722
3723static void b43legacy_one_core_detach(struct ssb_device *dev)
3724{
3725 struct b43legacy_wldev *wldev;
3726 struct b43legacy_wl *wl;
3727
48e6c51b
MB		 3728 /* Do not cancel ieee80211-workqueue based work here.
3729 * See comment in b43legacy_remove(). */
3730
75388acd
LF		 3731 wldev = ssb_get_drvdata(dev);
3732 wl = wldev->wl;
75388acd
LF		 3733 b43legacy_debugfs_remove_device(wldev);
3734 b43legacy_wireless_core_detach(wldev);
3735 list_del(&wldev->list);
3736 wl->nr_devs--;
3737 ssb_set_drvdata(dev, NULL);
3738 kfree(wldev);
3739}
3740
3741static int b43legacy_one_core_attach(struct ssb_device *dev,
3742 struct b43legacy_wl *wl)
3743{
3744 struct b43legacy_wldev *wldev;
3745 struct pci_dev *pdev;
3746 int err = -ENOMEM;
3747
3748 if (!list_empty(&wl->devlist)) {
3749 /* We are not the first core on this chip. */
3750 pdev = dev->bus->host_pci;
3751 /* Only special chips support more than one wireless
3752 * core, although some of the other chips have more than
3753 * one wireless core as well. Check for this and
3754 * bail out early.
3755 */
3756 if (!pdev ||
3757 ((pdev->device != 0x4321) &&
3758 (pdev->device != 0x4313) &&
3759 (pdev->device != 0x431A))) {
3760 b43legacydbg(wl, "Ignoring unconnected 802.11 core\n");
3761 return -ENODEV;
3762 }
3763 }
3764
3765 wldev = kzalloc(sizeof(*wldev), GFP_KERNEL);
3766 if (!wldev)
3767 goto out;
3768
3769 wldev->dev = dev;
3770 wldev->wl = wl;
3771 b43legacy_set_status(wldev, B43legacy_STAT_UNINIT);
3772 wldev->bad_frames_preempt = modparam_bad_frames_preempt;
3773 tasklet_init(&wldev->isr_tasklet,
3774 (void (*)(unsigned long))b43legacy_interrupt_tasklet,
3775 (unsigned long)wldev);
3776 if (modparam_pio)
3777 wldev->__using_pio = 1;
3778 INIT_LIST_HEAD(&wldev->list);
3779
3780 err = b43legacy_wireless_core_attach(wldev);
3781 if (err)
3782 goto err_kfree_wldev;
3783
3784 list_add(&wldev->list, &wl->devlist);
3785 wl->nr_devs++;
3786 ssb_set_drvdata(dev, wldev);
3787 b43legacy_debugfs_add_device(wldev);
3788out:
3789 return err;
3790
3791err_kfree_wldev:
3792 kfree(wldev);
3793 return err;
3794}
3795
3796static void b43legacy_sprom_fixup(struct ssb_bus *bus)
3797{
3798 /* boardflags workarounds */
3799 if (bus->boardinfo.vendor == PCI_VENDOR_ID_APPLE &&
3800 bus->boardinfo.type == 0x4E &&
3801 bus->boardinfo.rev > 0x40)
7797aa38 3802 bus->sprom.boardflags_lo |= B43legacy_BFL_PACTRL;
75388acd
LF		 3803}
3804
3805static void b43legacy_wireless_exit(struct ssb_device *dev,
3806 struct b43legacy_wl *wl)
3807{
3808 struct ieee80211_hw *hw = wl->hw;
3809
3810 ssb_set_devtypedata(dev, NULL);
3811 ieee80211_free_hw(hw);
3812}
3813
3814static int b43legacy_wireless_init(struct ssb_device *dev)
3815{
3816 struct ssb_sprom *sprom = &dev->bus->sprom;
3817 struct ieee80211_hw *hw;
3818 struct b43legacy_wl *wl;
3819 int err = -ENOMEM;
3820
3821 b43legacy_sprom_fixup(dev->bus);
3822
3823 hw = ieee80211_alloc_hw(sizeof(*wl), &b43legacy_hw_ops);
3824 if (!hw) {
3825 b43legacyerr(NULL, "Could not allocate ieee80211 device\n");
3826 goto out;
3827 }
3828
3829 /* fill hw info */
605a0bd6 3830 hw->flags = IEEE80211_HW_RX_INCLUDES_FCS |
566bfe5a
BR		 3831 IEEE80211_HW_SIGNAL_DBM |
3832 IEEE80211_HW_NOISE_DBM;
f59ac048
LR		 3833 hw->wiphy->interface_modes =
3834 BIT(NL80211_IFTYPE_AP) |
3835 BIT(NL80211_IFTYPE_STATION) |
3836 BIT(NL80211_IFTYPE_WDS) |
3837 BIT(NL80211_IFTYPE_ADHOC);
75388acd 3838 hw->queues = 1; /* FIXME: hardware has more queues */
e6a9854b 3839 hw->max_rates = 2;
75388acd 3840 SET_IEEE80211_DEV(hw, dev->dev);
7797aa38
LF		 3841 if (is_valid_ether_addr(sprom->et1mac))
3842 SET_IEEE80211_PERM_ADDR(hw, sprom->et1mac);
75388acd 3843 else
7797aa38 3844 SET_IEEE80211_PERM_ADDR(hw, sprom->il0mac);
75388acd
LF		 3845
3846 /* Get and initialize struct b43legacy_wl */
3847 wl = hw_to_b43legacy_wl(hw);
3848 memset(wl, 0, sizeof(*wl));
3849 wl->hw = hw;
3850 spin_lock_init(&wl->irq_lock);
3851 spin_lock_init(&wl->leds_lock);
3852 mutex_init(&wl->mutex);
3853 INIT_LIST_HEAD(&wl->devlist);
7858e07b 3854 INIT_WORK(&wl->beacon_update_trigger, b43legacy_beacon_update_trigger_work);
75388acd
LF		 3855
3856 ssb_set_devtypedata(dev, wl);
3857 b43legacyinfo(wl, "Broadcom %04X WLAN found\n", dev->bus->chip_id);
3858 err = 0;
3859out:
3860 return err;
3861}
3862
3863static int b43legacy_probe(struct ssb_device *dev,
3864 const struct ssb_device_id *id)
3865{
3866 struct b43legacy_wl *wl;
3867 int err;
3868 int first = 0;
3869
3870 wl = ssb_get_devtypedata(dev);
3871 if (!wl) {
3872 /* Probing the first core - setup common struct b43legacy_wl */
3873 first = 1;
3874 err = b43legacy_wireless_init(dev);
3875 if (err)
3876 goto out;
3877 wl = ssb_get_devtypedata(dev);
3878 B43legacy_WARN_ON(!wl);
3879 }
3880 err = b43legacy_one_core_attach(dev, wl);
3881 if (err)
3882 goto err_wireless_exit;
3883
3884 if (first) {
3885 err = ieee80211_register_hw(wl->hw);
3886 if (err)
3887 goto err_one_core_detach;
3888 }
3889
3890out:
3891 return err;
3892
3893err_one_core_detach:
3894 b43legacy_one_core_detach(dev);
3895err_wireless_exit:
3896 if (first)
3897 b43legacy_wireless_exit(dev, wl);
3898 return err;
3899}
3900
3901static void b43legacy_remove(struct ssb_device *dev)
3902{
3903 struct b43legacy_wl *wl = ssb_get_devtypedata(dev);
3904 struct b43legacy_wldev *wldev = ssb_get_drvdata(dev);
3905
48e6c51b
MB		 3906 /* We must cancel any work here before unregistering from ieee80211,
3907 * as the ieee80211 unreg will destroy the workqueue. */
3908 cancel_work_sync(&wldev->restart_work);
3909
75388acd
LF		 3910 B43legacy_WARN_ON(!wl);
3911 if (wl->current_dev == wldev)
3912 ieee80211_unregister_hw(wl->hw);
3913
3914 b43legacy_one_core_detach(dev);
3915
3916 if (list_empty(&wl->devlist))
3917 /* Last core on the chip unregistered.
3918 * We can destroy common struct b43legacy_wl.
3919 */
3920 b43legacy_wireless_exit(dev, wl);
3921}
3922
3923/* Perform a hardware reset. This can be called from any context. */
3924void b43legacy_controller_restart(struct b43legacy_wldev *dev,
3925 const char *reason)
3926{
3927 /* Must avoid requeueing, if we are in shutdown. */
3928 if (b43legacy_status(dev) < B43legacy_STAT_INITIALIZED)
3929 return;
3930 b43legacyinfo(dev->wl, "Controller RESET (%s) ...\n", reason);
3931 queue_work(dev->wl->hw->workqueue, &dev->restart_work);
3932}
3933
3934#ifdef CONFIG_PM
3935
3936static int b43legacy_suspend(struct ssb_device *dev, pm_message_t state)
3937{
3938 struct b43legacy_wldev *wldev = ssb_get_drvdata(dev);
3939 struct b43legacy_wl *wl = wldev->wl;
3940
3941 b43legacydbg(wl, "Suspending...\n");
3942
3943 mutex_lock(&wl->mutex);
3944 wldev->suspend_init_status = b43legacy_status(wldev);
3945 if (wldev->suspend_init_status >= B43legacy_STAT_STARTED)
3946 b43legacy_wireless_core_stop(wldev);
3947 if (wldev->suspend_init_status >= B43legacy_STAT_INITIALIZED)
3948 b43legacy_wireless_core_exit(wldev);
3949 mutex_unlock(&wl->mutex);
3950
3951 b43legacydbg(wl, "Device suspended.\n");
3952
3953 return 0;
3954}
3955
3956static int b43legacy_resume(struct ssb_device *dev)
3957{
3958 struct b43legacy_wldev *wldev = ssb_get_drvdata(dev);
3959 struct b43legacy_wl *wl = wldev->wl;
3960 int err = 0;
3961
3962 b43legacydbg(wl, "Resuming...\n");
3963
3964 mutex_lock(&wl->mutex);
3965 if (wldev->suspend_init_status >= B43legacy_STAT_INITIALIZED) {
3966 err = b43legacy_wireless_core_init(wldev);
3967 if (err) {
3968 b43legacyerr(wl, "Resume failed at core init\n");
3969 goto out;
3970 }
3971 }
3972 if (wldev->suspend_init_status >= B43legacy_STAT_STARTED) {
3973 err = b43legacy_wireless_core_start(wldev);
3974 if (err) {
3975 b43legacy_wireless_core_exit(wldev);
3976 b43legacyerr(wl, "Resume failed at core start\n");
3977 goto out;
3978 }
3979 }
75388acd
LF		 3980
3981 b43legacydbg(wl, "Device resumed.\n");
3982out:
4104863f 3983 mutex_unlock(&wl->mutex);
75388acd
LF		 3984 return err;
3985}
3986
3987#else /* CONFIG_PM */
3988# define b43legacy_suspend NULL
3989# define b43legacy_resume NULL
3990#endif /* CONFIG_PM */
3991
3992static struct ssb_driver b43legacy_ssb_driver = {
3993 .name = KBUILD_MODNAME,
3994 .id_table = b43legacy_ssb_tbl,
3995 .probe = b43legacy_probe,
3996 .remove = b43legacy_remove,
3997 .suspend = b43legacy_suspend,
3998 .resume = b43legacy_resume,
3999};
4000
6fff1c64
SB		 4001static void b43legacy_print_driverinfo(void)
4002{
4003 const char *feat_pci = "", *feat_leds = "", *feat_rfkill = "",
4004 *feat_pio = "", *feat_dma = "";
4005
4006#ifdef CONFIG_B43LEGACY_PCI_AUTOSELECT
4007 feat_pci = "P";
4008#endif
4009#ifdef CONFIG_B43LEGACY_LEDS
4010 feat_leds = "L";
4011#endif
4012#ifdef CONFIG_B43LEGACY_RFKILL
4013 feat_rfkill = "R";
4014#endif
4015#ifdef CONFIG_B43LEGACY_PIO
4016 feat_pio = "I";
4017#endif
4018#ifdef CONFIG_B43LEGACY_DMA
4019 feat_dma = "D";
4020#endif
c256e05b 4021 printk(KERN_INFO "Broadcom 43xx-legacy driver loaded "
6fff1c64
SB		 4022 "[ Features: %s%s%s%s%s, Firmware-ID: "
4023 B43legacy_SUPPORTED_FIRMWARE_ID " ]\n",
4024 feat_pci, feat_leds, feat_rfkill, feat_pio, feat_dma);
4025}
4026
75388acd
LF		 4027static int __init b43legacy_init(void)
4028{
4029 int err;
4030
4031 b43legacy_debugfs_init();
4032
4033 err = ssb_driver_register(&b43legacy_ssb_driver);
4034 if (err)
4035 goto err_dfs_exit;
4036
6fff1c64
SB		 4037 b43legacy_print_driverinfo();
4038
75388acd
LF		 4039 return err;
4040
4041err_dfs_exit:
4042 b43legacy_debugfs_exit();
4043 return err;
4044}
4045
4046static void __exit b43legacy_exit(void)
4047{
4048 ssb_driver_unregister(&b43legacy_ssb_driver);
4049 b43legacy_debugfs_exit();
4050}
4051
4052module_init(b43legacy_init)
4053module_exit(b43legacy_exit)
Linux kernel - Deliverables
This page took 0.51122 seconds and 5 git commands to generate.