mac80211: clean up rate control API
[deliverable/linux.git] / drivers / net / wireless / iwlwifi / iwl-3945.h
CommitLineData
b481de9c
ZY
1/******************************************************************************
2 *
eb7ae89c 3 * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved.
b481de9c
ZY
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of version 2 of the GNU General Public License as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program; if not, write to the Free Software Foundation, Inc.,
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
17 *
18 * The full GNU General Public License is included in this distribution in the
19 * file called LICENSE.
20 *
21 * Contact Information:
22 * James P. Ketrenos <ipw2100-admin@linux.intel.com>
23 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
24 *
25 *****************************************************************************/
fcd427bb
BC
26/*
27 * Please use this file (iwl-3945.h) for driver implementation definitions.
28 * Please use iwl-3945-commands.h for uCode API definitions.
29 * Please use iwl-3945-hw.h for hardware-related definitions.
30 */
b481de9c
ZY
31
32#ifndef __iwl_3945_h__
33#define __iwl_3945_h__
34
5d08cd1d
CH
35#include <linux/pci.h> /* for struct pci_device_id */
36#include <linux/kernel.h>
37#include <net/ieee80211_radiotap.h>
38
ebef2008
AK
39/*used for rfkill*/
40#include <linux/rfkill.h>
41#include <linux/input.h>
42
5d08cd1d 43/* Hardware specific file defines the PCI IDs table for that hardware module */
bb8c093b 44extern struct pci_device_id iwl3945_hw_card_ids[];
5d08cd1d
CH
45
46#define DRV_NAME "iwl3945"
6f83eaa1 47#include "iwl-csr.h"
5d08cd1d 48#include "iwl-prph.h"
6f83eaa1 49#include "iwl-3945-hw.h"
5d08cd1d 50#include "iwl-3945-debug.h"
ab53d8af 51#include "iwl-3945-led.h"
5d08cd1d 52
4bf775cd
TW
53/* Change firmware file name, using "-" and incrementing number,
54 * *only* when uCode interface or architecture changes so that it
55 * is not compatible with earlier drivers.
56 * This number will also appear in << 8 position of 1st dword of uCode file */
57#define IWL3945_UCODE_API "-1"
58
5d08cd1d
CH
59/* Default noise level to report when noise measurement is not available.
60 * This may be because we're:
61 * 1) Not associated (4965, no beacon statistics being sent to driver)
62 * 2) Scanning (noise measurement does not apply to associated channel)
63 * 3) Receiving CCK (3945 delivers noise info only for OFDM frames)
64 * Use default noise value of -127 ... this is below the range of measurable
65 * Rx dBm for either 3945 or 4965, so it can indicate "unmeasurable" to user.
66 * Also, -127 works better than 0 when averaging frames with/without
67 * noise info (e.g. averaging might be done in app); measured dBm values are
68 * always negative ... using a negative value as the default keeps all
69 * averages within an s8's (used in some apps) range of negative values. */
70#define IWL_NOISE_MEAS_NOT_AVAILABLE (-127)
71
72/* Module parameters accessible from iwl-*.c */
bb8c093b
CH
73extern int iwl3945_param_hwcrypto;
74extern int iwl3945_param_queues_num;
5d08cd1d 75
4b7679a5
JB
76struct iwl3945_sta_priv {
77 struct iwl3945_rs_sta *rs_sta;
78};
79
bb8c093b 80enum iwl3945_antenna {
5d08cd1d
CH
81 IWL_ANTENNA_DIVERSITY,
82 IWL_ANTENNA_MAIN,
83 IWL_ANTENNA_AUX
84};
85
86/*
87 * RTS threshold here is total size [2347] minus 4 FCS bytes
88 * Per spec:
89 * a value of 0 means RTS on all data/management packets
90 * a value > max MSDU size means no RTS
91 * else RTS for data/management frames where MPDU is larger
92 * than RTS value.
93 */
9ee1ba47 94#define IWL_RX_BUF_SIZE 3000U
5d08cd1d
CH
95#define DEFAULT_RTS_THRESHOLD 2347U
96#define MIN_RTS_THRESHOLD 0U
97#define MAX_RTS_THRESHOLD 2347U
98#define MAX_MSDU_SIZE 2304U
99#define MAX_MPDU_SIZE 2346U
100#define DEFAULT_BEACON_INTERVAL 100U
101#define DEFAULT_SHORT_RETRY_LIMIT 7U
102#define DEFAULT_LONG_RETRY_LIMIT 4U
103
bb8c093b 104struct iwl3945_rx_mem_buffer {
5d08cd1d
CH
105 dma_addr_t dma_addr;
106 struct sk_buff *skb;
107 struct list_head list;
108};
109
5d08cd1d
CH
110/*
111 * Generic queue structure
112 *
113 * Contains common data for Rx and Tx queues
114 */
bb8c093b 115struct iwl3945_queue {
5d08cd1d
CH
116 int n_bd; /* number of BDs in this queue */
117 int write_ptr; /* 1-st empty entry (index) host_w*/
118 int read_ptr; /* last used entry (index) host_r*/
119 dma_addr_t dma_addr; /* physical addr for BD's */
120 int n_window; /* safe queue window */
121 u32 id;
122 int low_mark; /* low watermark, resume queue if free
123 * space more than this */
124 int high_mark; /* high watermark, stop queue if free
125 * space less than this */
126} __attribute__ ((packed));
127
c54b679d
TW
128int iwl3945_queue_space(const struct iwl3945_queue *q);
129int iwl3945_x2_queue_used(const struct iwl3945_queue *q, int i);
130
5d08cd1d
CH
131#define MAX_NUM_OF_TBS (20)
132
bc47279f 133/* One for each TFD */
bb8c093b 134struct iwl3945_tx_info {
5d08cd1d
CH
135 struct sk_buff *skb[MAX_NUM_OF_TBS];
136};
137
138/**
bb8c093b 139 * struct iwl3945_tx_queue - Tx Queue for DMA
bc47279f
BC
140 * @q: generic Rx/Tx queue descriptor
141 * @bd: base of circular buffer of TFDs
142 * @cmd: array of command/Tx buffers
143 * @dma_addr_cmd: physical address of cmd/tx buffer array
144 * @txb: array of per-TFD driver data
145 * @need_update: indicates need to update read/write index
5d08cd1d 146 *
bc47279f
BC
147 * A Tx queue consists of circular buffer of BDs (a.k.a. TFDs, transmit frame
148 * descriptors) and required locking structures.
5d08cd1d 149 */
bb8c093b
CH
150struct iwl3945_tx_queue {
151 struct iwl3945_queue q;
152 struct iwl3945_tfd_frame *bd;
153 struct iwl3945_cmd *cmd;
5d08cd1d 154 dma_addr_t dma_addr_cmd;
bb8c093b 155 struct iwl3945_tx_info *txb;
5d08cd1d 156 int need_update;
5d08cd1d
CH
157 int active;
158};
159
160#define IWL_NUM_SCAN_RATES (2)
161
bb8c093b 162struct iwl3945_channel_tgd_info {
5d08cd1d
CH
163 u8 type;
164 s8 max_power;
165};
166
bb8c093b 167struct iwl3945_channel_tgh_info {
5d08cd1d
CH
168 s64 last_radar_time;
169};
170
171/* current Tx power values to use, one for each rate for each channel.
172 * requested power is limited by:
173 * -- regulatory EEPROM limits for this channel
174 * -- hardware capabilities (clip-powers)
175 * -- spectrum management
176 * -- user preference (e.g. iwconfig)
177 * when requested power is set, base power index must also be set. */
bb8c093b
CH
178struct iwl3945_channel_power_info {
179 struct iwl3945_tx_power tpc; /* actual radio and DSP gain settings */
5d08cd1d
CH
180 s8 power_table_index; /* actual (compenst'd) index into gain table */
181 s8 base_power_index; /* gain index for power at factory temp. */
182 s8 requested_power; /* power (dBm) requested for this chnl/rate */
183};
184
185/* current scan Tx power values to use, one for each scan rate for each
186 * channel. */
bb8c093b
CH
187struct iwl3945_scan_power_info {
188 struct iwl3945_tx_power tpc; /* actual radio and DSP gain settings */
5d08cd1d
CH
189 s8 power_table_index; /* actual (compenst'd) index into gain table */
190 s8 requested_power; /* scan pwr (dBm) requested for chnl/rate */
191};
192
5d08cd1d
CH
193/*
194 * One for each channel, holds all channel setup data
195 * Some of the fields (e.g. eeprom and flags/max_power_avg) are redundant
196 * with one another!
197 */
198#define IWL4965_MAX_RATE (33)
199
bb8c093b
CH
200struct iwl3945_channel_info {
201 struct iwl3945_channel_tgd_info tgd;
202 struct iwl3945_channel_tgh_info tgh;
203 struct iwl3945_eeprom_channel eeprom; /* EEPROM regulatory limit */
204 struct iwl3945_eeprom_channel fat_eeprom; /* EEPROM regulatory limit for
5d08cd1d
CH
205 * FAT channel */
206
207 u8 channel; /* channel number */
208 u8 flags; /* flags copied from EEPROM */
209 s8 max_power_avg; /* (dBm) regul. eeprom, normal Tx, any rate */
210 s8 curr_txpow; /* (dBm) regulatory/spectrum/user (not h/w) */
211 s8 min_power; /* always 0 */
212 s8 scan_power; /* (dBm) regul. eeprom, direct scans, any rate */
213
214 u8 group_index; /* 0-4, maps channel to group1/2/3/4/5 */
215 u8 band_index; /* 0-4, maps channel to band1/2/3/4/5 */
8318d78a 216 enum ieee80211_band band;
5d08cd1d
CH
217
218 /* Radio/DSP gain settings for each "normal" data Tx rate.
219 * These include, in addition to RF and DSP gain, a few fields for
220 * remembering/modifying gain settings (indexes). */
bb8c093b 221 struct iwl3945_channel_power_info power_info[IWL4965_MAX_RATE];
5d08cd1d
CH
222
223 /* Radio/DSP gain settings for each scan rate, for directed scans. */
bb8c093b 224 struct iwl3945_scan_power_info scan_pwr_info[IWL_NUM_SCAN_RATES];
5d08cd1d
CH
225};
226
bb8c093b 227struct iwl3945_clip_group {
5d08cd1d
CH
228 /* maximum power level to prevent clipping for each rate, derived by
229 * us from this band's saturation power in EEPROM */
230 const s8 clip_powers[IWL_MAX_RATES];
231};
232
233#include "iwl-3945-rs.h"
234
235#define IWL_TX_FIFO_AC0 0
236#define IWL_TX_FIFO_AC1 1
237#define IWL_TX_FIFO_AC2 2
238#define IWL_TX_FIFO_AC3 3
239#define IWL_TX_FIFO_HCCA_1 5
240#define IWL_TX_FIFO_HCCA_2 6
241#define IWL_TX_FIFO_NONE 7
242
243/* Minimum number of queues. MAX_NUM is defined in hw specific files */
244#define IWL_MIN_NUM_QUEUES 4
245
246/* Power management (not Tx power) structures */
247
bb8c093b
CH
248struct iwl3945_power_vec_entry {
249 struct iwl3945_powertable_cmd cmd;
5d08cd1d
CH
250 u8 no_dtim;
251};
252#define IWL_POWER_RANGE_0 (0)
253#define IWL_POWER_RANGE_1 (1)
254
255#define IWL_POWER_MODE_CAM 0x00 /* Continuously Aware Mode, always on */
256#define IWL_POWER_INDEX_3 0x03
257#define IWL_POWER_INDEX_5 0x05
258#define IWL_POWER_AC 0x06
259#define IWL_POWER_BATTERY 0x07
260#define IWL_POWER_LIMIT 0x07
261#define IWL_POWER_MASK 0x0F
262#define IWL_POWER_ENABLED 0x10
263#define IWL_POWER_LEVEL(x) ((x) & IWL_POWER_MASK)
264
bb8c093b 265struct iwl3945_power_mgr {
5d08cd1d 266 spinlock_t lock;
bb8c093b
CH
267 struct iwl3945_power_vec_entry pwr_range_0[IWL_POWER_AC];
268 struct iwl3945_power_vec_entry pwr_range_1[IWL_POWER_AC];
5d08cd1d
CH
269 u8 active_index;
270 u32 dtim_val;
271};
272
273#define IEEE80211_DATA_LEN 2304
274#define IEEE80211_4ADDR_LEN 30
275#define IEEE80211_HLEN (IEEE80211_4ADDR_LEN)
276#define IEEE80211_FRAME_LEN (IEEE80211_DATA_LEN + IEEE80211_HLEN)
277
bb8c093b 278struct iwl3945_frame {
5d08cd1d
CH
279 union {
280 struct ieee80211_hdr frame;
bb8c093b 281 struct iwl3945_tx_beacon_cmd beacon;
5d08cd1d
CH
282 u8 raw[IEEE80211_FRAME_LEN];
283 u8 cmd[360];
284 } u;
285 struct list_head list;
286};
287
288#define SEQ_TO_QUEUE(x) ((x >> 8) & 0xbf)
289#define QUEUE_TO_SEQ(x) ((x & 0xbf) << 8)
a0b484fe
JB
290#define SEQ_TO_INDEX(x) ((u8)(x & 0xff))
291#define INDEX_TO_SEQ(x) ((u8)(x & 0xff))
5d08cd1d
CH
292#define SEQ_HUGE_FRAME (0x4000)
293#define SEQ_RX_FRAME __constant_cpu_to_le16(0x8000)
294#define SEQ_TO_SN(seq) (((seq) & IEEE80211_SCTL_SEQ) >> 4)
295#define SN_TO_SEQ(ssn) (((ssn) << 4) & IEEE80211_SCTL_SEQ)
296#define MAX_SN ((IEEE80211_SCTL_SEQ) >> 4)
297
298enum {
299 /* CMD_SIZE_NORMAL = 0, */
300 CMD_SIZE_HUGE = (1 << 0),
301 /* CMD_SYNC = 0, */
302 CMD_ASYNC = (1 << 1),
303 /* CMD_NO_SKB = 0, */
304 CMD_WANT_SKB = (1 << 2),
305};
306
bb8c093b
CH
307struct iwl3945_cmd;
308struct iwl3945_priv;
5d08cd1d 309
bb8c093b
CH
310struct iwl3945_cmd_meta {
311 struct iwl3945_cmd_meta *source;
5d08cd1d
CH
312 union {
313 struct sk_buff *skb;
bb8c093b
CH
314 int (*callback)(struct iwl3945_priv *priv,
315 struct iwl3945_cmd *cmd, struct sk_buff *skb);
5d08cd1d
CH
316 } __attribute__ ((packed)) u;
317
318 /* The CMD_SIZE_HUGE flag bit indicates that the command
319 * structure is stored at the end of the shared queue memory. */
320 u32 flags;
321
322} __attribute__ ((packed));
323
bc47279f
BC
324/**
325 * struct iwl3945_cmd
326 *
327 * For allocation of the command and tx queues, this establishes the overall
328 * size of the largest command we send to uCode, except for a scan command
329 * (which is relatively huge; space is allocated separately).
330 */
bb8c093b
CH
331struct iwl3945_cmd {
332 struct iwl3945_cmd_meta meta;
333 struct iwl3945_cmd_header hdr;
5d08cd1d 334 union {
bb8c093b
CH
335 struct iwl3945_addsta_cmd addsta;
336 struct iwl3945_led_cmd led;
5d08cd1d
CH
337 u32 flags;
338 u8 val8;
339 u16 val16;
340 u32 val32;
bb8c093b
CH
341 struct iwl3945_bt_cmd bt;
342 struct iwl3945_rxon_time_cmd rxon_time;
343 struct iwl3945_powertable_cmd powertable;
344 struct iwl3945_qosparam_cmd qosparam;
345 struct iwl3945_tx_cmd tx;
346 struct iwl3945_tx_beacon_cmd tx_beacon;
347 struct iwl3945_rxon_assoc_cmd rxon_assoc;
5d08cd1d
CH
348 u8 *indirect;
349 u8 payload[360];
350 } __attribute__ ((packed)) cmd;
351} __attribute__ ((packed));
352
bb8c093b 353struct iwl3945_host_cmd {
5d08cd1d
CH
354 u8 id;
355 u16 len;
bb8c093b 356 struct iwl3945_cmd_meta meta;
5d08cd1d
CH
357 const void *data;
358};
359
bb8c093b
CH
360#define TFD_MAX_PAYLOAD_SIZE (sizeof(struct iwl3945_cmd) - \
361 sizeof(struct iwl3945_cmd_meta))
5d08cd1d
CH
362
363/*
364 * RX related structures and functions
365 */
366#define RX_FREE_BUFFERS 64
367#define RX_LOW_WATERMARK 8
368
369#define SUP_RATE_11A_MAX_NUM_CHANNELS 8
370#define SUP_RATE_11B_MAX_NUM_CHANNELS 4
371#define SUP_RATE_11G_MAX_NUM_CHANNELS 12
372
373/**
bb8c093b 374 * struct iwl3945_rx_queue - Rx queue
5d08cd1d
CH
375 * @processed: Internal index to last handled Rx packet
376 * @read: Shared index to newest available Rx buffer
377 * @write: Shared index to oldest written Rx packet
378 * @free_count: Number of pre-allocated buffers in rx_free
379 * @rx_free: list of free SKBs for use
380 * @rx_used: List of Rx buffers with no SKB
381 * @need_update: flag to indicate we need to update read/write index
382 *
bb8c093b 383 * NOTE: rx_free and rx_used are used as a FIFO for iwl3945_rx_mem_buffers
5d08cd1d 384 */
bb8c093b 385struct iwl3945_rx_queue {
5d08cd1d
CH
386 __le32 *bd;
387 dma_addr_t dma_addr;
bb8c093b
CH
388 struct iwl3945_rx_mem_buffer pool[RX_QUEUE_SIZE + RX_FREE_BUFFERS];
389 struct iwl3945_rx_mem_buffer *queue[RX_QUEUE_SIZE];
5d08cd1d
CH
390 u32 processed;
391 u32 read;
392 u32 write;
393 u32 free_count;
394 struct list_head rx_free;
395 struct list_head rx_used;
396 int need_update;
397 spinlock_t lock;
398};
399
400#define IWL_SUPPORTED_RATES_IE_LEN 8
401
402#define SCAN_INTERVAL 100
403
404#define MAX_A_CHANNELS 252
405#define MIN_A_CHANNELS 7
406
407#define MAX_B_CHANNELS 14
408#define MIN_B_CHANNELS 1
409
410#define STATUS_HCMD_ACTIVE 0 /* host command in progress */
e5472978
TW
411#define STATUS_HCMD_SYNC_ACTIVE 1 /* sync host command in progress */
412#define STATUS_INT_ENABLED 2
413#define STATUS_RF_KILL_HW 3
414#define STATUS_RF_KILL_SW 4
415#define STATUS_INIT 5
416#define STATUS_ALIVE 6
417#define STATUS_READY 7
418#define STATUS_TEMPERATURE 8
419#define STATUS_GEO_CONFIGURED 9
420#define STATUS_EXIT_PENDING 10
421#define STATUS_IN_SUSPEND 11
422#define STATUS_STATISTICS 12
423#define STATUS_SCANNING 13
424#define STATUS_SCAN_ABORTING 14
425#define STATUS_SCAN_HW 15
426#define STATUS_POWER_PMI 16
427#define STATUS_FW_ERROR 17
428#define STATUS_CONF_PENDING 18
5d08cd1d
CH
429
430#define MAX_TID_COUNT 9
431
432#define IWL_INVALID_RATE 0xFF
433#define IWL_INVALID_VALUE -1
434
bb8c093b 435struct iwl3945_tid_data {
5d08cd1d
CH
436 u16 seq_number;
437};
438
bb8c093b 439struct iwl3945_hw_key {
5d08cd1d
CH
440 enum ieee80211_key_alg alg;
441 int keylen;
442 u8 key[32];
443};
444
bb8c093b 445union iwl3945_ht_rate_supp {
5d08cd1d
CH
446 u16 rates;
447 struct {
448 u8 siso_rate;
449 u8 mimo_rate;
450 };
451};
452
bb8c093b 453union iwl3945_qos_capabity {
5d08cd1d
CH
454 struct {
455 u8 edca_count:4; /* bit 0-3 */
456 u8 q_ack:1; /* bit 4 */
457 u8 queue_request:1; /* bit 5 */
458 u8 txop_request:1; /* bit 6 */
459 u8 reserved:1; /* bit 7 */
460 } q_AP;
461 struct {
462 u8 acvo_APSD:1; /* bit 0 */
463 u8 acvi_APSD:1; /* bit 1 */
464 u8 ac_bk_APSD:1; /* bit 2 */
465 u8 ac_be_APSD:1; /* bit 3 */
466 u8 q_ack:1; /* bit 4 */
467 u8 max_len:2; /* bit 5-6 */
468 u8 more_data_ack:1; /* bit 7 */
469 } q_STA;
470 u8 val;
471};
472
473/* QoS structures */
bb8c093b 474struct iwl3945_qos_info {
5d08cd1d
CH
475 int qos_enable;
476 int qos_active;
bb8c093b
CH
477 union iwl3945_qos_capabity qos_cap;
478 struct iwl3945_qosparam_cmd def_qos_parm;
5d08cd1d 479};
5d08cd1d
CH
480
481#define STA_PS_STATUS_WAKE 0
482#define STA_PS_STATUS_SLEEP 1
483
bb8c093b
CH
484struct iwl3945_station_entry {
485 struct iwl3945_addsta_cmd sta;
486 struct iwl3945_tid_data tid[MAX_TID_COUNT];
5d08cd1d
CH
487 union {
488 struct {
489 u8 rate;
490 u8 flags;
491 } s;
492 u16 rate_n_flags;
493 } current_rate;
494 u8 used;
495 u8 ps_status;
bb8c093b 496 struct iwl3945_hw_key keyinfo;
5d08cd1d
CH
497};
498
499/* one for each uCode image (inst/data, boot/init/runtime) */
500struct fw_desc {
501 void *v_addr; /* access by driver */
502 dma_addr_t p_addr; /* access by card's busmaster DMA */
503 u32 len; /* bytes */
504};
505
506/* uCode file layout */
bb8c093b 507struct iwl3945_ucode {
5d08cd1d
CH
508 __le32 ver; /* major/minor/subminor */
509 __le32 inst_size; /* bytes of runtime instructions */
510 __le32 data_size; /* bytes of runtime data */
511 __le32 init_size; /* bytes of initialization instructions */
512 __le32 init_data_size; /* bytes of initialization data */
513 __le32 boot_size; /* bytes of bootstrap instructions */
514 u8 data[0]; /* data in same order as "size" elements */
515};
516
bb8c093b 517struct iwl3945_ibss_seq {
5d08cd1d
CH
518 u8 mac[ETH_ALEN];
519 u16 seq_num;
520 u16 frag_num;
521 unsigned long packet_time;
522 struct list_head list;
523};
524
bc47279f 525/**
12342c47 526 * struct iwl3945_driver_hw_info
bc47279f 527 * @max_txq_num: Max # Tx queues supported
bc47279f 528 * @tx_cmd_len: Size of Tx command (but not including frame itself)
3e82a822 529 * @tx_ant_num: Number of TX antennas
bc47279f 530 * @max_rxq_size: Max # Rx frames in Rx queue (must be power-of-2)
9ee1ba47
RR
531 * @rx_buf_size:
532 * @max_pkt_size:
bc47279f
BC
533 * @max_rxq_log: Log-base-2 of max_rxq_size
534 * @max_stations:
535 * @bcast_sta_id:
536 * @shared_virt: Pointer to driver/uCode shared Tx Byte Counts and Rx status
537 * @shared_phys: Physical Pointer to Tx Byte Counts and Rx status
538 */
bb8c093b 539struct iwl3945_driver_hw_info {
5d08cd1d 540 u16 max_txq_num;
5d08cd1d 541 u16 tx_cmd_len;
3e82a822 542 u16 tx_ant_num;
5d08cd1d 543 u16 max_rxq_size;
9ee1ba47
RR
544 u32 rx_buf_size;
545 u32 max_pkt_size;
5d08cd1d
CH
546 u16 max_rxq_log;
547 u8 max_stations;
548 u8 bcast_sta_id;
549 void *shared_virt;
550 dma_addr_t shared_phys;
551};
552
bb8c093b 553#define IWL_RX_HDR(x) ((struct iwl3945_rx_frame_hdr *)(\
5d08cd1d
CH
554 x->u.rx_frame.stats.payload + \
555 x->u.rx_frame.stats.phy_count))
bb8c093b 556#define IWL_RX_END(x) ((struct iwl3945_rx_frame_end *)(\
5d08cd1d
CH
557 IWL_RX_HDR(x)->payload + \
558 le16_to_cpu(IWL_RX_HDR(x)->len)))
559#define IWL_RX_STATS(x) (&x->u.rx_frame.stats)
560#define IWL_RX_DATA(x) (IWL_RX_HDR(x)->payload)
561
562
563/******************************************************************************
564 *
565 * Functions implemented in iwl-base.c which are forward declared here
566 * for use by iwl-*.c
567 *
568 *****************************************************************************/
bb8c093b
CH
569struct iwl3945_addsta_cmd;
570extern int iwl3945_send_add_station(struct iwl3945_priv *priv,
571 struct iwl3945_addsta_cmd *sta, u8 flags);
572extern u8 iwl3945_add_station(struct iwl3945_priv *priv, const u8 *bssid,
5d08cd1d 573 int is_ap, u8 flags);
bb8c093b
CH
574extern int iwl3945_power_init_handle(struct iwl3945_priv *priv);
575extern int iwl3945_eeprom_init(struct iwl3945_priv *priv);
bb8c093b
CH
576extern int iwl3945_rx_queue_alloc(struct iwl3945_priv *priv);
577extern void iwl3945_rx_queue_reset(struct iwl3945_priv *priv,
578 struct iwl3945_rx_queue *rxq);
579extern int iwl3945_calc_db_from_ratio(int sig_ratio);
580extern int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm);
581extern int iwl3945_tx_queue_init(struct iwl3945_priv *priv,
582 struct iwl3945_tx_queue *txq, int count, u32 id);
583extern void iwl3945_rx_replenish(void *data);
584extern void iwl3945_tx_queue_free(struct iwl3945_priv *priv, struct iwl3945_tx_queue *txq);
585extern int iwl3945_send_cmd_pdu(struct iwl3945_priv *priv, u8 id, u16 len,
5d08cd1d 586 const void *data);
bb8c093b
CH
587extern int __must_check iwl3945_send_cmd(struct iwl3945_priv *priv,
588 struct iwl3945_host_cmd *cmd);
589extern unsigned int iwl3945_fill_beacon_frame(struct iwl3945_priv *priv,
5d08cd1d
CH
590 struct ieee80211_hdr *hdr,
591 const u8 *dest, int left);
bb8c093b
CH
592extern int iwl3945_rx_queue_update_write_ptr(struct iwl3945_priv *priv,
593 struct iwl3945_rx_queue *q);
594extern int iwl3945_send_statistics_request(struct iwl3945_priv *priv);
595extern void iwl3945_set_decrypted_flag(struct iwl3945_priv *priv, struct sk_buff *skb,
5d08cd1d
CH
596 u32 decrypt_res,
597 struct ieee80211_rx_status *stats);
bb8c093b 598extern const u8 iwl3945_broadcast_addr[ETH_ALEN];
5d08cd1d
CH
599
600/*
601 * Currently used by iwl-3945-rs... look at restructuring so that it doesn't
602 * call this... todo... fix that.
603*/
bb8c093b 604extern u8 iwl3945_sync_station(struct iwl3945_priv *priv, int sta_id,
5d08cd1d
CH
605 u16 tx_rate, u8 flags);
606
607/******************************************************************************
608 *
609 * Functions implemented in iwl-[34]*.c which are forward declared here
610 * for use by iwl-base.c
611 *
612 * NOTE: The implementation of these functions are hardware specific
613 * which is why they are in the hardware specific files (vs. iwl-base.c)
614 *
615 * Naming convention --
bb8c093b
CH
616 * iwl3945_ <-- Its part of iwlwifi (should be changed to iwl3945_)
617 * iwl3945_hw_ <-- Hardware specific (implemented in iwl-XXXX.c by all HW)
5d08cd1d 618 * iwlXXXX_ <-- Hardware specific (implemented in iwl-XXXX.c for XXXX)
bb8c093b
CH
619 * iwl3945_bg_ <-- Called from work queue context
620 * iwl3945_mac_ <-- mac80211 callback
5d08cd1d
CH
621 *
622 ****************************************************************************/
bb8c093b
CH
623extern void iwl3945_hw_rx_handler_setup(struct iwl3945_priv *priv);
624extern void iwl3945_hw_setup_deferred_work(struct iwl3945_priv *priv);
625extern void iwl3945_hw_cancel_deferred_work(struct iwl3945_priv *priv);
626extern int iwl3945_hw_rxq_stop(struct iwl3945_priv *priv);
627extern int iwl3945_hw_set_hw_setting(struct iwl3945_priv *priv);
628extern int iwl3945_hw_nic_init(struct iwl3945_priv *priv);
629extern int iwl3945_hw_nic_stop_master(struct iwl3945_priv *priv);
630extern void iwl3945_hw_txq_ctx_free(struct iwl3945_priv *priv);
631extern void iwl3945_hw_txq_ctx_stop(struct iwl3945_priv *priv);
632extern int iwl3945_hw_nic_reset(struct iwl3945_priv *priv);
633extern int iwl3945_hw_txq_attach_buf_to_tfd(struct iwl3945_priv *priv, void *tfd,
5d08cd1d 634 dma_addr_t addr, u16 len);
bb8c093b
CH
635extern int iwl3945_hw_txq_free_tfd(struct iwl3945_priv *priv, struct iwl3945_tx_queue *txq);
636extern int iwl3945_hw_get_temperature(struct iwl3945_priv *priv);
637extern int iwl3945_hw_tx_queue_init(struct iwl3945_priv *priv,
638 struct iwl3945_tx_queue *txq);
639extern unsigned int iwl3945_hw_get_beacon_cmd(struct iwl3945_priv *priv,
640 struct iwl3945_frame *frame, u8 rate);
641extern int iwl3945_hw_get_rx_read(struct iwl3945_priv *priv);
642extern void iwl3945_hw_build_tx_cmd_rate(struct iwl3945_priv *priv,
643 struct iwl3945_cmd *cmd,
e039fa4a 644 struct ieee80211_tx_info *info,
5d08cd1d
CH
645 struct ieee80211_hdr *hdr,
646 int sta_id, int tx_id);
bb8c093b
CH
647extern int iwl3945_hw_reg_send_txpower(struct iwl3945_priv *priv);
648extern int iwl3945_hw_reg_set_txpower(struct iwl3945_priv *priv, s8 power);
649extern void iwl3945_hw_rx_statistics(struct iwl3945_priv *priv,
650 struct iwl3945_rx_mem_buffer *rxb);
651extern void iwl3945_disable_events(struct iwl3945_priv *priv);
652extern int iwl4965_get_temperature(const struct iwl3945_priv *priv);
5d08cd1d
CH
653
654/**
bb8c093b 655 * iwl3945_hw_find_station - Find station id for a given BSSID
5d08cd1d
CH
656 * @bssid: MAC address of station ID to find
657 *
658 * NOTE: This should not be hardware specific but the code has
659 * not yet been merged into a single common layer for managing the
660 * station tables.
661 */
bb8c093b 662extern u8 iwl3945_hw_find_station(struct iwl3945_priv *priv, const u8 *bssid);
5d08cd1d 663
bb8c093b 664extern int iwl3945_hw_channel_switch(struct iwl3945_priv *priv, u16 channel);
5d08cd1d 665
b481de9c
ZY
666/*
667 * Forward declare iwl-3945.c functions for iwl-base.c
668 */
bb8c093b
CH
669extern __le32 iwl3945_get_antenna_flags(const struct iwl3945_priv *priv);
670extern int iwl3945_init_hw_rate_table(struct iwl3945_priv *priv);
671extern void iwl3945_reg_txpower_periodic(struct iwl3945_priv *priv);
672extern int iwl3945_txpower_set_from_eeprom(struct iwl3945_priv *priv);
673extern u8 iwl3945_sync_sta(struct iwl3945_priv *priv, int sta_id,
b481de9c 674 u16 tx_rate, u8 flags);
5d08cd1d
CH
675
676
c8b0e6e1 677#ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
5d08cd1d
CH
678
679enum {
680 MEASUREMENT_READY = (1 << 0),
681 MEASUREMENT_ACTIVE = (1 << 1),
682};
683
684#endif
685
80fcc9e2 686#ifdef CONFIG_IWL3945_RFKILL
ebef2008
AK
687struct iwl3945_priv;
688
ebef2008
AK
689void iwl3945_rfkill_set_hw_state(struct iwl3945_priv *priv);
690void iwl3945_rfkill_unregister(struct iwl3945_priv *priv);
691int iwl3945_rfkill_init(struct iwl3945_priv *priv);
692#else
693static inline void iwl3945_rfkill_set_hw_state(struct iwl3945_priv *priv) {}
694static inline void iwl3945_rfkill_unregister(struct iwl3945_priv *priv) {}
695static inline int iwl3945_rfkill_init(struct iwl3945_priv *priv) { return 0; }
696#endif
697
dfe7d458
RR
698#define IWL_MAX_NUM_QUEUES IWL39_MAX_NUM_QUEUES
699
bb8c093b 700struct iwl3945_priv {
5d08cd1d
CH
701
702 /* ieee device used by generic ieee processing code */
703 struct ieee80211_hw *hw;
704 struct ieee80211_channel *ieee_channels;
705 struct ieee80211_rate *ieee_rates;
82b9a121 706 struct iwl_3945_cfg *cfg; /* device configuration */
5d08cd1d
CH
707
708 /* temporary frame storage list */
709 struct list_head free_frames;
710 int frames_count;
711
8318d78a 712 enum ieee80211_band band;
5d08cd1d
CH
713 int alloc_rxb_skb;
714
bb8c093b
CH
715 void (*rx_handlers[REPLY_MAX])(struct iwl3945_priv *priv,
716 struct iwl3945_rx_mem_buffer *rxb);
5d08cd1d 717
8318d78a 718 struct ieee80211_supported_band bands[IEEE80211_NUM_BANDS];
5d08cd1d 719
c8b0e6e1 720#ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
5d08cd1d 721 /* spectrum measurement report caching */
bb8c093b 722 struct iwl3945_spectrum_notification measure_report;
5d08cd1d
CH
723 u8 measurement_status;
724#endif
725 /* ucode beacon time */
726 u32 ucode_beacon_time;
727
bb8c093b 728 /* we allocate array of iwl3945_channel_info for NIC's valid channels.
5d08cd1d 729 * Access via channel # using indirect index array */
bb8c093b 730 struct iwl3945_channel_info *channel_info; /* channel info array */
5d08cd1d
CH
731 u8 channel_count; /* # of channels */
732
733 /* each calibration channel group in the EEPROM has a derived
734 * clip setting for each rate. */
bb8c093b 735 const struct iwl3945_clip_group clip_groups[5];
5d08cd1d
CH
736
737 /* thermal calibration */
738 s32 temperature; /* degrees Kelvin */
739 s32 last_temperature;
740
741 /* Scan related variables */
742 unsigned long last_scan_jiffies;
7878a5a4 743 unsigned long next_scan_jiffies;
5d08cd1d
CH
744 unsigned long scan_start;
745 unsigned long scan_pass_start;
746 unsigned long scan_start_tsf;
747 int scan_bands;
748 int one_direct_scan;
749 u8 direct_ssid_len;
750 u8 direct_ssid[IW_ESSID_MAX_SIZE];
bb8c093b 751 struct iwl3945_scan_cmd *scan;
5d08cd1d
CH
752
753 /* spinlock */
754 spinlock_t lock; /* protect general shared data */
755 spinlock_t hcmd_lock; /* protect hcmd */
756 struct mutex mutex;
757
758 /* basic pci-network driver stuff */
759 struct pci_dev *pci_dev;
760
761 /* pci hardware address support */
762 void __iomem *hw_base;
763
764 /* uCode images, save to reload in case of failure */
765 struct fw_desc ucode_code; /* runtime inst */
766 struct fw_desc ucode_data; /* runtime data original */
767 struct fw_desc ucode_data_backup; /* runtime data save/restore */
768 struct fw_desc ucode_init; /* initialization inst */
769 struct fw_desc ucode_init_data; /* initialization data */
770 struct fw_desc ucode_boot; /* bootstrap inst */
771
772
bb8c093b 773 struct iwl3945_rxon_time_cmd rxon_timing;
5d08cd1d
CH
774
775 /* We declare this const so it can only be
776 * changed via explicit cast within the
777 * routines that actually update the physical
778 * hardware */
bb8c093b
CH
779 const struct iwl3945_rxon_cmd active_rxon;
780 struct iwl3945_rxon_cmd staging_rxon;
5d08cd1d
CH
781
782 int error_recovering;
bb8c093b 783 struct iwl3945_rxon_cmd recovery_rxon;
5d08cd1d
CH
784
785 /* 1st responses from initialize and runtime uCode images.
786 * 4965's initialize alive response contains some calibration data. */
bb8c093b
CH
787 struct iwl3945_init_alive_resp card_alive_init;
788 struct iwl3945_alive_resp card_alive;
5d08cd1d 789
80fcc9e2
AG
790#ifdef CONFIG_IWL3945_RFKILL
791 struct rfkill *rfkill;
ebef2008
AK
792#endif
793
93af2614 794#ifdef CONFIG_IWL3945_LEDS
ab53d8af
MA
795 struct iwl3945_led led[IWL_LED_TRG_MAX];
796 unsigned long last_blink_time;
797 u8 last_blink_rate;
798 u8 allow_blinking;
799 unsigned int rxtxpackets;
9a9ad0cd 800 u64 led_tpt;
5d08cd1d
CH
801#endif
802
ab53d8af 803
5d08cd1d
CH
804 u16 active_rate;
805 u16 active_rate_basic;
806
807 u8 call_post_assoc_from_beacon;
5d08cd1d
CH
808 /* Rate scaling data */
809 s8 data_retry_limit;
810 u8 retry_rate;
811
812 wait_queue_head_t wait_command_queue;
813
814 int activity_timer_active;
815
816 /* Rx and Tx DMA processing queues */
bb8c093b
CH
817 struct iwl3945_rx_queue rxq;
818 struct iwl3945_tx_queue txq[IWL_MAX_NUM_QUEUES];
5d08cd1d
CH
819
820 unsigned long status;
5d08cd1d
CH
821
822 int last_rx_rssi; /* From Rx packet statisitics */
823 int last_rx_noise; /* From beacon statistics */
824
bb8c093b 825 struct iwl3945_power_mgr power_data;
5d08cd1d 826
bb8c093b 827 struct iwl3945_notif_statistics statistics;
5d08cd1d
CH
828 unsigned long last_statistics_time;
829
830 /* context information */
831 u8 essid[IW_ESSID_MAX_SIZE];
832 u8 essid_len;
833 u16 rates_mask;
834
835 u32 power_mode;
836 u32 antenna;
837 u8 bssid[ETH_ALEN];
838 u16 rts_threshold;
839 u8 mac_addr[ETH_ALEN];
840
841 /*station table variables */
842 spinlock_t sta_lock;
843 int num_stations;
bb8c093b 844 struct iwl3945_station_entry stations[IWL_STATION_COUNT];
5d08cd1d
CH
845
846 /* Indication if ieee80211_ops->open has been called */
69dc5d9d 847 u8 is_open;
5d08cd1d
CH
848
849 u8 mac80211_registered;
5d08cd1d 850
5d08cd1d
CH
851 /* Rx'd packet timing information */
852 u32 last_beacon_time;
853 u64 last_tsf;
854
5d08cd1d 855 /* eeprom */
bb8c093b 856 struct iwl3945_eeprom eeprom;
5d08cd1d 857
05c914fe 858 enum nl80211_iftype iw_mode;
5d08cd1d
CH
859
860 struct sk_buff *ibss_beacon;
861
862 /* Last Rx'd beacon timestamp */
863 u32 timestamp0;
864 u32 timestamp1;
865 u16 beacon_int;
bb8c093b 866 struct iwl3945_driver_hw_info hw_setting;
32bfd35d 867 struct ieee80211_vif *vif;
5d08cd1d
CH
868
869 /* Current association information needed to configure the
870 * hardware */
871 u16 assoc_id;
872 u16 assoc_capability;
873 u8 ps_mode;
874
bb8c093b 875 struct iwl3945_qos_info qos_data;
5d08cd1d
CH
876
877 struct workqueue_struct *workqueue;
878
879 struct work_struct up;
880 struct work_struct restart;
881 struct work_struct calibrated_work;
882 struct work_struct scan_completed;
883 struct work_struct rx_replenish;
884 struct work_struct rf_kill;
885 struct work_struct abort_scan;
886 struct work_struct update_link_led;
887 struct work_struct auth_work;
888 struct work_struct report_work;
889 struct work_struct request_scan;
890 struct work_struct beacon_update;
5ec03976 891 struct work_struct set_monitor;
5d08cd1d
CH
892
893 struct tasklet_struct irq_tasklet;
894
895 struct delayed_work init_alive_start;
896 struct delayed_work alive_start;
897 struct delayed_work activity_timer;
898 struct delayed_work thermal_periodic;
899 struct delayed_work gather_stats;
900 struct delayed_work scan_check;
5d08cd1d
CH
901
902#define IWL_DEFAULT_TX_POWER 0x0F
903 s8 user_txpower_limit;
904 s8 max_channel_txpower_limit;
905
906#ifdef CONFIG_PM
907 u32 pm_state[16];
908#endif
909
c8b0e6e1 910#ifdef CONFIG_IWL3945_DEBUG
5d08cd1d
CH
911 /* debugging info */
912 u32 framecnt_to_us;
913 atomic_t restrict_refcnt;
914#endif
bb8c093b 915}; /*iwl3945_priv */
5d08cd1d 916
bb8c093b 917static inline int iwl3945_is_associated(struct iwl3945_priv *priv)
5d08cd1d
CH
918{
919 return (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) ? 1 : 0;
920}
921
bb8c093b 922static inline int is_channel_valid(const struct iwl3945_channel_info *ch_info)
5d08cd1d
CH
923{
924 if (ch_info == NULL)
925 return 0;
926 return (ch_info->flags & EEPROM_CHANNEL_VALID) ? 1 : 0;
927}
928
bb8c093b 929static inline int is_channel_radar(const struct iwl3945_channel_info *ch_info)
5d08cd1d
CH
930{
931 return (ch_info->flags & EEPROM_CHANNEL_RADAR) ? 1 : 0;
932}
933
bb8c093b 934static inline u8 is_channel_a_band(const struct iwl3945_channel_info *ch_info)
5d08cd1d 935{
8318d78a 936 return ch_info->band == IEEE80211_BAND_5GHZ;
5d08cd1d
CH
937}
938
bb8c093b 939static inline u8 is_channel_bg_band(const struct iwl3945_channel_info *ch_info)
5d08cd1d 940{
8318d78a 941 return ch_info->band == IEEE80211_BAND_2GHZ;
5d08cd1d
CH
942}
943
bb8c093b 944static inline int is_channel_passive(const struct iwl3945_channel_info *ch)
5d08cd1d
CH
945{
946 return (!(ch->flags & EEPROM_CHANNEL_ACTIVE)) ? 1 : 0;
947}
948
bb8c093b 949static inline int is_channel_ibss(const struct iwl3945_channel_info *ch)
5d08cd1d
CH
950{
951 return ((ch->flags & EEPROM_CHANNEL_IBSS)) ? 1 : 0;
952}
953
bb8c093b 954extern const struct iwl3945_channel_info *iwl3945_get_channel_info(
8318d78a 955 const struct iwl3945_priv *priv, enum ieee80211_band band, u16 channel);
5d08cd1d 956
bb8c093b 957/* Requires full declaration of iwl3945_priv before including */
5d08cd1d
CH
958#include "iwl-3945-io.h"
959
b481de9c 960#endif
This page took 0.292297 seconds and 5 git commands to generate.