Commit | Line | Data |
---|---|---|
557848c3 ZY |
1 | #ifndef DRIVERS_PCI_H |
2 | #define DRIVERS_PCI_H | |
3 | ||
4 | #define PCI_CFG_SPACE_SIZE 256 | |
5 | #define PCI_CFG_SPACE_EXP_SIZE 4096 | |
6 | ||
fff905f3 WY |
7 | #define PCI_FIND_CAP_TTL 48 |
8 | ||
343e51ae JK |
9 | extern const unsigned char pcie_link_speed[]; |
10 | ||
7a1562d4 YL |
11 | bool pcie_cap_has_lnkctl(const struct pci_dev *dev); |
12 | ||
1da177e4 LT |
13 | /* Functions internal to the PCI core code */ |
14 | ||
f39d5b72 BH |
15 | int pci_create_sysfs_dev_files(struct pci_dev *pdev); |
16 | void pci_remove_sysfs_dev_files(struct pci_dev *pdev); | |
6058989b | 17 | #if !defined(CONFIG_DMI) && !defined(CONFIG_ACPI) |
911e1c9b | 18 | static inline void pci_create_firmware_label_files(struct pci_dev *pdev) |
b879743f | 19 | { return; } |
911e1c9b | 20 | static inline void pci_remove_firmware_label_files(struct pci_dev *pdev) |
b879743f | 21 | { return; } |
911e1c9b | 22 | #else |
f39d5b72 BH |
23 | void pci_create_firmware_label_files(struct pci_dev *pdev); |
24 | void pci_remove_firmware_label_files(struct pci_dev *pdev); | |
911e1c9b | 25 | #endif |
f39d5b72 | 26 | void pci_cleanup_rom(struct pci_dev *dev); |
9eff02e2 | 27 | #ifdef HAVE_PCI_MMAP |
3b519e4e MW |
28 | enum pci_mmap_api { |
29 | PCI_MMAP_SYSFS, /* mmap on /sys/bus/pci/devices/<BDF>/resource<N> */ | |
30 | PCI_MMAP_PROCFS /* mmap on /proc/bus/pci/<BDF> */ | |
31 | }; | |
f39d5b72 BH |
32 | int pci_mmap_fits(struct pci_dev *pdev, int resno, struct vm_area_struct *vmai, |
33 | enum pci_mmap_api mmap_api); | |
9eff02e2 | 34 | #endif |
711d5779 | 35 | int pci_probe_reset_function(struct pci_dev *dev); |
ce5ccdef | 36 | |
961d9120 | 37 | /** |
b33bfdef | 38 | * struct pci_platform_pm_ops - Firmware PM callbacks |
961d9120 | 39 | * |
b33bfdef RD |
40 | * @is_manageable: returns 'true' if given device is power manageable by the |
41 | * platform firmware | |
961d9120 | 42 | * |
b33bfdef | 43 | * @set_state: invokes the platform firmware to set the device's power state |
961d9120 | 44 | * |
b33bfdef RD |
45 | * @choose_state: returns PCI power state of given device preferred by the |
46 | * platform; to be used during system-wide transitions from a | |
47 | * sleeping state to the working state and vice versa | |
961d9120 | 48 | * |
b33bfdef | 49 | * @sleep_wake: enables/disables the system wake up capability of given device |
eb9d0fe4 | 50 | * |
b67ea761 RW |
51 | * @run_wake: enables/disables the platform to generate run-time wake-up events |
52 | * for given device (the device's wake-up capability has to be | |
53 | * enabled by @sleep_wake for this feature to work) | |
54 | * | |
bac2a909 RW |
55 | * @need_resume: returns 'true' if the given device (which is currently |
56 | * suspended) needs to be resumed to be configured for system | |
57 | * wakeup. | |
58 | * | |
961d9120 RW |
59 | * If given platform is generally capable of power managing PCI devices, all of |
60 | * these callbacks are mandatory. | |
61 | */ | |
62 | struct pci_platform_pm_ops { | |
63 | bool (*is_manageable)(struct pci_dev *dev); | |
64 | int (*set_state)(struct pci_dev *dev, pci_power_t state); | |
65 | pci_power_t (*choose_state)(struct pci_dev *dev); | |
eb9d0fe4 | 66 | int (*sleep_wake)(struct pci_dev *dev, bool enable); |
b67ea761 | 67 | int (*run_wake)(struct pci_dev *dev, bool enable); |
bac2a909 | 68 | bool (*need_resume)(struct pci_dev *dev); |
961d9120 RW |
69 | }; |
70 | ||
299f2ffe | 71 | int pci_set_platform_pm(const struct pci_platform_pm_ops *ops); |
f39d5b72 BH |
72 | void pci_update_current_state(struct pci_dev *dev, pci_power_t state); |
73 | void pci_power_up(struct pci_dev *dev); | |
74 | void pci_disable_enabled_device(struct pci_dev *dev); | |
75 | int pci_finish_runtime_suspend(struct pci_dev *dev); | |
76 | int __pci_pme_wakeup(struct pci_dev *dev, void *ign); | |
bac2a909 | 77 | bool pci_dev_keep_suspended(struct pci_dev *dev); |
2cef548a | 78 | void pci_dev_complete_resume(struct pci_dev *pci_dev); |
f39d5b72 BH |
79 | void pci_config_pm_runtime_get(struct pci_dev *dev); |
80 | void pci_config_pm_runtime_put(struct pci_dev *dev); | |
81 | void pci_pm_init(struct pci_dev *dev); | |
938174e5 | 82 | void pci_ea_init(struct pci_dev *dev); |
f39d5b72 | 83 | void pci_allocate_cap_save_buffers(struct pci_dev *dev); |
f796841e | 84 | void pci_free_cap_save_buffers(struct pci_dev *dev); |
aa8c6c93 | 85 | |
b6e335ae RW |
86 | static inline void pci_wakeup_event(struct pci_dev *dev) |
87 | { | |
88 | /* Wait 100 ms before the system can be put into a sleep state. */ | |
89 | pm_wakeup_event(&dev->dev, 100); | |
90 | } | |
91 | ||
326c1cda | 92 | static inline bool pci_has_subordinate(struct pci_dev *pci_dev) |
aa8c6c93 RW |
93 | { |
94 | return !!(pci_dev->subordinate); | |
95 | } | |
0f64474b | 96 | |
94e61088 | 97 | struct pci_vpd_ops { |
287d19ce SH |
98 | ssize_t (*read)(struct pci_dev *dev, loff_t pos, size_t count, void *buf); |
99 | ssize_t (*write)(struct pci_dev *dev, loff_t pos, size_t count, const void *buf); | |
94e61088 BH |
100 | void (*release)(struct pci_dev *dev); |
101 | }; | |
102 | ||
103 | struct pci_vpd { | |
99cb233d | 104 | unsigned int len; |
287d19ce | 105 | const struct pci_vpd_ops *ops; |
94e61088 BH |
106 | struct bin_attribute *attr; /* descriptor for sysfs VPD entry */ |
107 | }; | |
108 | ||
f39d5b72 | 109 | int pci_vpd_pci22_init(struct pci_dev *dev); |
94e61088 BH |
110 | static inline void pci_vpd_release(struct pci_dev *dev) |
111 | { | |
112 | if (dev->vpd) | |
113 | dev->vpd->ops->release(dev); | |
114 | } | |
115 | ||
1da177e4 LT |
116 | /* PCI /proc functions */ |
117 | #ifdef CONFIG_PROC_FS | |
f39d5b72 BH |
118 | int pci_proc_attach_device(struct pci_dev *dev); |
119 | int pci_proc_detach_device(struct pci_dev *dev); | |
120 | int pci_proc_detach_bus(struct pci_bus *bus); | |
1da177e4 LT |
121 | #else |
122 | static inline int pci_proc_attach_device(struct pci_dev *dev) { return 0; } | |
123 | static inline int pci_proc_detach_device(struct pci_dev *dev) { return 0; } | |
1da177e4 LT |
124 | static inline int pci_proc_detach_bus(struct pci_bus *bus) { return 0; } |
125 | #endif | |
126 | ||
127 | /* Functions for PCI Hotplug drivers to use */ | |
a8e4b9c1 | 128 | int pci_hp_add_bridge(struct pci_dev *dev); |
1da177e4 | 129 | |
f19aeb1f | 130 | #ifdef HAVE_PCI_LEGACY |
f39d5b72 BH |
131 | void pci_create_legacy_files(struct pci_bus *bus); |
132 | void pci_remove_legacy_files(struct pci_bus *bus); | |
f19aeb1f BH |
133 | #else |
134 | static inline void pci_create_legacy_files(struct pci_bus *bus) { return; } | |
135 | static inline void pci_remove_legacy_files(struct pci_bus *bus) { return; } | |
136 | #endif | |
1da177e4 LT |
137 | |
138 | /* Lock for read/write access to pci device and bus lists */ | |
d71374da | 139 | extern struct rw_semaphore pci_bus_sem; |
1da177e4 | 140 | |
a2e27787 JK |
141 | extern raw_spinlock_t pci_lock; |
142 | ||
ffadcc2f | 143 | extern unsigned int pci_pm_d3_delay; |
88187dfa | 144 | |
4b47b0ee | 145 | #ifdef CONFIG_PCI_MSI |
309e57df | 146 | void pci_no_msi(void); |
4b47b0ee | 147 | #else |
309e57df | 148 | static inline void pci_no_msi(void) { } |
4b47b0ee | 149 | #endif |
8fed4b65 | 150 | |
6a25f5e3 MT |
151 | static inline void pci_msi_set_enable(struct pci_dev *dev, int enable) |
152 | { | |
153 | u16 control; | |
154 | ||
155 | pci_read_config_word(dev, dev->msi_cap + PCI_MSI_FLAGS, &control); | |
156 | control &= ~PCI_MSI_FLAGS_ENABLE; | |
157 | if (enable) | |
158 | control |= PCI_MSI_FLAGS_ENABLE; | |
159 | pci_write_config_word(dev, dev->msi_cap + PCI_MSI_FLAGS, control); | |
160 | } | |
161 | ||
162 | static inline void pci_msix_clear_and_set_ctrl(struct pci_dev *dev, u16 clear, u16 set) | |
163 | { | |
164 | u16 ctrl; | |
165 | ||
166 | pci_read_config_word(dev, dev->msix_cap + PCI_MSIX_FLAGS, &ctrl); | |
167 | ctrl &= ~clear; | |
168 | ctrl |= set; | |
169 | pci_write_config_word(dev, dev->msix_cap + PCI_MSIX_FLAGS, ctrl); | |
170 | } | |
171 | ||
b55438fd | 172 | void pci_realloc_get_opt(char *); |
f483d392 | 173 | |
ffadcc2f KCA |
174 | static inline int pci_no_d1d2(struct pci_dev *dev) |
175 | { | |
176 | unsigned int parent_dstates = 0; | |
4b47b0ee | 177 | |
ffadcc2f KCA |
178 | if (dev->bus->self) |
179 | parent_dstates = dev->bus->self->no_d1d2; | |
180 | return (dev->no_d1d2 || parent_dstates); | |
181 | ||
182 | } | |
5136b2da | 183 | extern const struct attribute_group *pci_dev_groups[]; |
56039e65 | 184 | extern const struct attribute_group *pcibus_groups[]; |
4e15c46b | 185 | extern struct device_type pci_dev_type; |
0f49ba55 | 186 | extern const struct attribute_group *pci_bus_groups[]; |
705b1aaa | 187 | |
1da177e4 LT |
188 | |
189 | /** | |
190 | * pci_match_one_device - Tell if a PCI device structure has a matching | |
191 | * PCI device id structure | |
192 | * @id: single PCI device id structure to match | |
193 | * @dev: the PCI device structure to match against | |
367b09fe | 194 | * |
1da177e4 LT |
195 | * Returns the matching pci_device_id structure or %NULL if there is no match. |
196 | */ | |
197 | static inline const struct pci_device_id * | |
198 | pci_match_one_device(const struct pci_device_id *id, const struct pci_dev *dev) | |
199 | { | |
200 | if ((id->vendor == PCI_ANY_ID || id->vendor == dev->vendor) && | |
201 | (id->device == PCI_ANY_ID || id->device == dev->device) && | |
202 | (id->subvendor == PCI_ANY_ID || id->subvendor == dev->subsystem_vendor) && | |
203 | (id->subdevice == PCI_ANY_ID || id->subdevice == dev->subsystem_device) && | |
204 | !((id->class ^ dev->class) & id->class_mask)) | |
205 | return id; | |
206 | return NULL; | |
207 | } | |
208 | ||
f46753c5 AC |
209 | /* PCI slot sysfs helper code */ |
210 | #define to_pci_slot(s) container_of(s, struct pci_slot, kobj) | |
211 | ||
212 | extern struct kset *pci_slots_kset; | |
213 | ||
214 | struct pci_slot_attribute { | |
215 | struct attribute attr; | |
216 | ssize_t (*show)(struct pci_slot *, char *); | |
217 | ssize_t (*store)(struct pci_slot *, const char *, size_t); | |
218 | }; | |
219 | #define to_pci_slot_attr(s) container_of(s, struct pci_slot_attribute, attr) | |
220 | ||
0b400c7e YZ |
221 | enum pci_bar_type { |
222 | pci_bar_unknown, /* Standard PCI BAR probe */ | |
223 | pci_bar_io, /* An io port BAR */ | |
224 | pci_bar_mem32, /* A 32-bit memory BAR */ | |
225 | pci_bar_mem64, /* A 64-bit memory BAR */ | |
226 | }; | |
227 | ||
efdc87da YL |
228 | bool pci_bus_read_dev_vendor_id(struct pci_bus *bus, int devfn, u32 *pl, |
229 | int crs_timeout); | |
f39d5b72 BH |
230 | int pci_setup_device(struct pci_dev *dev); |
231 | int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type, | |
232 | struct resource *res, unsigned int reg); | |
233 | int pci_resource_bar(struct pci_dev *dev, int resno, enum pci_bar_type *type); | |
234 | void pci_configure_ari(struct pci_dev *dev); | |
10874f5a | 235 | void __pci_bus_size_bridges(struct pci_bus *bus, |
d66ecb72 | 236 | struct list_head *realloc_head); |
10874f5a BH |
237 | void __pci_bus_assign_resources(const struct pci_bus *bus, |
238 | struct list_head *realloc_head, | |
239 | struct list_head *fail_head); | |
0f7e7aee | 240 | bool pci_bus_clip_resource(struct pci_dev *dev, int idx); |
939de1d6 | 241 | |
2069ecfb | 242 | void pci_reassigndev_resource_alignment(struct pci_dev *dev); |
f39d5b72 | 243 | void pci_disable_bridge_window(struct pci_dev *dev); |
32a9a682 | 244 | |
d1b054da YZ |
245 | /* Single Root I/O Virtualization */ |
246 | struct pci_sriov { | |
247 | int pos; /* capability position */ | |
248 | int nres; /* number of resources */ | |
249 | u32 cap; /* SR-IOV Capabilities */ | |
250 | u16 ctrl; /* SR-IOV Control */ | |
6b136724 BH |
251 | u16 total_VFs; /* total VFs associated with the PF */ |
252 | u16 initial_VFs; /* initial VFs associated with the PF */ | |
253 | u16 num_VFs; /* number of VFs available */ | |
d1b054da YZ |
254 | u16 offset; /* first VF Routing ID offset */ |
255 | u16 stride; /* following VF stride */ | |
256 | u32 pgsz; /* page size for BAR alignment */ | |
257 | u8 link; /* Function Dependency Link */ | |
4449f079 | 258 | u8 max_VF_buses; /* max buses consumed by VFs */ |
6b136724 | 259 | u16 driver_max_VFs; /* max num VFs driver supports */ |
d1b054da YZ |
260 | struct pci_dev *dev; /* lowest numbered PF */ |
261 | struct pci_dev *self; /* this PF */ | |
262 | struct mutex lock; /* lock for VF bus */ | |
0e6c9122 | 263 | resource_size_t barsz[PCI_SRIOV_NUM_BARS]; /* VF BAR size */ |
d1b054da YZ |
264 | }; |
265 | ||
1900ca13 | 266 | #ifdef CONFIG_PCI_ATS |
f39d5b72 | 267 | void pci_restore_ats_state(struct pci_dev *dev); |
1900ca13 HX |
268 | #else |
269 | static inline void pci_restore_ats_state(struct pci_dev *dev) | |
270 | { | |
271 | } | |
272 | #endif /* CONFIG_PCI_ATS */ | |
273 | ||
d1b054da | 274 | #ifdef CONFIG_PCI_IOV |
f39d5b72 BH |
275 | int pci_iov_init(struct pci_dev *dev); |
276 | void pci_iov_release(struct pci_dev *dev); | |
26ff46c6 | 277 | int pci_iov_resource_bar(struct pci_dev *dev, int resno); |
f39d5b72 BH |
278 | resource_size_t pci_sriov_resource_alignment(struct pci_dev *dev, int resno); |
279 | void pci_restore_iov_state(struct pci_dev *dev); | |
280 | int pci_iov_bus_range(struct pci_bus *bus); | |
302b4215 | 281 | |
d1b054da YZ |
282 | #else |
283 | static inline int pci_iov_init(struct pci_dev *dev) | |
284 | { | |
285 | return -ENODEV; | |
286 | } | |
287 | static inline void pci_iov_release(struct pci_dev *dev) | |
288 | ||
289 | { | |
290 | } | |
26ff46c6 | 291 | static inline int pci_iov_resource_bar(struct pci_dev *dev, int resno) |
d1b054da YZ |
292 | { |
293 | return 0; | |
294 | } | |
8c5cdb6a YZ |
295 | static inline void pci_restore_iov_state(struct pci_dev *dev) |
296 | { | |
297 | } | |
a28724b0 YZ |
298 | static inline int pci_iov_bus_range(struct pci_bus *bus) |
299 | { | |
300 | return 0; | |
301 | } | |
302b4215 | 302 | |
d1b054da YZ |
303 | #endif /* CONFIG_PCI_IOV */ |
304 | ||
f39d5b72 | 305 | unsigned long pci_cardbus_resource_alignment(struct resource *); |
0a2daa1c | 306 | |
0e52247a | 307 | static inline resource_size_t pci_resource_alignment(struct pci_dev *dev, |
f39d5b72 | 308 | struct resource *res) |
6faf17f6 CW |
309 | { |
310 | #ifdef CONFIG_PCI_IOV | |
311 | int resno = res - dev->resource; | |
312 | ||
313 | if (resno >= PCI_IOV_RESOURCES && resno <= PCI_IOV_RESOURCE_END) | |
314 | return pci_sriov_resource_alignment(dev, resno); | |
315 | #endif | |
0a2daa1c RP |
316 | if (dev->class >> 8 == PCI_CLASS_BRIDGE_CARDBUS) |
317 | return pci_cardbus_resource_alignment(res); | |
6faf17f6 CW |
318 | return resource_alignment(res); |
319 | } | |
320 | ||
f39d5b72 | 321 | void pci_enable_acs(struct pci_dev *dev); |
ae21ee65 | 322 | |
b9c3b266 DC |
323 | struct pci_dev_reset_methods { |
324 | u16 vendor; | |
325 | u16 device; | |
326 | int (*reset)(struct pci_dev *dev, int probe); | |
327 | }; | |
328 | ||
93177a74 | 329 | #ifdef CONFIG_PCI_QUIRKS |
f39d5b72 | 330 | int pci_dev_specific_reset(struct pci_dev *dev, int probe); |
93177a74 RW |
331 | #else |
332 | static inline int pci_dev_specific_reset(struct pci_dev *dev, int probe) | |
333 | { | |
334 | return -ENOTTY; | |
335 | } | |
336 | #endif | |
b9c3b266 | 337 | |
557848c3 | 338 | #endif /* DRIVERS_PCI_H */ |