projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[PATCH] libata: honor the transfer cycle time speficied by the EIDE device
[deliverable/linux.git] / drivers / scsi / ahci.c
CommitLineData
1da177e4
LT		 1/*
2 * ahci.c - AHCI SATA support
3 *
af36d7f0
JG		 4 * Maintained by: Jeff Garzik <jgarzik@pobox.com>
5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 * Copyright 2004-2005 Red Hat, Inc.
9 *
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; see the file COPYING. If not, write to
23 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
24 *
25 *
26 * libata documentation is available via 'make {ps|pdf}docs',
27 * as Documentation/DocBook/libata.*
28 *
29 * AHCI hardware documentation:
1da177e4 30 * http://www.intel.com/technology/serialata/pdf/rev1_0.pdf
af36d7f0 31 * http://www.intel.com/technology/serialata/pdf/rev1_1.pdf
1da177e4
LT		 32 *
33 */
34
35#include <linux/kernel.h>
36#include <linux/module.h>
37#include <linux/pci.h>
38#include <linux/init.h>
39#include <linux/blkdev.h>
40#include <linux/delay.h>
41#include <linux/interrupt.h>
42#include <linux/sched.h>
87507cfd 43#include <linux/dma-mapping.h>
a9524a76 44#include <linux/device.h>
1da177e4 45#include <scsi/scsi_host.h>
193515d5 46#include <scsi/scsi_cmnd.h>
1da177e4
LT		 47#include <linux/libata.h>
48#include <asm/io.h>
49
50#define DRV_NAME "ahci"
ead5de99 51#define DRV_VERSION "1.01"
1da177e4
LT		 52
53
54enum {
55 AHCI_PCI_BAR = 5,
56 AHCI_MAX_SG = 168, /* hardware max is 64K */
57 AHCI_DMA_BOUNDARY = 0xffffffff,
58 AHCI_USE_CLUSTERING = 0,
59 AHCI_CMD_SLOT_SZ = 32 * 32,
60 AHCI_RX_FIS_SZ = 256,
61 AHCI_CMD_TBL_HDR = 0x80,
a0ea7328 62 AHCI_CMD_TBL_CDB = 0x40,
1da177e4
LT		 63 AHCI_CMD_TBL_SZ = AHCI_CMD_TBL_HDR + (AHCI_MAX_SG * 16),
64 AHCI_PORT_PRIV_DMA_SZ = AHCI_CMD_SLOT_SZ + AHCI_CMD_TBL_SZ +
65 AHCI_RX_FIS_SZ,
66 AHCI_IRQ_ON_SG = (1 << 31),
67 AHCI_CMD_ATAPI = (1 << 5),
68 AHCI_CMD_WRITE = (1 << 6),
69
70 RX_FIS_D2H_REG = 0x40, /* offset of D2H Register FIS data */
71
72 board_ahci = 0,
73
74 /* global controller registers */
75 HOST_CAP = 0x00, /* host capabilities */
76 HOST_CTL = 0x04, /* global host control */
77 HOST_IRQ_STAT = 0x08, /* interrupt status */
78 HOST_PORTS_IMPL = 0x0c, /* bitmap of implemented ports */
79 HOST_VERSION = 0x10, /* AHCI spec. version compliancy */
80
81 /* HOST_CTL bits */
82 HOST_RESET = (1 << 0), /* reset controller; self-clear */
83 HOST_IRQ_EN = (1 << 1), /* global IRQ enable */
84 HOST_AHCI_EN = (1 << 31), /* AHCI enabled */
85
86 /* HOST_CAP bits */
87 HOST_CAP_64 = (1 << 31), /* PCI DAC (64-bit DMA) support */
88
89 /* registers for each SATA port */
90 PORT_LST_ADDR = 0x00, /* command list DMA addr */
91 PORT_LST_ADDR_HI = 0x04, /* command list DMA addr hi */
92 PORT_FIS_ADDR = 0x08, /* FIS rx buf addr */
93 PORT_FIS_ADDR_HI = 0x0c, /* FIS rx buf addr hi */
94 PORT_IRQ_STAT = 0x10, /* interrupt status */
95 PORT_IRQ_MASK = 0x14, /* interrupt enable/disable mask */
96 PORT_CMD = 0x18, /* port command */
97 PORT_TFDATA = 0x20, /* taskfile data */
98 PORT_SIG = 0x24, /* device TF signature */
99 PORT_CMD_ISSUE = 0x38, /* command issue */
100 PORT_SCR = 0x28, /* SATA phy register block */
101 PORT_SCR_STAT = 0x28, /* SATA phy register: SStatus */
102 PORT_SCR_CTL = 0x2c, /* SATA phy register: SControl */
103 PORT_SCR_ERR = 0x30, /* SATA phy register: SError */
104 PORT_SCR_ACT = 0x34, /* SATA phy register: SActive */
105
106 /* PORT_IRQ_{STAT,MASK} bits */
107 PORT_IRQ_COLD_PRES = (1 << 31), /* cold presence detect */
108 PORT_IRQ_TF_ERR = (1 << 30), /* task file error */
109 PORT_IRQ_HBUS_ERR = (1 << 29), /* host bus fatal error */
110 PORT_IRQ_HBUS_DATA_ERR = (1 << 28), /* host bus data error */
111 PORT_IRQ_IF_ERR = (1 << 27), /* interface fatal error */
112 PORT_IRQ_IF_NONFATAL = (1 << 26), /* interface non-fatal error */
113 PORT_IRQ_OVERFLOW = (1 << 24), /* xfer exhausted available S/G */
114 PORT_IRQ_BAD_PMP = (1 << 23), /* incorrect port multiplier */
115
116 PORT_IRQ_PHYRDY = (1 << 22), /* PhyRdy changed */
117 PORT_IRQ_DEV_ILCK = (1 << 7), /* device interlock */
118 PORT_IRQ_CONNECT = (1 << 6), /* port connect change status */
119 PORT_IRQ_SG_DONE = (1 << 5), /* descriptor processed */
120 PORT_IRQ_UNK_FIS = (1 << 4), /* unknown FIS rx'd */
121 PORT_IRQ_SDB_FIS = (1 << 3), /* Set Device Bits FIS rx'd */
122 PORT_IRQ_DMAS_FIS = (1 << 2), /* DMA Setup FIS rx'd */
123 PORT_IRQ_PIOS_FIS = (1 << 1), /* PIO Setup FIS rx'd */
124 PORT_IRQ_D2H_REG_FIS = (1 << 0), /* D2H Register FIS rx'd */
125
126 PORT_IRQ_FATAL = PORT_IRQ_TF_ERR |
127 PORT_IRQ_HBUS_ERR |
128 PORT_IRQ_HBUS_DATA_ERR |
129 PORT_IRQ_IF_ERR,
130 DEF_PORT_IRQ = PORT_IRQ_FATAL | PORT_IRQ_PHYRDY |
131 PORT_IRQ_CONNECT | PORT_IRQ_SG_DONE |
132 PORT_IRQ_UNK_FIS | PORT_IRQ_SDB_FIS |
133 PORT_IRQ_DMAS_FIS | PORT_IRQ_PIOS_FIS |
134 PORT_IRQ_D2H_REG_FIS,
135
136 /* PORT_CMD bits */
02eaa666 137 PORT_CMD_ATAPI = (1 << 24), /* Device is ATAPI */
1da177e4
LT		 138 PORT_CMD_LIST_ON = (1 << 15), /* cmd list DMA engine running */
139 PORT_CMD_FIS_ON = (1 << 14), /* FIS DMA engine running */
140 PORT_CMD_FIS_RX = (1 << 4), /* Enable FIS receive DMA engine */
141 PORT_CMD_POWER_ON = (1 << 2), /* Power up device */
142 PORT_CMD_SPIN_UP = (1 << 1), /* Spin up device */
143 PORT_CMD_START = (1 << 0), /* Enable port DMA engine */
144
145 PORT_CMD_ICC_ACTIVE = (0x1 << 28), /* Put i/f in active state */
146 PORT_CMD_ICC_PARTIAL = (0x2 << 28), /* Put i/f in partial state */
147 PORT_CMD_ICC_SLUMBER = (0x6 << 28), /* Put i/f in slumber state */
4b0060f4
JG		 148
149 /* hpriv->flags bits */
150 AHCI_FLAG_MSI = (1 << 0),
1da177e4
LT		 151};
152
153struct ahci_cmd_hdr {
154 u32 opts;
155 u32 status;
156 u32 tbl_addr;
157 u32 tbl_addr_hi;
158 u32 reserved[4];
159};
160
161struct ahci_sg {
162 u32 addr;
163 u32 addr_hi;
164 u32 reserved;
165 u32 flags_size;
166};
167
168struct ahci_host_priv {
169 unsigned long flags;
170 u32 cap; /* cache of HOST_CAP register */
171 u32 port_map; /* cache of HOST_PORTS_IMPL reg */
172};
173
174struct ahci_port_priv {
175 struct ahci_cmd_hdr *cmd_slot;
176 dma_addr_t cmd_slot_dma;
177 void *cmd_tbl;
178 dma_addr_t cmd_tbl_dma;
179 struct ahci_sg *cmd_tbl_sg;
180 void *rx_fis;
181 dma_addr_t rx_fis_dma;
182};
183
184static u32 ahci_scr_read (struct ata_port *ap, unsigned int sc_reg);
185static void ahci_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val);
186static int ahci_init_one (struct pci_dev *pdev, const struct pci_device_id *ent);
187static int ahci_qc_issue(struct ata_queued_cmd *qc);
188static irqreturn_t ahci_interrupt (int irq, void *dev_instance, struct pt_regs *regs);
189static void ahci_phy_reset(struct ata_port *ap);
190static void ahci_irq_clear(struct ata_port *ap);
191static void ahci_eng_timeout(struct ata_port *ap);
192static int ahci_port_start(struct ata_port *ap);
193static void ahci_port_stop(struct ata_port *ap);
1da177e4
LT		 194static void ahci_tf_read(struct ata_port *ap, struct ata_taskfile *tf);
195static void ahci_qc_prep(struct ata_queued_cmd *qc);
196static u8 ahci_check_status(struct ata_port *ap);
1da177e4 197static inline int ahci_host_intr(struct ata_port *ap, struct ata_queued_cmd *qc);
907f4678 198static void ahci_remove_one (struct pci_dev *pdev);
1da177e4 199
193515d5 200static struct scsi_host_template ahci_sht = {
1da177e4
LT		 201 .module = THIS_MODULE,
202 .name = DRV_NAME,
203 .ioctl = ata_scsi_ioctl,
204 .queuecommand = ata_scsi_queuecmd,
205 .eh_strategy_handler = ata_scsi_error,
206 .can_queue = ATA_DEF_QUEUE,
207 .this_id = ATA_SHT_THIS_ID,
208 .sg_tablesize = AHCI_MAX_SG,
209 .max_sectors = ATA_MAX_SECTORS,
210 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
211 .emulated = ATA_SHT_EMULATED,
212 .use_clustering = AHCI_USE_CLUSTERING,
213 .proc_name = DRV_NAME,
214 .dma_boundary = AHCI_DMA_BOUNDARY,
215 .slave_configure = ata_scsi_slave_config,
216 .bios_param = ata_std_bios_param,
217 .ordered_flush = 1,
218};
219
057ace5e 220static const struct ata_port_operations ahci_ops = {
1da177e4
LT		 221 .port_disable = ata_port_disable,
222
223 .check_status = ahci_check_status,
224 .check_altstatus = ahci_check_status,
1da177e4
LT		 225 .dev_select = ata_noop_dev_select,
226
227 .tf_read = ahci_tf_read,
228
229 .phy_reset = ahci_phy_reset,
230
231 .qc_prep = ahci_qc_prep,
232 .qc_issue = ahci_qc_issue,
233
234 .eng_timeout = ahci_eng_timeout,
235
236 .irq_handler = ahci_interrupt,
237 .irq_clear = ahci_irq_clear,
238
239 .scr_read = ahci_scr_read,
240 .scr_write = ahci_scr_write,
241
242 .port_start = ahci_port_start,
243 .port_stop = ahci_port_stop,
1da177e4
LT		 244};
245
246static struct ata_port_info ahci_port_info[] = {
247 /* board_ahci */
248 {
249 .sht = &ahci_sht,
250 .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
251 ATA_FLAG_SATA_RESET | ATA_FLAG_MMIO |
252 ATA_FLAG_PIO_DMA,
7da79312 253 .pio_mask = 0x1f, /* pio0-4 */
1da177e4
LT		 254 .udma_mask = 0x7f, /* udma0-6 ; FIXME */
255 .port_ops = &ahci_ops,
256 },
257};
258
3b7d697d 259static const struct pci_device_id ahci_pci_tbl[] = {
1da177e4
LT		 260 { PCI_VENDOR_ID_INTEL, 0x2652, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
261 board_ahci }, /* ICH6 */
262 { PCI_VENDOR_ID_INTEL, 0x2653, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
263 board_ahci }, /* ICH6M */
264 { PCI_VENDOR_ID_INTEL, 0x27c1, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
265 board_ahci }, /* ICH7 */
266 { PCI_VENDOR_ID_INTEL, 0x27c5, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
267 board_ahci }, /* ICH7M */
268 { PCI_VENDOR_ID_INTEL, 0x27c3, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
269 board_ahci }, /* ICH7R */
270 { PCI_VENDOR_ID_AL, 0x5288, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
271 board_ahci }, /* ULi M5288 */
680d3235
JG		 272 { PCI_VENDOR_ID_INTEL, 0x2681, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
273 board_ahci }, /* ESB2 */
274 { PCI_VENDOR_ID_INTEL, 0x2682, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
275 board_ahci }, /* ESB2 */
276 { PCI_VENDOR_ID_INTEL, 0x2683, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
277 board_ahci }, /* ESB2 */
3db368f7
JG		 278 { PCI_VENDOR_ID_INTEL, 0x27c6, PCI_ANY_ID, PCI_ANY_ID, 0, 0,
279 board_ahci }, /* ICH7-M DH */
1da177e4
LT		 280 { } /* terminate list */
281};
282
283
284static struct pci_driver ahci_pci_driver = {
285 .name = DRV_NAME,
286 .id_table = ahci_pci_tbl,
287 .probe = ahci_init_one,
907f4678 288 .remove = ahci_remove_one,
1da177e4
LT		 289};
290
291
292static inline unsigned long ahci_port_base_ul (unsigned long base, unsigned int port)
293{
294 return base + 0x100 + (port * 0x80);
295}
296
ea6ba10b 297static inline void __iomem *ahci_port_base (void __iomem *base, unsigned int port)
1da177e4 298{
ea6ba10b 299 return (void __iomem *) ahci_port_base_ul((unsigned long)base, port);
1da177e4
LT		 300}
301
1da177e4
LT		 302static int ahci_port_start(struct ata_port *ap)
303{
304 struct device *dev = ap->host_set->dev;
305 struct ahci_host_priv *hpriv = ap->host_set->private_data;
306 struct ahci_port_priv *pp;
ea6ba10b
JG		 307 void __iomem *mmio = ap->host_set->mmio_base;
308 void __iomem *port_mmio = ahci_port_base(mmio, ap->port_no);
309 void *mem;
1da177e4 310 dma_addr_t mem_dma;
6037d6bb 311 int rc;
1da177e4 312
1da177e4 313 pp = kmalloc(sizeof(*pp), GFP_KERNEL);
0a139e79
TH		 314 if (!pp)
315 return -ENOMEM;
1da177e4
LT		 316 memset(pp, 0, sizeof(*pp));
317
6037d6bb
JG		 318 rc = ata_pad_alloc(ap, dev);
319 if (rc) {
cedc9a47 320 kfree(pp);
6037d6bb 321 return rc;
cedc9a47
JG		 322 }
323
1da177e4
LT		 324 mem = dma_alloc_coherent(dev, AHCI_PORT_PRIV_DMA_SZ, &mem_dma, GFP_KERNEL);
325 if (!mem) {
6037d6bb 326 ata_pad_free(ap, dev);
0a139e79
TH		 327 kfree(pp);
328 return -ENOMEM;
1da177e4
LT		 329 }
330 memset(mem, 0, AHCI_PORT_PRIV_DMA_SZ);
331
332 /*
333 * First item in chunk of DMA memory: 32-slot command table,
334 * 32 bytes each in size
335 */
336 pp->cmd_slot = mem;
337 pp->cmd_slot_dma = mem_dma;
338
339 mem += AHCI_CMD_SLOT_SZ;
340 mem_dma += AHCI_CMD_SLOT_SZ;
341
342 /*
343 * Second item: Received-FIS area
344 */
345 pp->rx_fis = mem;
346 pp->rx_fis_dma = mem_dma;
347
348 mem += AHCI_RX_FIS_SZ;
349 mem_dma += AHCI_RX_FIS_SZ;
350
351 /*
352 * Third item: data area for storing a single command
353 * and its scatter-gather table
354 */
355 pp->cmd_tbl = mem;
356 pp->cmd_tbl_dma = mem_dma;
357
358 pp->cmd_tbl_sg = mem + AHCI_CMD_TBL_HDR;
359
360 ap->private_data = pp;
361
362 if (hpriv->cap & HOST_CAP_64)
363 writel((pp->cmd_slot_dma >> 16) >> 16, port_mmio + PORT_LST_ADDR_HI);
364 writel(pp->cmd_slot_dma & 0xffffffff, port_mmio + PORT_LST_ADDR);
365 readl(port_mmio + PORT_LST_ADDR); /* flush */
366
367 if (hpriv->cap & HOST_CAP_64)
368 writel((pp->rx_fis_dma >> 16) >> 16, port_mmio + PORT_FIS_ADDR_HI);
369 writel(pp->rx_fis_dma & 0xffffffff, port_mmio + PORT_FIS_ADDR);
370 readl(port_mmio + PORT_FIS_ADDR); /* flush */
371
372 writel(PORT_CMD_ICC_ACTIVE | PORT_CMD_FIS_RX |
373 PORT_CMD_POWER_ON | PORT_CMD_SPIN_UP |
374 PORT_CMD_START, port_mmio + PORT_CMD);
375 readl(port_mmio + PORT_CMD); /* flush */
376
377 return 0;
1da177e4
LT		 378}
379
380
381static void ahci_port_stop(struct ata_port *ap)
382{
383 struct device *dev = ap->host_set->dev;
384 struct ahci_port_priv *pp = ap->private_data;
ea6ba10b
JG		 385 void __iomem *mmio = ap->host_set->mmio_base;
386 void __iomem *port_mmio = ahci_port_base(mmio, ap->port_no);
1da177e4
LT		 387 u32 tmp;
388
389 tmp = readl(port_mmio + PORT_CMD);
390 tmp &= ~(PORT_CMD_START | PORT_CMD_FIS_RX);
391 writel(tmp, port_mmio + PORT_CMD);
392 readl(port_mmio + PORT_CMD); /* flush */
393
394 /* spec says 500 msecs for each PORT_CMD_{START,FIS_RX} bit, so
395 * this is slightly incorrect.
396 */
397 msleep(500);
398
399 ap->private_data = NULL;
400 dma_free_coherent(dev, AHCI_PORT_PRIV_DMA_SZ,
401 pp->cmd_slot, pp->cmd_slot_dma);
6037d6bb 402 ata_pad_free(ap, dev);
1da177e4 403 kfree(pp);
1da177e4
LT		 404}
405
406static u32 ahci_scr_read (struct ata_port *ap, unsigned int sc_reg_in)
407{
408 unsigned int sc_reg;
409
410 switch (sc_reg_in) {
411 case SCR_STATUS: sc_reg = 0; break;
412 case SCR_CONTROL: sc_reg = 1; break;
413 case SCR_ERROR: sc_reg = 2; break;
414 case SCR_ACTIVE: sc_reg = 3; break;
415 default:
416 return 0xffffffffU;
417 }
418
1e4f2a96 419 return readl((void __iomem *) ap->ioaddr.scr_addr + (sc_reg * 4));
1da177e4
LT		 420}
421
422
423static void ahci_scr_write (struct ata_port *ap, unsigned int sc_reg_in,
424 u32 val)
425{
426 unsigned int sc_reg;
427
428 switch (sc_reg_in) {
429 case SCR_STATUS: sc_reg = 0; break;
430 case SCR_CONTROL: sc_reg = 1; break;
431 case SCR_ERROR: sc_reg = 2; break;
432 case SCR_ACTIVE: sc_reg = 3; break;
433 default:
434 return;
435 }
436
1e4f2a96 437 writel(val, (void __iomem *) ap->ioaddr.scr_addr + (sc_reg * 4));
1da177e4
LT		 438}
439
440static void ahci_phy_reset(struct ata_port *ap)
441{
442 void __iomem *port_mmio = (void __iomem *) ap->ioaddr.cmd_addr;
443 struct ata_taskfile tf;
444 struct ata_device *dev = &ap->device[0];
02eaa666 445 u32 new_tmp, tmp;
1da177e4
LT		 446
447 __sata_phy_reset(ap);
448
449 if (ap->flags & ATA_FLAG_PORT_DISABLED)
450 return;
451
452 tmp = readl(port_mmio + PORT_SIG);
453 tf.lbah = (tmp >> 24) & 0xff;
454 tf.lbam = (tmp >> 16) & 0xff;
455 tf.lbal = (tmp >> 8) & 0xff;
456 tf.nsect = (tmp) & 0xff;
457
458 dev->class = ata_dev_classify(&tf);
02eaa666 459 if (!ata_dev_present(dev)) {
1da177e4 460 ata_port_disable(ap);
02eaa666
JG		 461 return;
462 }
463
464 /* Make sure port's ATAPI bit is set appropriately */
465 new_tmp = tmp = readl(port_mmio + PORT_CMD);
466 if (dev->class == ATA_DEV_ATAPI)
467 new_tmp |= PORT_CMD_ATAPI;
468 else
469 new_tmp &= ~PORT_CMD_ATAPI;
470 if (new_tmp != tmp) {
471 writel(new_tmp, port_mmio + PORT_CMD);
472 readl(port_mmio + PORT_CMD); /* flush */
473 }
1da177e4
LT		 474}
475
476static u8 ahci_check_status(struct ata_port *ap)
477{
1e4f2a96 478 void __iomem *mmio = (void __iomem *) ap->ioaddr.cmd_addr;
1da177e4
LT		 479
480 return readl(mmio + PORT_TFDATA) & 0xFF;
481}
482
1da177e4
LT		 483static void ahci_tf_read(struct ata_port *ap, struct ata_taskfile *tf)
484{
485 struct ahci_port_priv *pp = ap->private_data;
486 u8 *d2h_fis = pp->rx_fis + RX_FIS_D2H_REG;
487
488 ata_tf_from_fis(d2h_fis, tf);
489}
490
828d09de 491static unsigned int ahci_fill_sg(struct ata_queued_cmd *qc)
1da177e4
LT		 492{
493 struct ahci_port_priv *pp = qc->ap->private_data;
cedc9a47
JG		 494 struct scatterlist *sg;
495 struct ahci_sg *ahci_sg;
828d09de 496 unsigned int n_sg = 0;
1da177e4
LT		 497
498 VPRINTK("ENTER\n");
499
500 /*
501 * Next, the S/G list.
502 */
cedc9a47
JG		 503 ahci_sg = pp->cmd_tbl_sg;
504 ata_for_each_sg(sg, qc) {
505 dma_addr_t addr = sg_dma_address(sg);
506 u32 sg_len = sg_dma_len(sg);
507
508 ahci_sg->addr = cpu_to_le32(addr & 0xffffffff);
509 ahci_sg->addr_hi = cpu_to_le32((addr >> 16) >> 16);
510 ahci_sg->flags_size = cpu_to_le32(sg_len - 1);
828d09de 511
cedc9a47 512 ahci_sg++;
828d09de 513 n_sg++;
1da177e4 514 }
828d09de
JG		 515
516 return n_sg;
1da177e4
LT		 517}
518
519static void ahci_qc_prep(struct ata_queued_cmd *qc)
520{
a0ea7328
JG		 521 struct ata_port *ap = qc->ap;
522 struct ahci_port_priv *pp = ap->private_data;
1da177e4
LT		 523 u32 opts;
524 const u32 cmd_fis_len = 5; /* five dwords */
828d09de 525 unsigned int n_elem;
1da177e4
LT		 526
527 /*
528 * Fill in command slot information (currently only one slot,
529 * slot 0, is currently since we don't do queueing)
530 */
531
828d09de 532 opts = cmd_fis_len;
1da177e4
LT		 533 if (qc->tf.flags & ATA_TFLAG_WRITE)
534 opts |= AHCI_CMD_WRITE;
a0ea7328 535 if (is_atapi_taskfile(&qc->tf))
1da177e4 536 opts |= AHCI_CMD_ATAPI;
1da177e4
LT		 537
538 pp->cmd_slot[0].opts = cpu_to_le32(opts);
539 pp->cmd_slot[0].status = 0;
540 pp->cmd_slot[0].tbl_addr = cpu_to_le32(pp->cmd_tbl_dma & 0xffffffff);
541 pp->cmd_slot[0].tbl_addr_hi = cpu_to_le32((pp->cmd_tbl_dma >> 16) >> 16);
542
543 /*
544 * Fill in command table information. First, the header,
545 * a SATA Register - Host to Device command FIS.
546 */
547 ata_tf_to_fis(&qc->tf, pp->cmd_tbl, 0);
a0ea7328
JG		 548 if (opts & AHCI_CMD_ATAPI) {
549 memset(pp->cmd_tbl + AHCI_CMD_TBL_CDB, 0, 32);
550 memcpy(pp->cmd_tbl + AHCI_CMD_TBL_CDB, qc->cdb, ap->cdb_len);
551 }
1da177e4
LT		 552
553 if (!(qc->flags & ATA_QCFLAG_DMAMAP))
554 return;
555
828d09de
JG		 556 n_elem = ahci_fill_sg(qc);
557
558 pp->cmd_slot[0].opts |= cpu_to_le32(n_elem << 16);
1da177e4
LT		 559}
560
561static void ahci_intr_error(struct ata_port *ap, u32 irq_stat)
562{
ea6ba10b
JG		 563 void __iomem *mmio = ap->host_set->mmio_base;
564 void __iomem *port_mmio = ahci_port_base(mmio, ap->port_no);
1da177e4
LT		 565 u32 tmp;
566 int work;
567
9f68a248
JG		 568 printk(KERN_WARNING "ata%u: port reset, "
569 "p_is %x is %x pis %x cmd %x tf %x ss %x se %x\n",
570 ap->id,
571 irq_stat,
572 readl(mmio + HOST_IRQ_STAT),
573 readl(port_mmio + PORT_IRQ_STAT),
574 readl(port_mmio + PORT_CMD),
575 readl(port_mmio + PORT_TFDATA),
576 readl(port_mmio + PORT_SCR_STAT),
577 readl(port_mmio + PORT_SCR_ERR));
578
1da177e4
LT		 579 /* stop DMA */
580 tmp = readl(port_mmio + PORT_CMD);
581 tmp &= ~PORT_CMD_START;
582 writel(tmp, port_mmio + PORT_CMD);
583
584 /* wait for engine to stop. TODO: this could be
585 * as long as 500 msec
586 */
587 work = 1000;
588 while (work-- > 0) {
589 tmp = readl(port_mmio + PORT_CMD);
590 if ((tmp & PORT_CMD_LIST_ON) == 0)
591 break;
592 udelay(10);
593 }
594
595 /* clear SATA phy error, if any */
596 tmp = readl(port_mmio + PORT_SCR_ERR);
597 writel(tmp, port_mmio + PORT_SCR_ERR);
598
599 /* if DRQ/BSY is set, device needs to be reset.
600 * if so, issue COMRESET
601 */
602 tmp = readl(port_mmio + PORT_TFDATA);
603 if (tmp & (ATA_BUSY | ATA_DRQ)) {
604 writel(0x301, port_mmio + PORT_SCR_CTL);
605 readl(port_mmio + PORT_SCR_CTL); /* flush */
606 udelay(10);
607 writel(0x300, port_mmio + PORT_SCR_CTL);
608 readl(port_mmio + PORT_SCR_CTL); /* flush */
609 }
610
611 /* re-start DMA */
612 tmp = readl(port_mmio + PORT_CMD);
613 tmp |= PORT_CMD_START;
614 writel(tmp, port_mmio + PORT_CMD);
615 readl(port_mmio + PORT_CMD); /* flush */
1da177e4
LT		 616}
617
618static void ahci_eng_timeout(struct ata_port *ap)
619{
b8f6153e 620 struct ata_host_set *host_set = ap->host_set;
ea6ba10b
JG		 621 void __iomem *mmio = host_set->mmio_base;
622 void __iomem *port_mmio = ahci_port_base(mmio, ap->port_no);
1da177e4 623 struct ata_queued_cmd *qc;
b8f6153e 624 unsigned long flags;
1da177e4 625
9f68a248 626 printk(KERN_WARNING "ata%u: handling error/timeout\n", ap->id);
1da177e4 627
b8f6153e
JG		 628 spin_lock_irqsave(&host_set->lock, flags);
629
1da177e4
LT		 630 qc = ata_qc_from_tag(ap, ap->active_tag);
631 if (!qc) {
632 printk(KERN_ERR "ata%u: BUG: timeout without command\n",
633 ap->id);
634 } else {
ad36d1a5
JG		 635 ahci_intr_error(ap, readl(port_mmio + PORT_IRQ_STAT));
636
1da177e4
LT		 637 /* hack alert! We cannot use the supplied completion
638 * function from inside the ->eh_strategy_handler() thread.
639 * libata is the only user of ->eh_strategy_handler() in
640 * any kernel, so the default scsi_done() assumes it is
641 * not being called from the SCSI EH.
642 */
643 qc->scsidone = scsi_finish_command;
a7dac447 644 ata_qc_complete(qc, AC_ERR_OTHER);
1da177e4
LT		 645 }
646
b8f6153e 647 spin_unlock_irqrestore(&host_set->lock, flags);
1da177e4
LT		 648}
649
650static inline int ahci_host_intr(struct ata_port *ap, struct ata_queued_cmd *qc)
651{
ea6ba10b
JG		 652 void __iomem *mmio = ap->host_set->mmio_base;
653 void __iomem *port_mmio = ahci_port_base(mmio, ap->port_no);
1da177e4
LT		 654 u32 status, serr, ci;
655
656 serr = readl(port_mmio + PORT_SCR_ERR);
657 writel(serr, port_mmio + PORT_SCR_ERR);
658
659 status = readl(port_mmio + PORT_IRQ_STAT);
660 writel(status, port_mmio + PORT_IRQ_STAT);
661
662 ci = readl(port_mmio + PORT_CMD_ISSUE);
663 if (likely((ci & 0x1) == 0)) {
664 if (qc) {
665 ata_qc_complete(qc, 0);
666 qc = NULL;
667 }
668 }
669
670 if (status & PORT_IRQ_FATAL) {
ad36d1a5
JG		 671 unsigned int err_mask;
672 if (status & PORT_IRQ_TF_ERR)
673 err_mask = AC_ERR_DEV;
674 else if (status & PORT_IRQ_IF_ERR)
675 err_mask = AC_ERR_ATA_BUS;
676 else
677 err_mask = AC_ERR_HOST_BUS;
678
9f68a248
JG		 679 /* command processing has stopped due to error; restart */
680 ahci_intr_error(ap, status);
681
1da177e4 682 if (qc)
ad36d1a5 683 ata_qc_complete(qc, err_mask);
1da177e4
LT		 684 }
685
686 return 1;
687}
688
689static void ahci_irq_clear(struct ata_port *ap)
690{
691 /* TODO */
692}
693
694static irqreturn_t ahci_interrupt (int irq, void *dev_instance, struct pt_regs *regs)
695{
696 struct ata_host_set *host_set = dev_instance;
697 struct ahci_host_priv *hpriv;
698 unsigned int i, handled = 0;
ea6ba10b 699 void __iomem *mmio;
1da177e4
LT		 700 u32 irq_stat, irq_ack = 0;
701
702 VPRINTK("ENTER\n");
703
704 hpriv = host_set->private_data;
705 mmio = host_set->mmio_base;
706
707 /* sigh. 0xffffffff is a valid return from h/w */
708 irq_stat = readl(mmio + HOST_IRQ_STAT);
709 irq_stat &= hpriv->port_map;
710 if (!irq_stat)
711 return IRQ_NONE;
712
713 spin_lock(&host_set->lock);
714
715 for (i = 0; i < host_set->n_ports; i++) {
716 struct ata_port *ap;
1da177e4 717
67846b30
JG		 718 if (!(irq_stat & (1 << i)))
719 continue;
720
1da177e4 721 ap = host_set->ports[i];
67846b30 722 if (ap) {
1da177e4
LT		 723 struct ata_queued_cmd *qc;
724 qc = ata_qc_from_tag(ap, ap->active_tag);
67846b30
JG		 725 if (!ahci_host_intr(ap, qc))
726 if (ata_ratelimit()) {
727 struct pci_dev *pdev =
a9524a76
JG		 728 to_pci_dev(ap->host_set->dev);
729 dev_printk(KERN_WARNING, &pdev->dev,
730 "unhandled interrupt on port %u\n",
731 i);
67846b30
JG		 732 }
733
734 VPRINTK("port %u\n", i);
735 } else {
736 VPRINTK("port %u (no irq)\n", i);
737 if (ata_ratelimit()) {
738 struct pci_dev *pdev =
a9524a76
JG		 739 to_pci_dev(ap->host_set->dev);
740 dev_printk(KERN_WARNING, &pdev->dev,
741 "interrupt on disabled port %u\n", i);
67846b30 742 }
1da177e4 743 }
67846b30
JG		 744
745 irq_ack |= (1 << i);
1da177e4
LT		 746 }
747
748 if (irq_ack) {
749 writel(irq_ack, mmio + HOST_IRQ_STAT);
750 handled = 1;
751 }
752
753 spin_unlock(&host_set->lock);
754
755 VPRINTK("EXIT\n");
756
757 return IRQ_RETVAL(handled);
758}
759
760static int ahci_qc_issue(struct ata_queued_cmd *qc)
761{
762 struct ata_port *ap = qc->ap;
ea6ba10b 763 void __iomem *port_mmio = (void __iomem *) ap->ioaddr.cmd_addr;
1da177e4 764
1da177e4
LT		 765 writel(1, port_mmio + PORT_CMD_ISSUE);
766 readl(port_mmio + PORT_CMD_ISSUE); /* flush */
767
768 return 0;
769}
770
771static void ahci_setup_port(struct ata_ioports *port, unsigned long base,
772 unsigned int port_idx)
773{
774 VPRINTK("ENTER, base==0x%lx, port_idx %u\n", base, port_idx);
775 base = ahci_port_base_ul(base, port_idx);
776 VPRINTK("base now==0x%lx\n", base);
777
778 port->cmd_addr = base;
779 port->scr_addr = base + PORT_SCR;
780
781 VPRINTK("EXIT\n");
782}
783
784static int ahci_host_init(struct ata_probe_ent *probe_ent)
785{
786 struct ahci_host_priv *hpriv = probe_ent->private_data;
787 struct pci_dev *pdev = to_pci_dev(probe_ent->dev);
788 void __iomem *mmio = probe_ent->mmio_base;
789 u32 tmp, cap_save;
790 u16 tmp16;
791 unsigned int i, j, using_dac;
792 int rc;
793 void __iomem *port_mmio;
794
795 cap_save = readl(mmio + HOST_CAP);
796 cap_save &= ( (1<<28) | (1<<17) );
797 cap_save |= (1 << 27);
798
799 /* global controller reset */
800 tmp = readl(mmio + HOST_CTL);
801 if ((tmp & HOST_RESET) == 0) {
802 writel(tmp | HOST_RESET, mmio + HOST_CTL);
803 readl(mmio + HOST_CTL); /* flush */
804 }
805
806 /* reset must complete within 1 second, or
807 * the hardware should be considered fried.
808 */
809 ssleep(1);
810
811 tmp = readl(mmio + HOST_CTL);
812 if (tmp & HOST_RESET) {
a9524a76
JG		 813 dev_printk(KERN_ERR, &pdev->dev,
814 "controller reset failed (0x%x)\n", tmp);
1da177e4
LT		 815 return -EIO;
816 }
817
818 writel(HOST_AHCI_EN, mmio + HOST_CTL);
819 (void) readl(mmio + HOST_CTL); /* flush */
820 writel(cap_save, mmio + HOST_CAP);
821 writel(0xf, mmio + HOST_PORTS_IMPL);
822 (void) readl(mmio + HOST_PORTS_IMPL); /* flush */
823
824 pci_read_config_word(pdev, 0x92, &tmp16);
825 tmp16 |= 0xf;
826 pci_write_config_word(pdev, 0x92, tmp16);
827
828 hpriv->cap = readl(mmio + HOST_CAP);
829 hpriv->port_map = readl(mmio + HOST_PORTS_IMPL);
830 probe_ent->n_ports = (hpriv->cap & 0x1f) + 1;
831
832 VPRINTK("cap 0x%x port_map 0x%x n_ports %d\n",
833 hpriv->cap, hpriv->port_map, probe_ent->n_ports);
834
835 using_dac = hpriv->cap & HOST_CAP_64;
836 if (using_dac &&
837 !pci_set_dma_mask(pdev, DMA_64BIT_MASK)) {
838 rc = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
839 if (rc) {
840 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
841 if (rc) {
a9524a76
JG		 842 dev_printk(KERN_ERR, &pdev->dev,
843 "64-bit DMA enable failed\n");
1da177e4
LT		 844 return rc;
845 }
846 }
1da177e4
LT		 847 } else {
848 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
849 if (rc) {
a9524a76
JG		 850 dev_printk(KERN_ERR, &pdev->dev,
851 "32-bit DMA enable failed\n");
1da177e4
LT		 852 return rc;
853 }
854 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
855 if (rc) {
a9524a76
JG		 856 dev_printk(KERN_ERR, &pdev->dev,
857 "32-bit consistent DMA enable failed\n");
1da177e4
LT		 858 return rc;
859 }
860 }
861
862 for (i = 0; i < probe_ent->n_ports; i++) {
863#if 0 /* BIOSen initialize this incorrectly */
864 if (!(hpriv->port_map & (1 << i)))
865 continue;
866#endif
867
868 port_mmio = ahci_port_base(mmio, i);
869 VPRINTK("mmio %p port_mmio %p\n", mmio, port_mmio);
870
871 ahci_setup_port(&probe_ent->port[i],
872 (unsigned long) mmio, i);
873
874 /* make sure port is not active */
875 tmp = readl(port_mmio + PORT_CMD);
876 VPRINTK("PORT_CMD 0x%x\n", tmp);
877 if (tmp & (PORT_CMD_LIST_ON | PORT_CMD_FIS_ON |
878 PORT_CMD_FIS_RX | PORT_CMD_START)) {
879 tmp &= ~(PORT_CMD_LIST_ON | PORT_CMD_FIS_ON |
880 PORT_CMD_FIS_RX | PORT_CMD_START);
881 writel(tmp, port_mmio + PORT_CMD);
882 readl(port_mmio + PORT_CMD); /* flush */
883
884 /* spec says 500 msecs for each bit, so
885 * this is slightly incorrect.
886 */
887 msleep(500);
888 }
889
890 writel(PORT_CMD_SPIN_UP, port_mmio + PORT_CMD);
891
892 j = 0;
893 while (j < 100) {
894 msleep(10);
895 tmp = readl(port_mmio + PORT_SCR_STAT);
896 if ((tmp & 0xf) == 0x3)
897 break;
898 j++;
899 }
900
901 tmp = readl(port_mmio + PORT_SCR_ERR);
902 VPRINTK("PORT_SCR_ERR 0x%x\n", tmp);
903 writel(tmp, port_mmio + PORT_SCR_ERR);
904
905 /* ack any pending irq events for this port */
906 tmp = readl(port_mmio + PORT_IRQ_STAT);
907 VPRINTK("PORT_IRQ_STAT 0x%x\n", tmp);
908 if (tmp)
909 writel(tmp, port_mmio + PORT_IRQ_STAT);
910
911 writel(1 << i, mmio + HOST_IRQ_STAT);
912
913 /* set irq mask (enables interrupts) */
914 writel(DEF_PORT_IRQ, port_mmio + PORT_IRQ_MASK);
915 }
916
917 tmp = readl(mmio + HOST_CTL);
918 VPRINTK("HOST_CTL 0x%x\n", tmp);
919 writel(tmp | HOST_IRQ_EN, mmio + HOST_CTL);
920 tmp = readl(mmio + HOST_CTL);
921 VPRINTK("HOST_CTL 0x%x\n", tmp);
922
923 pci_set_master(pdev);
924
925 return 0;
926}
927
1da177e4
LT		 928static void ahci_print_info(struct ata_probe_ent *probe_ent)
929{
930 struct ahci_host_priv *hpriv = probe_ent->private_data;
931 struct pci_dev *pdev = to_pci_dev(probe_ent->dev);
ea6ba10b 932 void __iomem *mmio = probe_ent->mmio_base;
1da177e4
LT		 933 u32 vers, cap, impl, speed;
934 const char *speed_s;
935 u16 cc;
936 const char *scc_s;
937
938 vers = readl(mmio + HOST_VERSION);
939 cap = hpriv->cap;
940 impl = hpriv->port_map;
941
942 speed = (cap >> 20) & 0xf;
943 if (speed == 1)
944 speed_s = "1.5";
945 else if (speed == 2)
946 speed_s = "3";
947 else
948 speed_s = "?";
949
950 pci_read_config_word(pdev, 0x0a, &cc);
951 if (cc == 0x0101)
952 scc_s = "IDE";
953 else if (cc == 0x0106)
954 scc_s = "SATA";
955 else if (cc == 0x0104)
956 scc_s = "RAID";
957 else
958 scc_s = "unknown";
959
a9524a76
JG		 960 dev_printk(KERN_INFO, &pdev->dev,
961 "AHCI %02x%02x.%02x%02x "
1da177e4
LT		 962 "%u slots %u ports %s Gbps 0x%x impl %s mode\n"
963 ,
1da177e4
LT		 964
965 (vers >> 24) & 0xff,
966 (vers >> 16) & 0xff,
967 (vers >> 8) & 0xff,
968 vers & 0xff,
969
970 ((cap >> 8) & 0x1f) + 1,
971 (cap & 0x1f) + 1,
972 speed_s,
973 impl,
974 scc_s);
975
a9524a76
JG		 976 dev_printk(KERN_INFO, &pdev->dev,
977 "flags: "
1da177e4
LT		 978 "%s%s%s%s%s%s"
979 "%s%s%s%s%s%s%s\n"
980 ,
1da177e4
LT		 981
982 cap & (1 << 31) ? "64bit " : "",
983 cap & (1 << 30) ? "ncq " : "",
984 cap & (1 << 28) ? "ilck " : "",
985 cap & (1 << 27) ? "stag " : "",
986 cap & (1 << 26) ? "pm " : "",
987 cap & (1 << 25) ? "led " : "",
988
989 cap & (1 << 24) ? "clo " : "",
990 cap & (1 << 19) ? "nz " : "",
991 cap & (1 << 18) ? "only " : "",
992 cap & (1 << 17) ? "pmp " : "",
993 cap & (1 << 15) ? "pio " : "",
994 cap & (1 << 14) ? "slum " : "",
995 cap & (1 << 13) ? "part " : ""
996 );
997}
998
999static int ahci_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
1000{
1001 static int printed_version;
1002 struct ata_probe_ent *probe_ent = NULL;
1003 struct ahci_host_priv *hpriv;
1004 unsigned long base;
ea6ba10b 1005 void __iomem *mmio_base;
1da177e4 1006 unsigned int board_idx = (unsigned int) ent->driver_data;
907f4678 1007 int have_msi, pci_dev_busy = 0;
1da177e4
LT		 1008 int rc;
1009
1010 VPRINTK("ENTER\n");
1011
1012 if (!printed_version++)
a9524a76 1013 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
1da177e4
LT		 1014
1015 rc = pci_enable_device(pdev);
1016 if (rc)
1017 return rc;
1018
1019 rc = pci_request_regions(pdev, DRV_NAME);
1020 if (rc) {
1021 pci_dev_busy = 1;
1022 goto err_out;
1023 }
1024
907f4678
JG		 1025 if (pci_enable_msi(pdev) == 0)
1026 have_msi = 1;
1027 else {
1028 pci_intx(pdev, 1);
1029 have_msi = 0;
1030 }
1da177e4
LT		 1031
1032 probe_ent = kmalloc(sizeof(*probe_ent), GFP_KERNEL);
1033 if (probe_ent == NULL) {
1034 rc = -ENOMEM;
907f4678 1035 goto err_out_msi;
1da177e4
LT		 1036 }
1037
1038 memset(probe_ent, 0, sizeof(*probe_ent));
1039 probe_ent->dev = pci_dev_to_dev(pdev);
1040 INIT_LIST_HEAD(&probe_ent->node);
1041
374b1873 1042 mmio_base = pci_iomap(pdev, AHCI_PCI_BAR, 0);
1da177e4
LT		 1043 if (mmio_base == NULL) {
1044 rc = -ENOMEM;
1045 goto err_out_free_ent;
1046 }
1047 base = (unsigned long) mmio_base;
1048
1049 hpriv = kmalloc(sizeof(*hpriv), GFP_KERNEL);
1050 if (!hpriv) {
1051 rc = -ENOMEM;
1052 goto err_out_iounmap;
1053 }
1054 memset(hpriv, 0, sizeof(*hpriv));
1055
1056 probe_ent->sht = ahci_port_info[board_idx].sht;
1057 probe_ent->host_flags = ahci_port_info[board_idx].host_flags;
1058 probe_ent->pio_mask = ahci_port_info[board_idx].pio_mask;
1059 probe_ent->udma_mask = ahci_port_info[board_idx].udma_mask;
1060 probe_ent->port_ops = ahci_port_info[board_idx].port_ops;
1061
1062 probe_ent->irq = pdev->irq;
1063 probe_ent->irq_flags = SA_SHIRQ;
1064 probe_ent->mmio_base = mmio_base;
1065 probe_ent->private_data = hpriv;
1066
4b0060f4
JG		 1067 if (have_msi)
1068 hpriv->flags |= AHCI_FLAG_MSI;
907f4678 1069
1da177e4
LT		 1070 /* initialize adapter */
1071 rc = ahci_host_init(probe_ent);
1072 if (rc)
1073 goto err_out_hpriv;
1074
1075 ahci_print_info(probe_ent);
1076
1077 /* FIXME: check ata_device_add return value */
1078 ata_device_add(probe_ent);
1079 kfree(probe_ent);
1080
1081 return 0;
1082
1083err_out_hpriv:
1084 kfree(hpriv);
1085err_out_iounmap:
374b1873 1086 pci_iounmap(pdev, mmio_base);
1da177e4
LT		 1087err_out_free_ent:
1088 kfree(probe_ent);
907f4678
JG		 1089err_out_msi:
1090 if (have_msi)
1091 pci_disable_msi(pdev);
1092 else
1093 pci_intx(pdev, 0);
1da177e4
LT		 1094 pci_release_regions(pdev);
1095err_out:
1096 if (!pci_dev_busy)
1097 pci_disable_device(pdev);
1098 return rc;
1099}
1100
907f4678
JG		 1101static void ahci_remove_one (struct pci_dev *pdev)
1102{
1103 struct device *dev = pci_dev_to_dev(pdev);
1104 struct ata_host_set *host_set = dev_get_drvdata(dev);
1105 struct ahci_host_priv *hpriv = host_set->private_data;
1106 struct ata_port *ap;
1107 unsigned int i;
1108 int have_msi;
1109
1110 for (i = 0; i < host_set->n_ports; i++) {
1111 ap = host_set->ports[i];
1112
1113 scsi_remove_host(ap->host);
1114 }
1115
4b0060f4 1116 have_msi = hpriv->flags & AHCI_FLAG_MSI;
907f4678 1117 free_irq(host_set->irq, host_set);
907f4678
JG		 1118
1119 for (i = 0; i < host_set->n_ports; i++) {
1120 ap = host_set->ports[i];
1121
1122 ata_scsi_release(ap->host);
1123 scsi_host_put(ap->host);
1124 }
1125
e005f01d 1126 kfree(hpriv);
374b1873 1127 pci_iounmap(pdev, host_set->mmio_base);
ead5de99
JG		 1128 kfree(host_set);
1129
907f4678
JG		 1130 if (have_msi)
1131 pci_disable_msi(pdev);
1132 else
1133 pci_intx(pdev, 0);
1134 pci_release_regions(pdev);
907f4678
JG		 1135 pci_disable_device(pdev);
1136 dev_set_drvdata(dev, NULL);
1137}
1da177e4
LT		 1138
1139static int __init ahci_init(void)
1140{
1141 return pci_module_init(&ahci_pci_driver);
1142}
1143
1da177e4
LT		 1144static void __exit ahci_exit(void)
1145{
1146 pci_unregister_driver(&ahci_pci_driver);
1147}
1148
1149
1150MODULE_AUTHOR("Jeff Garzik");
1151MODULE_DESCRIPTION("AHCI SATA low-level driver");
1152MODULE_LICENSE("GPL");
1153MODULE_DEVICE_TABLE(pci, ahci_pci_tbl);
6885433c 1154MODULE_VERSION(DRV_VERSION);
1da177e4
LT		 1155
1156module_init(ahci_init);
1157module_exit(ahci_exit);
Linux kernel - Deliverables
This page took 0.133011 seconds and 5 git commands to generate.