Commit | Line | Data |
---|---|---|
358934a6 SP |
1 | /* |
2 | * Copyright (C) 2009 Texas Instruments. | |
43abb11b | 3 | * Copyright (C) 2010 EF Johnson Technologies |
358934a6 SP |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation; either version 2 of the License, or | |
8 | * (at your option) any later version. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | * | |
15 | * You should have received a copy of the GNU General Public License | |
16 | * along with this program; if not, write to the Free Software | |
17 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
18 | */ | |
19 | ||
20 | #include <linux/interrupt.h> | |
21 | #include <linux/io.h> | |
22 | #include <linux/gpio.h> | |
23 | #include <linux/module.h> | |
24 | #include <linux/delay.h> | |
25 | #include <linux/platform_device.h> | |
26 | #include <linux/err.h> | |
27 | #include <linux/clk.h> | |
048177ce | 28 | #include <linux/dmaengine.h> |
358934a6 | 29 | #include <linux/dma-mapping.h> |
048177ce | 30 | #include <linux/edma.h> |
aae7147d MK |
31 | #include <linux/of.h> |
32 | #include <linux/of_device.h> | |
358934a6 SP |
33 | #include <linux/spi/spi.h> |
34 | #include <linux/spi/spi_bitbang.h> | |
5a0e3ad6 | 35 | #include <linux/slab.h> |
358934a6 | 36 | |
ec2a0833 | 37 | #include <linux/platform_data/spi-davinci.h> |
358934a6 SP |
38 | |
39 | #define SPI_NO_RESOURCE ((resource_size_t)-1) | |
40 | ||
41 | #define SPI_MAX_CHIPSELECT 2 | |
42 | ||
43 | #define CS_DEFAULT 0xFF | |
44 | ||
358934a6 SP |
45 | #define SPIFMT_PHASE_MASK BIT(16) |
46 | #define SPIFMT_POLARITY_MASK BIT(17) | |
47 | #define SPIFMT_DISTIMER_MASK BIT(18) | |
48 | #define SPIFMT_SHIFTDIR_MASK BIT(20) | |
49 | #define SPIFMT_WAITENA_MASK BIT(21) | |
50 | #define SPIFMT_PARITYENA_MASK BIT(22) | |
51 | #define SPIFMT_ODD_PARITY_MASK BIT(23) | |
52 | #define SPIFMT_WDELAY_MASK 0x3f000000u | |
53 | #define SPIFMT_WDELAY_SHIFT 24 | |
7fe0092b | 54 | #define SPIFMT_PRESCALE_SHIFT 8 |
358934a6 | 55 | |
358934a6 SP |
56 | /* SPIPC0 */ |
57 | #define SPIPC0_DIFUN_MASK BIT(11) /* MISO */ | |
58 | #define SPIPC0_DOFUN_MASK BIT(10) /* MOSI */ | |
59 | #define SPIPC0_CLKFUN_MASK BIT(9) /* CLK */ | |
60 | #define SPIPC0_SPIENA_MASK BIT(8) /* nREADY */ | |
358934a6 SP |
61 | |
62 | #define SPIINT_MASKALL 0x0101035F | |
e0d205e9 BN |
63 | #define SPIINT_MASKINT 0x0000015F |
64 | #define SPI_INTLVL_1 0x000001FF | |
65 | #define SPI_INTLVL_0 0x00000000 | |
358934a6 | 66 | |
cfbc5d1d BN |
67 | /* SPIDAT1 (upper 16 bit defines) */ |
68 | #define SPIDAT1_CSHOLD_MASK BIT(12) | |
69 | ||
70 | /* SPIGCR1 */ | |
358934a6 SP |
71 | #define SPIGCR1_CLKMOD_MASK BIT(1) |
72 | #define SPIGCR1_MASTER_MASK BIT(0) | |
3f27b57c | 73 | #define SPIGCR1_POWERDOWN_MASK BIT(8) |
358934a6 | 74 | #define SPIGCR1_LOOPBACK_MASK BIT(16) |
8e206f1c | 75 | #define SPIGCR1_SPIENA_MASK BIT(24) |
358934a6 SP |
76 | |
77 | /* SPIBUF */ | |
78 | #define SPIBUF_TXFULL_MASK BIT(29) | |
79 | #define SPIBUF_RXEMPTY_MASK BIT(31) | |
80 | ||
7abbf23c BN |
81 | /* SPIDELAY */ |
82 | #define SPIDELAY_C2TDELAY_SHIFT 24 | |
83 | #define SPIDELAY_C2TDELAY_MASK (0xFF << SPIDELAY_C2TDELAY_SHIFT) | |
84 | #define SPIDELAY_T2CDELAY_SHIFT 16 | |
85 | #define SPIDELAY_T2CDELAY_MASK (0xFF << SPIDELAY_T2CDELAY_SHIFT) | |
86 | #define SPIDELAY_T2EDELAY_SHIFT 8 | |
87 | #define SPIDELAY_T2EDELAY_MASK (0xFF << SPIDELAY_T2EDELAY_SHIFT) | |
88 | #define SPIDELAY_C2EDELAY_SHIFT 0 | |
89 | #define SPIDELAY_C2EDELAY_MASK 0xFF | |
90 | ||
358934a6 SP |
91 | /* Error Masks */ |
92 | #define SPIFLG_DLEN_ERR_MASK BIT(0) | |
93 | #define SPIFLG_TIMEOUT_MASK BIT(1) | |
94 | #define SPIFLG_PARERR_MASK BIT(2) | |
95 | #define SPIFLG_DESYNC_MASK BIT(3) | |
96 | #define SPIFLG_BITERR_MASK BIT(4) | |
97 | #define SPIFLG_OVRRUN_MASK BIT(6) | |
358934a6 | 98 | #define SPIFLG_BUF_INIT_ACTIVE_MASK BIT(24) |
839c996c BN |
99 | #define SPIFLG_ERROR_MASK (SPIFLG_DLEN_ERR_MASK \ |
100 | | SPIFLG_TIMEOUT_MASK | SPIFLG_PARERR_MASK \ | |
101 | | SPIFLG_DESYNC_MASK | SPIFLG_BITERR_MASK \ | |
102 | | SPIFLG_OVRRUN_MASK) | |
8e206f1c | 103 | |
358934a6 | 104 | #define SPIINT_DMA_REQ_EN BIT(16) |
358934a6 | 105 | |
358934a6 SP |
106 | /* SPI Controller registers */ |
107 | #define SPIGCR0 0x00 | |
108 | #define SPIGCR1 0x04 | |
109 | #define SPIINT 0x08 | |
110 | #define SPILVL 0x0c | |
111 | #define SPIFLG 0x10 | |
112 | #define SPIPC0 0x14 | |
358934a6 SP |
113 | #define SPIDAT1 0x3c |
114 | #define SPIBUF 0x40 | |
358934a6 SP |
115 | #define SPIDELAY 0x48 |
116 | #define SPIDEF 0x4c | |
117 | #define SPIFMT0 0x50 | |
358934a6 | 118 | |
358934a6 SP |
119 | /* SPI Controller driver's private data. */ |
120 | struct davinci_spi { | |
121 | struct spi_bitbang bitbang; | |
122 | struct clk *clk; | |
123 | ||
124 | u8 version; | |
125 | resource_size_t pbase; | |
126 | void __iomem *base; | |
e0d205e9 BN |
127 | u32 irq; |
128 | struct completion done; | |
358934a6 SP |
129 | |
130 | const void *tx; | |
131 | void *rx; | |
e0d205e9 BN |
132 | int rcount; |
133 | int wcount; | |
048177ce MP |
134 | |
135 | struct dma_chan *dma_rx; | |
136 | struct dma_chan *dma_tx; | |
137 | int dma_rx_chnum; | |
138 | int dma_tx_chnum; | |
139 | ||
aae7147d | 140 | struct davinci_spi_platform_data pdata; |
358934a6 SP |
141 | |
142 | void (*get_rx)(u32 rx_data, struct davinci_spi *); | |
143 | u32 (*get_tx)(struct davinci_spi *); | |
144 | ||
cda987eb | 145 | u8 bytes_per_word[SPI_MAX_CHIPSELECT]; |
358934a6 SP |
146 | }; |
147 | ||
53a31b07 BN |
148 | static struct davinci_spi_config davinci_spi_default_cfg; |
149 | ||
212d4b69 | 150 | static void davinci_spi_rx_buf_u8(u32 data, struct davinci_spi *dspi) |
358934a6 | 151 | { |
212d4b69 SN |
152 | if (dspi->rx) { |
153 | u8 *rx = dspi->rx; | |
53d454a1 | 154 | *rx++ = (u8)data; |
212d4b69 | 155 | dspi->rx = rx; |
53d454a1 | 156 | } |
358934a6 SP |
157 | } |
158 | ||
212d4b69 | 159 | static void davinci_spi_rx_buf_u16(u32 data, struct davinci_spi *dspi) |
358934a6 | 160 | { |
212d4b69 SN |
161 | if (dspi->rx) { |
162 | u16 *rx = dspi->rx; | |
53d454a1 | 163 | *rx++ = (u16)data; |
212d4b69 | 164 | dspi->rx = rx; |
53d454a1 | 165 | } |
358934a6 SP |
166 | } |
167 | ||
212d4b69 | 168 | static u32 davinci_spi_tx_buf_u8(struct davinci_spi *dspi) |
358934a6 | 169 | { |
53d454a1 | 170 | u32 data = 0; |
212d4b69 SN |
171 | if (dspi->tx) { |
172 | const u8 *tx = dspi->tx; | |
53d454a1 | 173 | data = *tx++; |
212d4b69 | 174 | dspi->tx = tx; |
53d454a1 | 175 | } |
358934a6 SP |
176 | return data; |
177 | } | |
178 | ||
212d4b69 | 179 | static u32 davinci_spi_tx_buf_u16(struct davinci_spi *dspi) |
358934a6 | 180 | { |
53d454a1 | 181 | u32 data = 0; |
212d4b69 SN |
182 | if (dspi->tx) { |
183 | const u16 *tx = dspi->tx; | |
53d454a1 | 184 | data = *tx++; |
212d4b69 | 185 | dspi->tx = tx; |
53d454a1 | 186 | } |
358934a6 SP |
187 | return data; |
188 | } | |
189 | ||
190 | static inline void set_io_bits(void __iomem *addr, u32 bits) | |
191 | { | |
192 | u32 v = ioread32(addr); | |
193 | ||
194 | v |= bits; | |
195 | iowrite32(v, addr); | |
196 | } | |
197 | ||
198 | static inline void clear_io_bits(void __iomem *addr, u32 bits) | |
199 | { | |
200 | u32 v = ioread32(addr); | |
201 | ||
202 | v &= ~bits; | |
203 | iowrite32(v, addr); | |
204 | } | |
205 | ||
358934a6 SP |
206 | /* |
207 | * Interface to control the chip select signal | |
208 | */ | |
209 | static void davinci_spi_chipselect(struct spi_device *spi, int value) | |
210 | { | |
212d4b69 | 211 | struct davinci_spi *dspi; |
358934a6 | 212 | struct davinci_spi_platform_data *pdata; |
7978b8c3 | 213 | u8 chip_sel = spi->chip_select; |
212d4b69 | 214 | u16 spidat1 = CS_DEFAULT; |
23853973 | 215 | bool gpio_chipsel = false; |
358934a6 | 216 | |
212d4b69 | 217 | dspi = spi_master_get_devdata(spi->master); |
aae7147d | 218 | pdata = &dspi->pdata; |
358934a6 | 219 | |
23853973 BN |
220 | if (pdata->chip_sel && chip_sel < pdata->num_chipselect && |
221 | pdata->chip_sel[chip_sel] != SPI_INTERN_CS) | |
222 | gpio_chipsel = true; | |
223 | ||
358934a6 SP |
224 | /* |
225 | * Board specific chip select logic decides the polarity and cs | |
226 | * line for the controller | |
227 | */ | |
23853973 BN |
228 | if (gpio_chipsel) { |
229 | if (value == BITBANG_CS_ACTIVE) | |
230 | gpio_set_value(pdata->chip_sel[chip_sel], 0); | |
231 | else | |
232 | gpio_set_value(pdata->chip_sel[chip_sel], 1); | |
233 | } else { | |
234 | if (value == BITBANG_CS_ACTIVE) { | |
212d4b69 SN |
235 | spidat1 |= SPIDAT1_CSHOLD_MASK; |
236 | spidat1 &= ~(0x1 << chip_sel); | |
23853973 | 237 | } |
7978b8c3 | 238 | |
212d4b69 | 239 | iowrite16(spidat1, dspi->base + SPIDAT1 + 2); |
23853973 | 240 | } |
358934a6 SP |
241 | } |
242 | ||
7fe0092b BN |
243 | /** |
244 | * davinci_spi_get_prescale - Calculates the correct prescale value | |
245 | * @maxspeed_hz: the maximum rate the SPI clock can run at | |
246 | * | |
247 | * This function calculates the prescale value that generates a clock rate | |
248 | * less than or equal to the specified maximum. | |
249 | * | |
250 | * Returns: calculated prescale - 1 for easy programming into SPI registers | |
251 | * or negative error number if valid prescalar cannot be updated. | |
252 | */ | |
212d4b69 | 253 | static inline int davinci_spi_get_prescale(struct davinci_spi *dspi, |
7fe0092b BN |
254 | u32 max_speed_hz) |
255 | { | |
256 | int ret; | |
257 | ||
212d4b69 | 258 | ret = DIV_ROUND_UP(clk_get_rate(dspi->clk), max_speed_hz); |
7fe0092b BN |
259 | |
260 | if (ret < 3 || ret > 256) | |
261 | return -EINVAL; | |
262 | ||
263 | return ret - 1; | |
264 | } | |
265 | ||
358934a6 SP |
266 | /** |
267 | * davinci_spi_setup_transfer - This functions will determine transfer method | |
268 | * @spi: spi device on which data transfer to be done | |
269 | * @t: spi transfer in which transfer info is filled | |
270 | * | |
271 | * This function determines data transfer method (8/16/32 bit transfer). | |
272 | * It will also set the SPI Clock Control register according to | |
273 | * SPI slave device freq. | |
274 | */ | |
275 | static int davinci_spi_setup_transfer(struct spi_device *spi, | |
276 | struct spi_transfer *t) | |
277 | { | |
278 | ||
212d4b69 | 279 | struct davinci_spi *dspi; |
25f33512 | 280 | struct davinci_spi_config *spicfg; |
358934a6 | 281 | u8 bits_per_word = 0; |
25f33512 | 282 | u32 hz = 0, spifmt = 0, prescale = 0; |
358934a6 | 283 | |
212d4b69 | 284 | dspi = spi_master_get_devdata(spi->master); |
25f33512 BN |
285 | spicfg = (struct davinci_spi_config *)spi->controller_data; |
286 | if (!spicfg) | |
287 | spicfg = &davinci_spi_default_cfg; | |
358934a6 SP |
288 | |
289 | if (t) { | |
290 | bits_per_word = t->bits_per_word; | |
291 | hz = t->speed_hz; | |
292 | } | |
293 | ||
294 | /* if bits_per_word is not set then set it default */ | |
295 | if (!bits_per_word) | |
296 | bits_per_word = spi->bits_per_word; | |
297 | ||
298 | /* | |
299 | * Assign function pointer to appropriate transfer method | |
300 | * 8bit, 16bit or 32bit transfer | |
301 | */ | |
302 | if (bits_per_word <= 8 && bits_per_word >= 2) { | |
212d4b69 SN |
303 | dspi->get_rx = davinci_spi_rx_buf_u8; |
304 | dspi->get_tx = davinci_spi_tx_buf_u8; | |
305 | dspi->bytes_per_word[spi->chip_select] = 1; | |
358934a6 | 306 | } else if (bits_per_word <= 16 && bits_per_word >= 2) { |
212d4b69 SN |
307 | dspi->get_rx = davinci_spi_rx_buf_u16; |
308 | dspi->get_tx = davinci_spi_tx_buf_u16; | |
309 | dspi->bytes_per_word[spi->chip_select] = 2; | |
358934a6 SP |
310 | } else |
311 | return -EINVAL; | |
312 | ||
313 | if (!hz) | |
314 | hz = spi->max_speed_hz; | |
315 | ||
25f33512 BN |
316 | /* Set up SPIFMTn register, unique to this chipselect. */ |
317 | ||
212d4b69 | 318 | prescale = davinci_spi_get_prescale(dspi, hz); |
7fe0092b BN |
319 | if (prescale < 0) |
320 | return prescale; | |
321 | ||
25f33512 BN |
322 | spifmt = (prescale << SPIFMT_PRESCALE_SHIFT) | (bits_per_word & 0x1f); |
323 | ||
324 | if (spi->mode & SPI_LSB_FIRST) | |
325 | spifmt |= SPIFMT_SHIFTDIR_MASK; | |
326 | ||
327 | if (spi->mode & SPI_CPOL) | |
328 | spifmt |= SPIFMT_POLARITY_MASK; | |
329 | ||
330 | if (!(spi->mode & SPI_CPHA)) | |
331 | spifmt |= SPIFMT_PHASE_MASK; | |
332 | ||
333 | /* | |
334 | * Version 1 hardware supports two basic SPI modes: | |
335 | * - Standard SPI mode uses 4 pins, with chipselect | |
336 | * - 3 pin SPI is a 4 pin variant without CS (SPI_NO_CS) | |
337 | * (distinct from SPI_3WIRE, with just one data wire; | |
338 | * or similar variants without MOSI or without MISO) | |
339 | * | |
340 | * Version 2 hardware supports an optional handshaking signal, | |
341 | * so it can support two more modes: | |
342 | * - 5 pin SPI variant is standard SPI plus SPI_READY | |
343 | * - 4 pin with enable is (SPI_READY | SPI_NO_CS) | |
344 | */ | |
345 | ||
212d4b69 | 346 | if (dspi->version == SPI_VERSION_2) { |
25f33512 | 347 | |
7abbf23c BN |
348 | u32 delay = 0; |
349 | ||
25f33512 BN |
350 | spifmt |= ((spicfg->wdelay << SPIFMT_WDELAY_SHIFT) |
351 | & SPIFMT_WDELAY_MASK); | |
358934a6 | 352 | |
25f33512 BN |
353 | if (spicfg->odd_parity) |
354 | spifmt |= SPIFMT_ODD_PARITY_MASK; | |
355 | ||
356 | if (spicfg->parity_enable) | |
357 | spifmt |= SPIFMT_PARITYENA_MASK; | |
358 | ||
7abbf23c | 359 | if (spicfg->timer_disable) { |
25f33512 | 360 | spifmt |= SPIFMT_DISTIMER_MASK; |
7abbf23c BN |
361 | } else { |
362 | delay |= (spicfg->c2tdelay << SPIDELAY_C2TDELAY_SHIFT) | |
363 | & SPIDELAY_C2TDELAY_MASK; | |
364 | delay |= (spicfg->t2cdelay << SPIDELAY_T2CDELAY_SHIFT) | |
365 | & SPIDELAY_T2CDELAY_MASK; | |
366 | } | |
25f33512 | 367 | |
7abbf23c | 368 | if (spi->mode & SPI_READY) { |
25f33512 | 369 | spifmt |= SPIFMT_WAITENA_MASK; |
7abbf23c BN |
370 | delay |= (spicfg->t2edelay << SPIDELAY_T2EDELAY_SHIFT) |
371 | & SPIDELAY_T2EDELAY_MASK; | |
372 | delay |= (spicfg->c2edelay << SPIDELAY_C2EDELAY_SHIFT) | |
373 | & SPIDELAY_C2EDELAY_MASK; | |
374 | } | |
375 | ||
212d4b69 | 376 | iowrite32(delay, dspi->base + SPIDELAY); |
25f33512 BN |
377 | } |
378 | ||
212d4b69 | 379 | iowrite32(spifmt, dspi->base + SPIFMT0); |
358934a6 SP |
380 | |
381 | return 0; | |
382 | } | |
383 | ||
358934a6 SP |
384 | /** |
385 | * davinci_spi_setup - This functions will set default transfer method | |
386 | * @spi: spi device on which data transfer to be done | |
387 | * | |
388 | * This functions sets the default transfer method. | |
389 | */ | |
358934a6 SP |
390 | static int davinci_spi_setup(struct spi_device *spi) |
391 | { | |
b23a5d46 | 392 | int retval = 0; |
212d4b69 | 393 | struct davinci_spi *dspi; |
be88471b | 394 | struct davinci_spi_platform_data *pdata; |
358934a6 | 395 | |
212d4b69 | 396 | dspi = spi_master_get_devdata(spi->master); |
aae7147d | 397 | pdata = &dspi->pdata; |
358934a6 SP |
398 | |
399 | /* if bits per word length is zero then set it default 8 */ | |
400 | if (!spi->bits_per_word) | |
401 | spi->bits_per_word = 8; | |
402 | ||
be88471b BN |
403 | if (!(spi->mode & SPI_NO_CS)) { |
404 | if ((pdata->chip_sel == NULL) || | |
405 | (pdata->chip_sel[spi->chip_select] == SPI_INTERN_CS)) | |
212d4b69 | 406 | set_io_bits(dspi->base + SPIPC0, 1 << spi->chip_select); |
be88471b BN |
407 | |
408 | } | |
409 | ||
410 | if (spi->mode & SPI_READY) | |
212d4b69 | 411 | set_io_bits(dspi->base + SPIPC0, SPIPC0_SPIENA_MASK); |
be88471b BN |
412 | |
413 | if (spi->mode & SPI_LOOP) | |
212d4b69 | 414 | set_io_bits(dspi->base + SPIGCR1, SPIGCR1_LOOPBACK_MASK); |
be88471b | 415 | else |
212d4b69 | 416 | clear_io_bits(dspi->base + SPIGCR1, SPIGCR1_LOOPBACK_MASK); |
be88471b | 417 | |
358934a6 SP |
418 | return retval; |
419 | } | |
420 | ||
212d4b69 | 421 | static int davinci_spi_check_error(struct davinci_spi *dspi, int int_status) |
358934a6 | 422 | { |
212d4b69 | 423 | struct device *sdev = dspi->bitbang.master->dev.parent; |
358934a6 SP |
424 | |
425 | if (int_status & SPIFLG_TIMEOUT_MASK) { | |
426 | dev_dbg(sdev, "SPI Time-out Error\n"); | |
427 | return -ETIMEDOUT; | |
428 | } | |
429 | if (int_status & SPIFLG_DESYNC_MASK) { | |
430 | dev_dbg(sdev, "SPI Desynchronization Error\n"); | |
431 | return -EIO; | |
432 | } | |
433 | if (int_status & SPIFLG_BITERR_MASK) { | |
434 | dev_dbg(sdev, "SPI Bit error\n"); | |
435 | return -EIO; | |
436 | } | |
437 | ||
212d4b69 | 438 | if (dspi->version == SPI_VERSION_2) { |
358934a6 SP |
439 | if (int_status & SPIFLG_DLEN_ERR_MASK) { |
440 | dev_dbg(sdev, "SPI Data Length Error\n"); | |
441 | return -EIO; | |
442 | } | |
443 | if (int_status & SPIFLG_PARERR_MASK) { | |
444 | dev_dbg(sdev, "SPI Parity Error\n"); | |
445 | return -EIO; | |
446 | } | |
447 | if (int_status & SPIFLG_OVRRUN_MASK) { | |
448 | dev_dbg(sdev, "SPI Data Overrun error\n"); | |
449 | return -EIO; | |
450 | } | |
358934a6 SP |
451 | if (int_status & SPIFLG_BUF_INIT_ACTIVE_MASK) { |
452 | dev_dbg(sdev, "SPI Buffer Init Active\n"); | |
453 | return -EBUSY; | |
454 | } | |
455 | } | |
456 | ||
457 | return 0; | |
458 | } | |
459 | ||
e0d205e9 BN |
460 | /** |
461 | * davinci_spi_process_events - check for and handle any SPI controller events | |
212d4b69 | 462 | * @dspi: the controller data |
e0d205e9 BN |
463 | * |
464 | * This function will check the SPIFLG register and handle any events that are | |
465 | * detected there | |
466 | */ | |
212d4b69 | 467 | static int davinci_spi_process_events(struct davinci_spi *dspi) |
e0d205e9 | 468 | { |
212d4b69 | 469 | u32 buf, status, errors = 0, spidat1; |
e0d205e9 | 470 | |
212d4b69 | 471 | buf = ioread32(dspi->base + SPIBUF); |
e0d205e9 | 472 | |
212d4b69 SN |
473 | if (dspi->rcount > 0 && !(buf & SPIBUF_RXEMPTY_MASK)) { |
474 | dspi->get_rx(buf & 0xFFFF, dspi); | |
475 | dspi->rcount--; | |
e0d205e9 BN |
476 | } |
477 | ||
212d4b69 | 478 | status = ioread32(dspi->base + SPIFLG); |
e0d205e9 BN |
479 | |
480 | if (unlikely(status & SPIFLG_ERROR_MASK)) { | |
481 | errors = status & SPIFLG_ERROR_MASK; | |
482 | goto out; | |
483 | } | |
484 | ||
212d4b69 SN |
485 | if (dspi->wcount > 0 && !(buf & SPIBUF_TXFULL_MASK)) { |
486 | spidat1 = ioread32(dspi->base + SPIDAT1); | |
487 | dspi->wcount--; | |
488 | spidat1 &= ~0xFFFF; | |
489 | spidat1 |= 0xFFFF & dspi->get_tx(dspi); | |
490 | iowrite32(spidat1, dspi->base + SPIDAT1); | |
e0d205e9 BN |
491 | } |
492 | ||
493 | out: | |
494 | return errors; | |
495 | } | |
496 | ||
048177ce | 497 | static void davinci_spi_dma_rx_callback(void *data) |
87467bd9 | 498 | { |
048177ce | 499 | struct davinci_spi *dspi = (struct davinci_spi *)data; |
87467bd9 | 500 | |
048177ce | 501 | dspi->rcount = 0; |
87467bd9 | 502 | |
048177ce MP |
503 | if (!dspi->wcount && !dspi->rcount) |
504 | complete(&dspi->done); | |
505 | } | |
87467bd9 | 506 | |
048177ce MP |
507 | static void davinci_spi_dma_tx_callback(void *data) |
508 | { | |
509 | struct davinci_spi *dspi = (struct davinci_spi *)data; | |
510 | ||
511 | dspi->wcount = 0; | |
512 | ||
513 | if (!dspi->wcount && !dspi->rcount) | |
212d4b69 | 514 | complete(&dspi->done); |
87467bd9 BN |
515 | } |
516 | ||
358934a6 SP |
517 | /** |
518 | * davinci_spi_bufs - functions which will handle transfer data | |
519 | * @spi: spi device on which data transfer to be done | |
520 | * @t: spi transfer in which transfer info is filled | |
521 | * | |
522 | * This function will put data to be transferred into data register | |
523 | * of SPI controller and then wait until the completion will be marked | |
524 | * by the IRQ Handler. | |
525 | */ | |
87467bd9 | 526 | static int davinci_spi_bufs(struct spi_device *spi, struct spi_transfer *t) |
358934a6 | 527 | { |
212d4b69 | 528 | struct davinci_spi *dspi; |
048177ce | 529 | int data_type, ret = -ENOMEM; |
212d4b69 | 530 | u32 tx_data, spidat1; |
839c996c | 531 | u32 errors = 0; |
e0d205e9 | 532 | struct davinci_spi_config *spicfg; |
358934a6 | 533 | struct davinci_spi_platform_data *pdata; |
87467bd9 | 534 | unsigned uninitialized_var(rx_buf_count); |
048177ce MP |
535 | void *dummy_buf = NULL; |
536 | struct scatterlist sg_rx, sg_tx; | |
358934a6 | 537 | |
212d4b69 | 538 | dspi = spi_master_get_devdata(spi->master); |
aae7147d | 539 | pdata = &dspi->pdata; |
e0d205e9 BN |
540 | spicfg = (struct davinci_spi_config *)spi->controller_data; |
541 | if (!spicfg) | |
542 | spicfg = &davinci_spi_default_cfg; | |
87467bd9 BN |
543 | |
544 | /* convert len to words based on bits_per_word */ | |
212d4b69 | 545 | data_type = dspi->bytes_per_word[spi->chip_select]; |
358934a6 | 546 | |
212d4b69 SN |
547 | dspi->tx = t->tx_buf; |
548 | dspi->rx = t->rx_buf; | |
549 | dspi->wcount = t->len / data_type; | |
550 | dspi->rcount = dspi->wcount; | |
7978b8c3 | 551 | |
212d4b69 | 552 | spidat1 = ioread32(dspi->base + SPIDAT1); |
839c996c | 553 | |
212d4b69 SN |
554 | clear_io_bits(dspi->base + SPIGCR1, SPIGCR1_POWERDOWN_MASK); |
555 | set_io_bits(dspi->base + SPIGCR1, SPIGCR1_SPIENA_MASK); | |
358934a6 | 556 | |
212d4b69 | 557 | INIT_COMPLETION(dspi->done); |
87467bd9 BN |
558 | |
559 | if (spicfg->io_type == SPI_IO_TYPE_INTR) | |
212d4b69 | 560 | set_io_bits(dspi->base + SPIINT, SPIINT_MASKINT); |
cf90fe73 | 561 | |
87467bd9 BN |
562 | if (spicfg->io_type != SPI_IO_TYPE_DMA) { |
563 | /* start the transfer */ | |
212d4b69 SN |
564 | dspi->wcount--; |
565 | tx_data = dspi->get_tx(dspi); | |
566 | spidat1 &= 0xFFFF0000; | |
567 | spidat1 |= tx_data & 0xFFFF; | |
568 | iowrite32(spidat1, dspi->base + SPIDAT1); | |
87467bd9 | 569 | } else { |
048177ce MP |
570 | struct dma_slave_config dma_rx_conf = { |
571 | .direction = DMA_DEV_TO_MEM, | |
572 | .src_addr = (unsigned long)dspi->pbase + SPIBUF, | |
573 | .src_addr_width = data_type, | |
574 | .src_maxburst = 1, | |
575 | }; | |
576 | struct dma_slave_config dma_tx_conf = { | |
577 | .direction = DMA_MEM_TO_DEV, | |
578 | .dst_addr = (unsigned long)dspi->pbase + SPIDAT1, | |
579 | .dst_addr_width = data_type, | |
580 | .dst_maxburst = 1, | |
581 | }; | |
582 | struct dma_async_tx_descriptor *rxdesc; | |
583 | struct dma_async_tx_descriptor *txdesc; | |
584 | void *buf; | |
585 | ||
586 | dummy_buf = kzalloc(t->len, GFP_KERNEL); | |
587 | if (!dummy_buf) | |
588 | goto err_alloc_dummy_buf; | |
589 | ||
590 | dmaengine_slave_config(dspi->dma_rx, &dma_rx_conf); | |
591 | dmaengine_slave_config(dspi->dma_tx, &dma_tx_conf); | |
592 | ||
593 | sg_init_table(&sg_rx, 1); | |
594 | if (!t->rx_buf) | |
595 | buf = dummy_buf; | |
b1178b21 | 596 | else |
048177ce MP |
597 | buf = t->rx_buf; |
598 | t->rx_dma = dma_map_single(&spi->dev, buf, | |
599 | t->len, DMA_FROM_DEVICE); | |
600 | if (!t->rx_dma) { | |
601 | ret = -EFAULT; | |
602 | goto err_rx_map; | |
87467bd9 | 603 | } |
048177ce MP |
604 | sg_dma_address(&sg_rx) = t->rx_dma; |
605 | sg_dma_len(&sg_rx) = t->len; | |
87467bd9 | 606 | |
048177ce MP |
607 | sg_init_table(&sg_tx, 1); |
608 | if (!t->tx_buf) | |
609 | buf = dummy_buf; | |
610 | else | |
611 | buf = (void *)t->tx_buf; | |
612 | t->tx_dma = dma_map_single(&spi->dev, buf, | |
613 | t->len, DMA_FROM_DEVICE); | |
614 | if (!t->tx_dma) { | |
615 | ret = -EFAULT; | |
616 | goto err_tx_map; | |
87467bd9 | 617 | } |
048177ce MP |
618 | sg_dma_address(&sg_tx) = t->tx_dma; |
619 | sg_dma_len(&sg_tx) = t->len; | |
620 | ||
621 | rxdesc = dmaengine_prep_slave_sg(dspi->dma_rx, | |
622 | &sg_rx, 1, DMA_DEV_TO_MEM, | |
623 | DMA_PREP_INTERRUPT | DMA_CTRL_ACK); | |
624 | if (!rxdesc) | |
625 | goto err_desc; | |
626 | ||
627 | txdesc = dmaengine_prep_slave_sg(dspi->dma_tx, | |
628 | &sg_tx, 1, DMA_MEM_TO_DEV, | |
629 | DMA_PREP_INTERRUPT | DMA_CTRL_ACK); | |
630 | if (!txdesc) | |
631 | goto err_desc; | |
632 | ||
633 | rxdesc->callback = davinci_spi_dma_rx_callback; | |
634 | rxdesc->callback_param = (void *)dspi; | |
635 | txdesc->callback = davinci_spi_dma_tx_callback; | |
636 | txdesc->callback_param = (void *)dspi; | |
87467bd9 BN |
637 | |
638 | if (pdata->cshold_bug) | |
212d4b69 | 639 | iowrite16(spidat1 >> 16, dspi->base + SPIDAT1 + 2); |
87467bd9 | 640 | |
048177ce MP |
641 | dmaengine_submit(rxdesc); |
642 | dmaengine_submit(txdesc); | |
643 | ||
644 | dma_async_issue_pending(dspi->dma_rx); | |
645 | dma_async_issue_pending(dspi->dma_tx); | |
646 | ||
212d4b69 | 647 | set_io_bits(dspi->base + SPIINT, SPIINT_DMA_REQ_EN); |
87467bd9 | 648 | } |
358934a6 | 649 | |
e0d205e9 | 650 | /* Wait for the transfer to complete */ |
87467bd9 | 651 | if (spicfg->io_type != SPI_IO_TYPE_POLL) { |
212d4b69 | 652 | wait_for_completion_interruptible(&(dspi->done)); |
e0d205e9 | 653 | } else { |
212d4b69 SN |
654 | while (dspi->rcount > 0 || dspi->wcount > 0) { |
655 | errors = davinci_spi_process_events(dspi); | |
e0d205e9 BN |
656 | if (errors) |
657 | break; | |
658 | cpu_relax(); | |
358934a6 SP |
659 | } |
660 | } | |
661 | ||
212d4b69 | 662 | clear_io_bits(dspi->base + SPIINT, SPIINT_MASKALL); |
87467bd9 | 663 | if (spicfg->io_type == SPI_IO_TYPE_DMA) { |
212d4b69 | 664 | clear_io_bits(dspi->base + SPIINT, SPIINT_DMA_REQ_EN); |
048177ce MP |
665 | |
666 | dma_unmap_single(&spi->dev, t->rx_dma, | |
667 | t->len, DMA_FROM_DEVICE); | |
668 | dma_unmap_single(&spi->dev, t->tx_dma, | |
669 | t->len, DMA_TO_DEVICE); | |
670 | kfree(dummy_buf); | |
87467bd9 | 671 | } |
e0d205e9 | 672 | |
212d4b69 SN |
673 | clear_io_bits(dspi->base + SPIGCR1, SPIGCR1_SPIENA_MASK); |
674 | set_io_bits(dspi->base + SPIGCR1, SPIGCR1_POWERDOWN_MASK); | |
3f27b57c | 675 | |
358934a6 SP |
676 | /* |
677 | * Check for bit error, desync error,parity error,timeout error and | |
678 | * receive overflow errors | |
679 | */ | |
839c996c | 680 | if (errors) { |
212d4b69 | 681 | ret = davinci_spi_check_error(dspi, errors); |
839c996c BN |
682 | WARN(!ret, "%s: error reported but no error found!\n", |
683 | dev_name(&spi->dev)); | |
358934a6 | 684 | return ret; |
839c996c | 685 | } |
358934a6 | 686 | |
212d4b69 | 687 | if (dspi->rcount != 0 || dspi->wcount != 0) { |
048177ce | 688 | dev_err(&spi->dev, "SPI data transfer error\n"); |
87467bd9 BN |
689 | return -EIO; |
690 | } | |
691 | ||
358934a6 | 692 | return t->len; |
048177ce MP |
693 | |
694 | err_desc: | |
695 | dma_unmap_single(&spi->dev, t->tx_dma, t->len, DMA_TO_DEVICE); | |
696 | err_tx_map: | |
697 | dma_unmap_single(&spi->dev, t->rx_dma, t->len, DMA_FROM_DEVICE); | |
698 | err_rx_map: | |
699 | kfree(dummy_buf); | |
700 | err_alloc_dummy_buf: | |
701 | return ret; | |
358934a6 SP |
702 | } |
703 | ||
e0d205e9 BN |
704 | /** |
705 | * davinci_spi_irq - Interrupt handler for SPI Master Controller | |
706 | * @irq: IRQ number for this SPI Master | |
707 | * @context_data: structure for SPI Master controller davinci_spi | |
708 | * | |
709 | * ISR will determine that interrupt arrives either for READ or WRITE command. | |
710 | * According to command it will do the appropriate action. It will check | |
711 | * transfer length and if it is not zero then dispatch transfer command again. | |
712 | * If transfer length is zero then it will indicate the COMPLETION so that | |
713 | * davinci_spi_bufs function can go ahead. | |
714 | */ | |
212d4b69 | 715 | static irqreturn_t davinci_spi_irq(s32 irq, void *data) |
e0d205e9 | 716 | { |
212d4b69 | 717 | struct davinci_spi *dspi = data; |
e0d205e9 BN |
718 | int status; |
719 | ||
212d4b69 | 720 | status = davinci_spi_process_events(dspi); |
e0d205e9 | 721 | if (unlikely(status != 0)) |
212d4b69 | 722 | clear_io_bits(dspi->base + SPIINT, SPIINT_MASKINT); |
e0d205e9 | 723 | |
212d4b69 SN |
724 | if ((!dspi->rcount && !dspi->wcount) || status) |
725 | complete(&dspi->done); | |
e0d205e9 BN |
726 | |
727 | return IRQ_HANDLED; | |
728 | } | |
729 | ||
212d4b69 | 730 | static int davinci_spi_request_dma(struct davinci_spi *dspi) |
903ca25b | 731 | { |
048177ce MP |
732 | dma_cap_mask_t mask; |
733 | struct device *sdev = dspi->bitbang.master->dev.parent; | |
903ca25b SN |
734 | int r; |
735 | ||
048177ce MP |
736 | dma_cap_zero(mask); |
737 | dma_cap_set(DMA_SLAVE, mask); | |
738 | ||
739 | dspi->dma_rx = dma_request_channel(mask, edma_filter_fn, | |
740 | &dspi->dma_rx_chnum); | |
741 | if (!dspi->dma_rx) { | |
742 | dev_err(sdev, "request RX DMA channel failed\n"); | |
743 | r = -ENODEV; | |
523c37e7 | 744 | goto rx_dma_failed; |
903ca25b SN |
745 | } |
746 | ||
048177ce MP |
747 | dspi->dma_tx = dma_request_channel(mask, edma_filter_fn, |
748 | &dspi->dma_tx_chnum); | |
749 | if (!dspi->dma_tx) { | |
750 | dev_err(sdev, "request TX DMA channel failed\n"); | |
751 | r = -ENODEV; | |
523c37e7 | 752 | goto tx_dma_failed; |
903ca25b SN |
753 | } |
754 | ||
755 | return 0; | |
048177ce | 756 | |
523c37e7 | 757 | tx_dma_failed: |
048177ce | 758 | dma_release_channel(dspi->dma_rx); |
523c37e7 BN |
759 | rx_dma_failed: |
760 | return r; | |
903ca25b SN |
761 | } |
762 | ||
aae7147d MK |
763 | #if defined(CONFIG_OF) |
764 | static const struct of_device_id davinci_spi_of_match[] = { | |
765 | { | |
766 | .compatible = "ti,dm644x-spi", | |
767 | }, | |
768 | { | |
769 | .compatible = "ti,da8xx-spi", | |
770 | .data = (void *)SPI_VERSION_2, | |
771 | }, | |
772 | { }, | |
773 | }; | |
774 | MODULE_DEVICE_TABLE(of, davini_spi_of_match); | |
775 | ||
776 | /** | |
777 | * spi_davinci_get_pdata - Get platform data from DTS binding | |
778 | * @pdev: ptr to platform data | |
779 | * @dspi: ptr to driver data | |
780 | * | |
781 | * Parses and populates pdata in dspi from device tree bindings. | |
782 | * | |
783 | * NOTE: Not all platform data params are supported currently. | |
784 | */ | |
785 | static int spi_davinci_get_pdata(struct platform_device *pdev, | |
786 | struct davinci_spi *dspi) | |
787 | { | |
788 | struct device_node *node = pdev->dev.of_node; | |
789 | struct davinci_spi_platform_data *pdata; | |
790 | unsigned int num_cs, intr_line = 0; | |
791 | const struct of_device_id *match; | |
792 | ||
793 | pdata = &dspi->pdata; | |
794 | ||
795 | pdata->version = SPI_VERSION_1; | |
796 | match = of_match_device(of_match_ptr(davinci_spi_of_match), | |
797 | &pdev->dev); | |
798 | if (!match) | |
799 | return -ENODEV; | |
800 | ||
801 | /* match data has the SPI version number for SPI_VERSION_2 */ | |
802 | if (match->data == (void *)SPI_VERSION_2) | |
803 | pdata->version = SPI_VERSION_2; | |
804 | ||
805 | /* | |
806 | * default num_cs is 1 and all chipsel are internal to the chip | |
807 | * indicated by chip_sel being NULL. GPIO based CS is not | |
808 | * supported yet in DT bindings. | |
809 | */ | |
810 | num_cs = 1; | |
811 | of_property_read_u32(node, "num-cs", &num_cs); | |
812 | pdata->num_chipselect = num_cs; | |
813 | of_property_read_u32(node, "ti,davinci-spi-intr-line", &intr_line); | |
814 | pdata->intr_line = intr_line; | |
815 | return 0; | |
816 | } | |
817 | #else | |
818 | #define davinci_spi_of_match NULL | |
819 | static struct davinci_spi_platform_data | |
820 | *spi_davinci_get_pdata(struct platform_device *pdev, | |
821 | struct davinci_spi *dspi) | |
822 | { | |
823 | return -ENODEV; | |
824 | } | |
825 | #endif | |
826 | ||
358934a6 SP |
827 | /** |
828 | * davinci_spi_probe - probe function for SPI Master Controller | |
829 | * @pdev: platform_device structure which contains plateform specific data | |
035540f6 BN |
830 | * |
831 | * According to Linux Device Model this function will be invoked by Linux | |
832 | * with platform_device struct which contains the device specific info. | |
833 | * This function will map the SPI controller's memory, register IRQ, | |
834 | * Reset SPI controller and setting its registers to default value. | |
835 | * It will invoke spi_bitbang_start to create work queue so that client driver | |
836 | * can register transfer method to work queue. | |
358934a6 | 837 | */ |
fd4a319b | 838 | static int davinci_spi_probe(struct platform_device *pdev) |
358934a6 SP |
839 | { |
840 | struct spi_master *master; | |
212d4b69 | 841 | struct davinci_spi *dspi; |
358934a6 SP |
842 | struct davinci_spi_platform_data *pdata; |
843 | struct resource *r, *mem; | |
844 | resource_size_t dma_rx_chan = SPI_NO_RESOURCE; | |
845 | resource_size_t dma_tx_chan = SPI_NO_RESOURCE; | |
358934a6 | 846 | int i = 0, ret = 0; |
f34bd4cc | 847 | u32 spipc0; |
358934a6 | 848 | |
358934a6 SP |
849 | master = spi_alloc_master(&pdev->dev, sizeof(struct davinci_spi)); |
850 | if (master == NULL) { | |
851 | ret = -ENOMEM; | |
852 | goto err; | |
853 | } | |
854 | ||
855 | dev_set_drvdata(&pdev->dev, master); | |
856 | ||
212d4b69 SN |
857 | dspi = spi_master_get_devdata(master); |
858 | if (dspi == NULL) { | |
358934a6 SP |
859 | ret = -ENOENT; |
860 | goto free_master; | |
861 | } | |
862 | ||
aae7147d MK |
863 | if (pdev->dev.platform_data) { |
864 | pdata = pdev->dev.platform_data; | |
865 | dspi->pdata = *pdata; | |
866 | } else { | |
867 | /* update dspi pdata with that from the DT */ | |
868 | ret = spi_davinci_get_pdata(pdev, dspi); | |
869 | if (ret < 0) | |
870 | goto free_master; | |
871 | } | |
872 | ||
873 | /* pdata in dspi is now updated and point pdata to that */ | |
874 | pdata = &dspi->pdata; | |
875 | ||
358934a6 SP |
876 | r = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
877 | if (r == NULL) { | |
878 | ret = -ENOENT; | |
879 | goto free_master; | |
880 | } | |
881 | ||
212d4b69 | 882 | dspi->pbase = r->start; |
358934a6 | 883 | |
0e0eae4d | 884 | mem = request_mem_region(r->start, resource_size(r), pdev->name); |
358934a6 SP |
885 | if (mem == NULL) { |
886 | ret = -EBUSY; | |
887 | goto free_master; | |
888 | } | |
889 | ||
212d4b69 SN |
890 | dspi->base = ioremap(r->start, resource_size(r)); |
891 | if (dspi->base == NULL) { | |
358934a6 SP |
892 | ret = -ENOMEM; |
893 | goto release_region; | |
894 | } | |
895 | ||
212d4b69 SN |
896 | dspi->irq = platform_get_irq(pdev, 0); |
897 | if (dspi->irq <= 0) { | |
e0d205e9 BN |
898 | ret = -EINVAL; |
899 | goto unmap_io; | |
900 | } | |
901 | ||
212d4b69 SN |
902 | ret = request_irq(dspi->irq, davinci_spi_irq, 0, dev_name(&pdev->dev), |
903 | dspi); | |
e0d205e9 BN |
904 | if (ret) |
905 | goto unmap_io; | |
906 | ||
212d4b69 SN |
907 | dspi->bitbang.master = spi_master_get(master); |
908 | if (dspi->bitbang.master == NULL) { | |
358934a6 | 909 | ret = -ENODEV; |
d3f7141c | 910 | goto irq_free; |
358934a6 SP |
911 | } |
912 | ||
212d4b69 SN |
913 | dspi->clk = clk_get(&pdev->dev, NULL); |
914 | if (IS_ERR(dspi->clk)) { | |
358934a6 SP |
915 | ret = -ENODEV; |
916 | goto put_master; | |
917 | } | |
aae7147d | 918 | clk_prepare_enable(dspi->clk); |
358934a6 | 919 | |
aae7147d | 920 | master->dev.of_node = pdev->dev.of_node; |
358934a6 SP |
921 | master->bus_num = pdev->id; |
922 | master->num_chipselect = pdata->num_chipselect; | |
923 | master->setup = davinci_spi_setup; | |
358934a6 | 924 | |
212d4b69 SN |
925 | dspi->bitbang.chipselect = davinci_spi_chipselect; |
926 | dspi->bitbang.setup_transfer = davinci_spi_setup_transfer; | |
358934a6 | 927 | |
212d4b69 | 928 | dspi->version = pdata->version; |
358934a6 | 929 | |
212d4b69 SN |
930 | dspi->bitbang.flags = SPI_NO_CS | SPI_LSB_FIRST | SPI_LOOP; |
931 | if (dspi->version == SPI_VERSION_2) | |
932 | dspi->bitbang.flags |= SPI_READY; | |
358934a6 | 933 | |
903ca25b SN |
934 | r = platform_get_resource(pdev, IORESOURCE_DMA, 0); |
935 | if (r) | |
936 | dma_rx_chan = r->start; | |
937 | r = platform_get_resource(pdev, IORESOURCE_DMA, 1); | |
938 | if (r) | |
939 | dma_tx_chan = r->start; | |
903ca25b | 940 | |
212d4b69 | 941 | dspi->bitbang.txrx_bufs = davinci_spi_bufs; |
903ca25b | 942 | if (dma_rx_chan != SPI_NO_RESOURCE && |
2e3e2a5e | 943 | dma_tx_chan != SPI_NO_RESOURCE) { |
048177ce MP |
944 | dspi->dma_rx_chnum = dma_rx_chan; |
945 | dspi->dma_tx_chnum = dma_tx_chan; | |
96fd881f | 946 | |
212d4b69 | 947 | ret = davinci_spi_request_dma(dspi); |
903ca25b SN |
948 | if (ret) |
949 | goto free_clk; | |
950 | ||
87467bd9 BN |
951 | dev_info(&pdev->dev, "DMA: supported\n"); |
952 | dev_info(&pdev->dev, "DMA: RX channel: %d, TX channel: %d, " | |
953 | "event queue: %d\n", dma_rx_chan, dma_tx_chan, | |
2e3e2a5e | 954 | pdata->dma_event_q); |
358934a6 SP |
955 | } |
956 | ||
212d4b69 SN |
957 | dspi->get_rx = davinci_spi_rx_buf_u8; |
958 | dspi->get_tx = davinci_spi_tx_buf_u8; | |
358934a6 | 959 | |
212d4b69 | 960 | init_completion(&dspi->done); |
e0d205e9 | 961 | |
358934a6 | 962 | /* Reset In/OUT SPI module */ |
212d4b69 | 963 | iowrite32(0, dspi->base + SPIGCR0); |
358934a6 | 964 | udelay(100); |
212d4b69 | 965 | iowrite32(1, dspi->base + SPIGCR0); |
358934a6 | 966 | |
be88471b | 967 | /* Set up SPIPC0. CS and ENA init is done in davinci_spi_setup */ |
f34bd4cc | 968 | spipc0 = SPIPC0_DIFUN_MASK | SPIPC0_DOFUN_MASK | SPIPC0_CLKFUN_MASK; |
212d4b69 | 969 | iowrite32(spipc0, dspi->base + SPIPC0); |
f34bd4cc | 970 | |
23853973 BN |
971 | /* initialize chip selects */ |
972 | if (pdata->chip_sel) { | |
973 | for (i = 0; i < pdata->num_chipselect; i++) { | |
974 | if (pdata->chip_sel[i] != SPI_INTERN_CS) | |
975 | gpio_direction_output(pdata->chip_sel[i], 1); | |
976 | } | |
977 | } | |
978 | ||
e0d205e9 | 979 | if (pdata->intr_line) |
212d4b69 | 980 | iowrite32(SPI_INTLVL_1, dspi->base + SPILVL); |
e0d205e9 | 981 | else |
212d4b69 | 982 | iowrite32(SPI_INTLVL_0, dspi->base + SPILVL); |
e0d205e9 | 983 | |
212d4b69 | 984 | iowrite32(CS_DEFAULT, dspi->base + SPIDEF); |
843a713b | 985 | |
358934a6 | 986 | /* master mode default */ |
212d4b69 SN |
987 | set_io_bits(dspi->base + SPIGCR1, SPIGCR1_CLKMOD_MASK); |
988 | set_io_bits(dspi->base + SPIGCR1, SPIGCR1_MASTER_MASK); | |
989 | set_io_bits(dspi->base + SPIGCR1, SPIGCR1_POWERDOWN_MASK); | |
358934a6 | 990 | |
212d4b69 | 991 | ret = spi_bitbang_start(&dspi->bitbang); |
358934a6 | 992 | if (ret) |
903ca25b | 993 | goto free_dma; |
358934a6 | 994 | |
212d4b69 | 995 | dev_info(&pdev->dev, "Controller at 0x%p\n", dspi->base); |
358934a6 | 996 | |
358934a6 SP |
997 | return ret; |
998 | ||
903ca25b | 999 | free_dma: |
048177ce MP |
1000 | dma_release_channel(dspi->dma_rx); |
1001 | dma_release_channel(dspi->dma_tx); | |
358934a6 | 1002 | free_clk: |
aae7147d | 1003 | clk_disable_unprepare(dspi->clk); |
212d4b69 | 1004 | clk_put(dspi->clk); |
358934a6 SP |
1005 | put_master: |
1006 | spi_master_put(master); | |
e0d205e9 | 1007 | irq_free: |
212d4b69 | 1008 | free_irq(dspi->irq, dspi); |
358934a6 | 1009 | unmap_io: |
212d4b69 | 1010 | iounmap(dspi->base); |
358934a6 | 1011 | release_region: |
212d4b69 | 1012 | release_mem_region(dspi->pbase, resource_size(r)); |
358934a6 SP |
1013 | free_master: |
1014 | kfree(master); | |
1015 | err: | |
1016 | return ret; | |
1017 | } | |
1018 | ||
1019 | /** | |
1020 | * davinci_spi_remove - remove function for SPI Master Controller | |
1021 | * @pdev: platform_device structure which contains plateform specific data | |
1022 | * | |
1023 | * This function will do the reverse action of davinci_spi_probe function | |
1024 | * It will free the IRQ and SPI controller's memory region. | |
1025 | * It will also call spi_bitbang_stop to destroy the work queue which was | |
1026 | * created by spi_bitbang_start. | |
1027 | */ | |
fd4a319b | 1028 | static int davinci_spi_remove(struct platform_device *pdev) |
358934a6 | 1029 | { |
212d4b69 | 1030 | struct davinci_spi *dspi; |
358934a6 | 1031 | struct spi_master *master; |
0e0eae4d | 1032 | struct resource *r; |
358934a6 SP |
1033 | |
1034 | master = dev_get_drvdata(&pdev->dev); | |
212d4b69 | 1035 | dspi = spi_master_get_devdata(master); |
358934a6 | 1036 | |
212d4b69 | 1037 | spi_bitbang_stop(&dspi->bitbang); |
358934a6 | 1038 | |
aae7147d | 1039 | clk_disable_unprepare(dspi->clk); |
212d4b69 | 1040 | clk_put(dspi->clk); |
358934a6 | 1041 | spi_master_put(master); |
212d4b69 SN |
1042 | free_irq(dspi->irq, dspi); |
1043 | iounmap(dspi->base); | |
0e0eae4d | 1044 | r = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
212d4b69 | 1045 | release_mem_region(dspi->pbase, resource_size(r)); |
358934a6 SP |
1046 | |
1047 | return 0; | |
1048 | } | |
1049 | ||
1050 | static struct platform_driver davinci_spi_driver = { | |
d8c174cd BN |
1051 | .driver = { |
1052 | .name = "spi_davinci", | |
1053 | .owner = THIS_MODULE, | |
aae7147d | 1054 | .of_match_table = davinci_spi_of_match, |
d8c174cd | 1055 | }, |
940ab889 | 1056 | .probe = davinci_spi_probe, |
fd4a319b | 1057 | .remove = davinci_spi_remove, |
358934a6 | 1058 | }; |
940ab889 | 1059 | module_platform_driver(davinci_spi_driver); |
358934a6 SP |
1060 | |
1061 | MODULE_DESCRIPTION("TI DaVinci SPI Master Controller Driver"); | |
1062 | MODULE_LICENSE("GPL"); |