projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
staging: brcm80211: fix "ERROR: open brace '{' following function dec..."
[deliverable/linux.git] / drivers / staging / brcm80211 / util / bcmsrom.c
CommitLineData
a9533e7e
HP		 1/*
2 * Copyright (c) 2010 Broadcom Corporation
3 *
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
11 * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
13 * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
14 * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15 */
16
17#include <typedefs.h>
18#include <bcmdefs.h>
19#include <osl.h>
20#include <stdarg.h>
21#include <bcmutils.h>
22#include <hndsoc.h>
23#include <sbchipc.h>
24#include <bcmdevs.h>
25#include <bcmendian.h>
26#include <pcicfg.h>
27#include <siutils.h>
28#include <bcmsrom.h>
29#include <bcmsrom_tbl.h>
30#ifdef BCMSDIO
31#include <bcmsdh.h>
32#include <sdio.h>
33#endif
34
35#include <bcmnvram.h>
36#include <bcmotp.h>
37
38#if defined(BCMSDIO)
39#include <sbsdio.h>
40#include <sbhnddma.h>
41#include <sbsdpcmdev.h>
42#endif
43
44#include <proto/ethernet.h> /* for sprom content groking */
45
46#define BS_ERROR(args)
47
48#define SROM_OFFSET(sih) ((sih->ccrev > 31) ? \
49 (((sih->cccaps & CC_CAP_SROM) == 0) ? NULL : \
50 ((uint8 *)curmap + PCI_16KB0_CCREGS_OFFSET + CC_SROM_OTP)) : \
51 ((uint8 *)curmap + PCI_BAR0_SPROM_OFFSET))
52
53#if defined(BCMDBG)
54#define WRITE_ENABLE_DELAY 500 /* 500 ms after write enable/disable toggle */
55#define WRITE_WORD_DELAY 20 /* 20 ms between each word write */
56#endif
57
58typedef struct varbuf {
59 char *base; /* pointer to buffer base */
60 char *buf; /* pointer to current position */
61 unsigned int size; /* current (residual) size in bytes */
62} varbuf_t;
63extern char *_vars;
64extern uint _varsz;
65
66#define SROM_CIS_SINGLE 1
67
7cc4a4c0
JC		 68static int initvars_srom_si(si_t *sih, osl_t *osh, void *curmap, char **vars,
69 uint *count);
70static void _initvars_srom_pci(uint8 sromrev, uint16 *srom, uint off,
71 varbuf_t *b);
72static int initvars_srom_pci(si_t *sih, void *curmap, char **vars,
73 uint *count);
74static int initvars_flash_si(si_t *sih, char **vars, uint *count);
a9533e7e 75#ifdef BCMSDIO
7cc4a4c0
JC		 76static int initvars_cis_sdio(osl_t *osh, char **vars, uint *count);
77static int sprom_cmd_sdio(osl_t *osh, uint8 cmd);
78static int sprom_read_sdio(osl_t *osh, uint16 addr, uint16 *data);
a9533e7e 79#endif /* BCMSDIO */
7cc4a4c0
JC		 80static int sprom_read_pci(osl_t *osh, si_t *sih, uint16 *sprom, uint wordoff,
81 uint16 *buf, uint nwords, bool check_crc);
a9533e7e 82#if defined(BCMNVRAMR)
7cc4a4c0 83static int otp_read_pci(osl_t *osh, si_t *sih, uint16 *buf, uint bufsz);
a9533e7e 84#endif
7cc4a4c0 85static uint16 srom_cc_cmd(si_t *sih, osl_t *osh, void *ccregs, uint32 cmd,
a9533e7e
HP		 86 uint wordoff, uint16 data);
87
7cc4a4c0
JC		 88static int initvars_table(osl_t *osh, char *start, char *end, char **vars,
89 uint *count);
90static int initvars_flash(si_t *sih, osl_t *osh, char **vp, uint len);
a9533e7e
HP		 91
92/* Initialization of varbuf structure */
a2627bc0
JC		 93static void BCMATTACHFN(varbuf_init) (varbuf_t *b, char *buf, uint size)
94{
a9533e7e
HP		 95 b->size = size;
96 b->base = b->buf = buf;
97}
98
99/* append a null terminated var=value string */
a2627bc0
JC		 100static int BCMATTACHFN(varbuf_append) (varbuf_t *b, const char *fmt, ...)
101{
a9533e7e
HP		 102 va_list ap;
103 int r;
104 size_t len;
105 char *s;
106
107 if (b->size < 2)
108 return 0;
109
110 va_start(ap, fmt);
111 r = vsnprintf(b->buf, b->size, fmt, ap);
112 va_end(ap);
113
114 /* C99 snprintf behavior returns r >= size on overflow,
115 * others return -1 on overflow.
116 * All return -1 on format error.
117 * We need to leave room for 2 null terminations, one for the current var
118 * string, and one for final null of the var table. So check that the
119 * strlen written, r, leaves room for 2 chars.
120 */
121 if ((r == -1) || (r > (int)(b->size - 2))) {
122 b->size = 0;
123 return 0;
124 }
125
126 /* Remove any earlier occurrence of the same variable */
127 if ((s = strchr(b->buf, '=')) != NULL) {
128 len = (size_t) (s - b->buf);
129 for (s = b->base; s < b->buf;) {
130 if ((bcmp(s, b->buf, len) == 0) && s[len] == '=') {
131 len = strlen(s) + 1;
132 memmove(s, (s + len),
133 ((b->buf + r + 1) - (s + len)));
134 b->buf -= len;
135 b->size += (unsigned int)len;
136 break;
137 }
138
139 while (*s++) ;
140 }
141 }
142
143 /* skip over this string's null termination */
144 r++;
145 b->size -= r;
146 b->buf += r;
147
148 return r;
149}
150
151/*
152 * Initialize local vars from the right source for this platform.
153 * Return 0 on success, nonzero on error.
154 */
155int
7cc4a4c0
JC		 156BCMATTACHFN(srom_var_init) (si_t *sih, uint bustype, void *curmap, osl_t *osh,
157 char **vars, uint *count) {
a9533e7e
HP		 158 uint len;
159
160 len = 0;
161
162 ASSERT(bustype == BUSTYPE(bustype));
163 if (vars == NULL || count == NULL)
164 return (0);
165
166 *vars = NULL;
167 *count = 0;
168
169 switch (BUSTYPE(bustype)) {
170 case SI_BUS:
171 case JTAG_BUS:
172 return initvars_srom_si(sih, osh, curmap, vars, count);
173
174 case PCI_BUS:
175 ASSERT(curmap != NULL);
176 if (curmap == NULL)
177 return (-1);
178
179 return initvars_srom_pci(sih, curmap, vars, count);
180
181#ifdef BCMSDIO
182 case SDIO_BUS:
183 return initvars_cis_sdio(osh, vars, count);
184#endif /* BCMSDIO */
185
186 default:
187 ASSERT(0);
188 }
189 return (-1);
190}
191
192/* support only 16-bit word read from srom */
193int
7cc4a4c0
JC		 194srom_read(si_t *sih, uint bustype, void *curmap, osl_t *osh,
195 uint byteoff, uint nbytes, uint16 *buf, bool check_crc)
a9533e7e
HP		 196{
197 uint off, nw;
198#ifdef BCMSDIO
199 uint i;
200#endif /* BCMSDIO */
201
202 ASSERT(bustype == BUSTYPE(bustype));
203
204 /* check input - 16-bit access only */
205 if (byteoff & 1 || nbytes & 1 || (byteoff + nbytes) > SROM_MAX)
206 return 1;
207
208 off = byteoff / 2;
209 nw = nbytes / 2;
210
211 if (BUSTYPE(bustype) == PCI_BUS) {
212 if (!curmap)
213 return 1;
214
215 if (si_is_sprom_available(sih)) {
216 uint16 *srom;
217
218 srom = (uint16 *) SROM_OFFSET(sih);
219 if (srom == NULL)
220 return 1;
221
222 if (sprom_read_pci
223 (osh, sih, srom, off, buf, nw, check_crc))
224 return 1;
225 }
226#if defined(BCMNVRAMR)
227 else {
228 if (otp_read_pci(osh, sih, buf, SROM_MAX))
229 return 1;
230 }
231#endif
232#ifdef BCMSDIO
233 } else if (BUSTYPE(bustype) == SDIO_BUS) {
234 off = byteoff / 2;
235 nw = nbytes / 2;
236 for (i = 0; i < nw; i++) {
237 if (sprom_read_sdio
238 (osh, (uint16) (off + i), (uint16 *) (buf + i)))
239 return 1;
240 }
241#endif /* BCMSDIO */
242 } else if (BUSTYPE(bustype) == SI_BUS) {
243 return 1;
244 } else {
245 return 1;
246 }
247
248 return 0;
249}
250
251static const char BCMATTACHDATA(vstr_manf)[] = "manf=%s";
252static const char BCMATTACHDATA(vstr_productname)[] = "productname=%s";
253static const char BCMATTACHDATA(vstr_manfid)[] = "manfid=0x%x";
254static const char BCMATTACHDATA(vstr_prodid)[] = "prodid=0x%x";
255#ifdef BCMSDIO
256static const char BCMATTACHDATA(vstr_sdmaxspeed)[] = "sdmaxspeed=%d";
257static const char BCMATTACHDATA(vstr_sdmaxblk)[][13] =
258{
259"sdmaxblk0=%d", "sdmaxblk1=%d", "sdmaxblk2=%d"};
260#endif
261static const char BCMATTACHDATA(vstr_regwindowsz)[] = "regwindowsz=%d";
262static const char BCMATTACHDATA(vstr_sromrev)[] = "sromrev=%d";
263static const char BCMATTACHDATA(vstr_chiprev)[] = "chiprev=%d";
264static const char BCMATTACHDATA(vstr_subvendid)[] = "subvendid=0x%x";
265static const char BCMATTACHDATA(vstr_subdevid)[] = "subdevid=0x%x";
266static const char BCMATTACHDATA(vstr_boardrev)[] = "boardrev=0x%x";
267static const char BCMATTACHDATA(vstr_aa2g)[] = "aa2g=0x%x";
268static const char BCMATTACHDATA(vstr_aa5g)[] = "aa5g=0x%x";
269static const char BCMATTACHDATA(vstr_ag)[] = "ag%d=0x%x";
270static const char BCMATTACHDATA(vstr_cc)[] = "cc=%d";
271static const char BCMATTACHDATA(vstr_opo)[] = "opo=%d";
272static const char BCMATTACHDATA(vstr_pa0b)[][9] =
273{
274"pa0b0=%d", "pa0b1=%d", "pa0b2=%d"};
275
276static const char BCMATTACHDATA(vstr_pa0itssit)[] = "pa0itssit=%d";
277static const char BCMATTACHDATA(vstr_pa0maxpwr)[] = "pa0maxpwr=%d";
278static const char BCMATTACHDATA(vstr_pa1b)[][9] =
279{
280"pa1b0=%d", "pa1b1=%d", "pa1b2=%d"};
281
282static const char BCMATTACHDATA(vstr_pa1lob)[][11] =
283{
284"pa1lob0=%d", "pa1lob1=%d", "pa1lob2=%d"};
285
286static const char BCMATTACHDATA(vstr_pa1hib)[][11] =
287{
288"pa1hib0=%d", "pa1hib1=%d", "pa1hib2=%d"};
289
290static const char BCMATTACHDATA(vstr_pa1itssit)[] = "pa1itssit=%d";
291static const char BCMATTACHDATA(vstr_pa1maxpwr)[] = "pa1maxpwr=%d";
292static const char BCMATTACHDATA(vstr_pa1lomaxpwr)[] = "pa1lomaxpwr=%d";
293static const char BCMATTACHDATA(vstr_pa1himaxpwr)[] = "pa1himaxpwr=%d";
294static const char BCMATTACHDATA(vstr_oem)[] =
295 "oem=%02x%02x%02x%02x%02x%02x%02x%02x";
296static const char BCMATTACHDATA(vstr_boardflags)[] = "boardflags=0x%x";
297static const char BCMATTACHDATA(vstr_boardflags2)[] = "boardflags2=0x%x";
298static const char BCMATTACHDATA(vstr_ledbh)[] = "ledbh%d=0x%x";
299static const char BCMATTACHDATA(vstr_noccode)[] = "ccode=0x0";
300static const char BCMATTACHDATA(vstr_ccode)[] = "ccode=%c%c";
301static const char BCMATTACHDATA(vstr_cctl)[] = "cctl=0x%x";
302static const char BCMATTACHDATA(vstr_cckpo)[] = "cckpo=0x%x";
303static const char BCMATTACHDATA(vstr_ofdmpo)[] = "ofdmpo=0x%x";
304static const char BCMATTACHDATA(vstr_rdlid)[] = "rdlid=0x%x";
305static const char BCMATTACHDATA(vstr_rdlrndis)[] = "rdlrndis=%d";
306static const char BCMATTACHDATA(vstr_rdlrwu)[] = "rdlrwu=%d";
307static const char BCMATTACHDATA(vstr_usbfs)[] = "usbfs=%d";
308static const char BCMATTACHDATA(vstr_wpsgpio)[] = "wpsgpio=%d";
309static const char BCMATTACHDATA(vstr_wpsled)[] = "wpsled=%d";
310static const char BCMATTACHDATA(vstr_rdlsn)[] = "rdlsn=%d";
311static const char BCMATTACHDATA(vstr_rssismf2g)[] = "rssismf2g=%d";
312static const char BCMATTACHDATA(vstr_rssismc2g)[] = "rssismc2g=%d";
313static const char BCMATTACHDATA(vstr_rssisav2g)[] = "rssisav2g=%d";
314static const char BCMATTACHDATA(vstr_bxa2g)[] = "bxa2g=%d";
315static const char BCMATTACHDATA(vstr_rssismf5g)[] = "rssismf5g=%d";
316static const char BCMATTACHDATA(vstr_rssismc5g)[] = "rssismc5g=%d";
317static const char BCMATTACHDATA(vstr_rssisav5g)[] = "rssisav5g=%d";
318static const char BCMATTACHDATA(vstr_bxa5g)[] = "bxa5g=%d";
319static const char BCMATTACHDATA(vstr_tri2g)[] = "tri2g=%d";
320static const char BCMATTACHDATA(vstr_tri5gl)[] = "tri5gl=%d";
321static const char BCMATTACHDATA(vstr_tri5g)[] = "tri5g=%d";
322static const char BCMATTACHDATA(vstr_tri5gh)[] = "tri5gh=%d";
323static const char BCMATTACHDATA(vstr_rxpo2g)[] = "rxpo2g=%d";
324static const char BCMATTACHDATA(vstr_rxpo5g)[] = "rxpo5g=%d";
325static const char BCMATTACHDATA(vstr_boardtype)[] = "boardtype=0x%x";
326static const char BCMATTACHDATA(vstr_leddc)[] = "leddc=0x%04x";
327static const char BCMATTACHDATA(vstr_vendid)[] = "vendid=0x%x";
328static const char BCMATTACHDATA(vstr_devid)[] = "devid=0x%x";
329static const char BCMATTACHDATA(vstr_xtalfreq)[] = "xtalfreq=%d";
330static const char BCMATTACHDATA(vstr_txchain)[] = "txchain=0x%x";
331static const char BCMATTACHDATA(vstr_rxchain)[] = "rxchain=0x%x";
332static const char BCMATTACHDATA(vstr_antswitch)[] = "antswitch=0x%x";
333static const char BCMATTACHDATA(vstr_regrev)[] = "regrev=0x%x";
334static const char BCMATTACHDATA(vstr_antswctl2g)[] = "antswctl2g=0x%x";
335static const char BCMATTACHDATA(vstr_triso2g)[] = "triso2g=0x%x";
336static const char BCMATTACHDATA(vstr_pdetrange2g)[] = "pdetrange2g=0x%x";
337static const char BCMATTACHDATA(vstr_extpagain2g)[] = "extpagain2g=0x%x";
338static const char BCMATTACHDATA(vstr_tssipos2g)[] = "tssipos2g=0x%x";
339static const char BCMATTACHDATA(vstr_antswctl5g)[] = "antswctl5g=0x%x";
340static const char BCMATTACHDATA(vstr_triso5g)[] = "triso5g=0x%x";
341static const char BCMATTACHDATA(vstr_pdetrange5g)[] = "pdetrange5g=0x%x";
342static const char BCMATTACHDATA(vstr_extpagain5g)[] = "extpagain5g=0x%x";
343static const char BCMATTACHDATA(vstr_tssipos5g)[] = "tssipos5g=0x%x";
344static const char BCMATTACHDATA(vstr_maxp2ga0)[] = "maxp2ga0=0x%x";
345static const char BCMATTACHDATA(vstr_itt2ga0)[] = "itt2ga0=0x%x";
346static const char BCMATTACHDATA(vstr_pa)[] = "pa%dgw%da%d=0x%x";
347static const char BCMATTACHDATA(vstr_pahl)[] = "pa%dg%cw%da%d=0x%x";
348static const char BCMATTACHDATA(vstr_maxp5ga0)[] = "maxp5ga0=0x%x";
349static const char BCMATTACHDATA(vstr_itt5ga0)[] = "itt5ga0=0x%x";
350static const char BCMATTACHDATA(vstr_maxp5gha0)[] = "maxp5gha0=0x%x";
351static const char BCMATTACHDATA(vstr_maxp5gla0)[] = "maxp5gla0=0x%x";
352static const char BCMATTACHDATA(vstr_maxp2ga1)[] = "maxp2ga1=0x%x";
353static const char BCMATTACHDATA(vstr_itt2ga1)[] = "itt2ga1=0x%x";
354static const char BCMATTACHDATA(vstr_maxp5ga1)[] = "maxp5ga1=0x%x";
355static const char BCMATTACHDATA(vstr_itt5ga1)[] = "itt5ga1=0x%x";
356static const char BCMATTACHDATA(vstr_maxp5gha1)[] = "maxp5gha1=0x%x";
357static const char BCMATTACHDATA(vstr_maxp5gla1)[] = "maxp5gla1=0x%x";
358static const char BCMATTACHDATA(vstr_cck2gpo)[] = "cck2gpo=0x%x";
359static const char BCMATTACHDATA(vstr_ofdm2gpo)[] = "ofdm2gpo=0x%x";
360static const char BCMATTACHDATA(vstr_ofdm5gpo)[] = "ofdm5gpo=0x%x";
361static const char BCMATTACHDATA(vstr_ofdm5glpo)[] = "ofdm5glpo=0x%x";
362static const char BCMATTACHDATA(vstr_ofdm5ghpo)[] = "ofdm5ghpo=0x%x";
363static const char BCMATTACHDATA(vstr_cddpo)[] = "cddpo=0x%x";
364static const char BCMATTACHDATA(vstr_stbcpo)[] = "stbcpo=0x%x";
365static const char BCMATTACHDATA(vstr_bw40po)[] = "bw40po=0x%x";
366static const char BCMATTACHDATA(vstr_bwduppo)[] = "bwduppo=0x%x";
367static const char BCMATTACHDATA(vstr_mcspo)[] = "mcs%dgpo%d=0x%x";
368static const char BCMATTACHDATA(vstr_mcspohl)[] = "mcs%dg%cpo%d=0x%x";
369static const char BCMATTACHDATA(vstr_custom)[] = "customvar%d=0x%x";
370static const char BCMATTACHDATA(vstr_cckdigfilttype)[] = "cckdigfilttype=%d";
371static const char BCMATTACHDATA(vstr_boardnum)[] = "boardnum=%d";
372static const char BCMATTACHDATA(vstr_macaddr)[] = "macaddr=%s";
373static const char BCMATTACHDATA(vstr_usbepnum)[] = "usbepnum=0x%x";
374static const char BCMATTACHDATA(vstr_end)[] = "END\0";
375
376uint8 patch_pair = 0;
377
378/* For dongle HW, accept partial calibration parameters */
379#define BCMDONGLECASE(n)
380
381int
7cc4a4c0
JC		 382BCMATTACHFN(srom_parsecis) (osl_t *osh, uint8 *pcis[], uint ciscnt,
383 char **vars, uint *count)
a9533e7e
HP		 384{
385 char eabuf[32];
386 char *base;
387 varbuf_t b;
388 uint8 *cis, tup, tlen, sromrev = 1;
389 int i, j;
390 bool ag_init = FALSE;
391 uint32 w32;
392 uint funcid;
393 uint cisnum;
394 int32 boardnum;
395 int err;
396 bool standard_cis;
397
398 ASSERT(vars != NULL);
399 ASSERT(count != NULL);
400
401 boardnum = -1;
402
403 base = MALLOC(osh, MAXSZ_NVRAM_VARS);
404 ASSERT(base != NULL);
405 if (!base)
406 return -2;
407
408 varbuf_init(&b, base, MAXSZ_NVRAM_VARS);
409 bzero(base, MAXSZ_NVRAM_VARS);
410 eabuf[0] = '\0';
411 for (cisnum = 0; cisnum < ciscnt; cisnum++) {
412 cis = *pcis++;
413 i = 0;
414 funcid = 0;
415 standard_cis = TRUE;
416 do {
417 if (standard_cis) {
418 tup = cis[i++];
419 if (tup == CISTPL_NULL || tup == CISTPL_END)
420 tlen = 0;
421 else
422 tlen = cis[i++];
423 } else {
424 if (cis[i] == CISTPL_NULL
425 || cis[i] == CISTPL_END) {
426 tlen = 0;
427 tup = cis[i];
428 } else {
429 tlen = cis[i];
430 tup = CISTPL_BRCM_HNBU;
431 }
432 ++i;
433 }
434 if ((i + tlen) >= CIS_SIZE)
435 break;
436
437 switch (tup) {
438 case CISTPL_VERS_1:
439 /* assume the strings are good if the version field checks out */
440 if (((cis[i + 1] << 8) + cis[i]) >= 0x0008) {
441 varbuf_append(&b, vstr_manf,
442 &cis[i + 2]);
443 varbuf_append(&b, vstr_productname,
444 &cis[i + 3 +
445 strlen((char *)
446 &cis[i +
447 2])]);
448 break;
449 }
450
451 case CISTPL_MANFID:
452 varbuf_append(&b, vstr_manfid,
453 (cis[i + 1] << 8) + cis[i]);
454 varbuf_append(&b, vstr_prodid,
455 (cis[i + 3] << 8) + cis[i + 2]);
456 break;
457
458 case CISTPL_FUNCID:
459 funcid = cis[i];
460 break;
461
462 case CISTPL_FUNCE:
463 switch (funcid) {
464 case CISTPL_FID_SDIO:
465#ifdef BCMSDIO
466 if (cis[i] == 0) {
467 uint8 spd = cis[i + 3];
468 static int base[] = {
469 -1, 10, 12, 13, 15, 20,
470 25, 30,
471 35, 40, 45, 50, 55, 60,
472 70, 80
473 };
474 static int mult[] = {
475 10, 100, 1000, 10000,
476 -1, -1, -1, -1
477 };
478 ASSERT((mult[spd & 0x7] != -1)
479 &&
480 (base
481 [(spd >> 3) & 0x0f]));
482 varbuf_append(&b,
483 vstr_sdmaxblk[0],
484 (cis[i + 2] << 8)
485 + cis[i + 1]);
486 varbuf_append(&b,
487 vstr_sdmaxspeed,
488 (mult[spd & 0x7] *
489 base[(spd >> 3) &
490 0x0f]));
491 } else if (cis[i] == 1) {
492 varbuf_append(&b,
493 vstr_sdmaxblk
494 [cisnum],
495 (cis[i + 13] << 8)
496 | cis[i + 12]);
497 }
498#endif /* BCMSDIO */
499 funcid = 0;
500 break;
501 default:
502 /* set macaddr if HNBU_MACADDR not seen yet */
503 if (eabuf[0] == '\0'
504 && cis[i] == LAN_NID
505 && !(ETHER_ISNULLADDR(&cis[i + 2]))
506 && !(ETHER_ISMULTI(&cis[i + 2]))) {
507 ASSERT(cis[i + 1] ==
508 ETHER_ADDR_LEN);
509 bcm_ether_ntoa((struct
510 ether_addr *)
511 &cis[i + 2],
512 eabuf);
513
514 /* set boardnum if HNBU_BOARDNUM not seen yet */
515 if (boardnum == -1)
516 boardnum =
517 (cis[i + 6] << 8) +
518 cis[i + 7];
519 }
520 break;
521 }
522 break;
523
524 case CISTPL_CFTABLE:
525 varbuf_append(&b, vstr_regwindowsz,
526 (cis[i + 7] << 8) | cis[i + 6]);
527 break;
528
529 case CISTPL_BRCM_HNBU:
530 switch (cis[i]) {
531 case HNBU_SROMREV:
532 sromrev = cis[i + 1];
533 varbuf_append(&b, vstr_sromrev,
534 sromrev);
535 break;
536
537 case HNBU_XTALFREQ:
538 varbuf_append(&b, vstr_xtalfreq,
539 (cis[i + 4] << 24) |
540 (cis[i + 3] << 16) |
541 (cis[i + 2] << 8) |
542 cis[i + 1]);
543 break;
544
545 case HNBU_CHIPID:
546 varbuf_append(&b, vstr_vendid,
547 (cis[i + 2] << 8) +
548 cis[i + 1]);
549 varbuf_append(&b, vstr_devid,
550 (cis[i + 4] << 8) +
551 cis[i + 3]);
552 if (tlen >= 7) {
553 varbuf_append(&b, vstr_chiprev,
554 (cis[i + 6] << 8)
555 + cis[i + 5]);
556 }
557 if (tlen >= 9) {
558 varbuf_append(&b,
559 vstr_subvendid,
560 (cis[i + 8] << 8)
561 + cis[i + 7]);
562 }
563 if (tlen >= 11) {
564 varbuf_append(&b, vstr_subdevid,
565 (cis[i + 10] << 8)
566 + cis[i + 9]);
567 /* subdevid doubles for boardtype */
568 varbuf_append(&b,
569 vstr_boardtype,
570 (cis[i + 10] << 8)
571 + cis[i + 9]);
572 }
573 break;
574
575 case HNBU_BOARDNUM:
576 boardnum =
577 (cis[i + 2] << 8) + cis[i + 1];
578 break;
579
580 case HNBU_PATCH:
581 {
582 char vstr_paddr[16];
583 char vstr_pdata[16];
584
585 /* retrieve the patch pairs
586 * from tlen/6; where 6 is
587 * sizeof(patch addr(2)) +
588 * sizeof(patch data(4)).
589 */
590 patch_pair = tlen / 6;
591
592 for (j = 0; j < patch_pair; j++) {
593 snprintf(vstr_paddr,
594 sizeof
595 (vstr_paddr),
596 "pa%d=0x%%x",
597 j);
598 snprintf(vstr_pdata,
599 sizeof
600 (vstr_pdata),
601 "pd%d=0x%%x",
602 j);
603
604 varbuf_append(&b,
605 vstr_paddr,
606 (cis
607 [i +
608 (j *
609 6) +
610 2] << 8)
611 | cis[i +
612 (j *
613 6)
614 +
615 1]);
616
617 varbuf_append(&b,
618 vstr_pdata,
619 (cis
620 [i +
621 (j *
622 6) +
623 6] <<
624 24) |
625 (cis
626 [i +
627 (j *
628 6) +
629 5] <<
630 16) |
631 (cis
632 [i +
633 (j *
634 6) +
635 4] << 8)
636 | cis[i +
637 (j *
638 6)
639 +
640 3]);
641 }
642 }
643 break;
644
645 case HNBU_BOARDREV:
646 if (tlen == 2)
647 varbuf_append(&b, vstr_boardrev,
648 cis[i + 1]);
649 else
650 varbuf_append(&b, vstr_boardrev,
651 (cis[i + 2] << 8)
652 + cis[i + 1]);
653 break;
654
655 case HNBU_BOARDFLAGS:
656 w32 = (cis[i + 2] << 8) + cis[i + 1];
657 if (tlen >= 5)
658 w32 |=
659 ((cis[i + 4] << 24) +
660 (cis[i + 3] << 16));
661 varbuf_append(&b, vstr_boardflags, w32);
662
663 if (tlen >= 7) {
664 w32 =
665 (cis[i + 6] << 8) + cis[i +
666 5];
667 if (tlen >= 9)
668 w32 |=
669 ((cis[i + 8] << 24)
670 +
671 (cis[i + 7] <<
672 16));
673 varbuf_append(&b,
674 vstr_boardflags2,
675 w32);
676 }
677 break;
678
679 case HNBU_USBFS:
680 varbuf_append(&b, vstr_usbfs,
681 cis[i + 1]);
682 break;
683
684 case HNBU_BOARDTYPE:
685 varbuf_append(&b, vstr_boardtype,
686 (cis[i + 2] << 8) +
687 cis[i + 1]);
688 break;
689
690 case HNBU_HNBUCIS:
691 /*
692 * what follows is a nonstandard HNBU CIS
693 * that lacks CISTPL_BRCM_HNBU tags
694 *
695 * skip 0xff (end of standard CIS)
696 * after this tuple
697 */
698 tlen++;
699 standard_cis = FALSE;
700 break;
701
702 case HNBU_USBEPNUM:
703 varbuf_append(&b, vstr_usbepnum,
704 (cis[i + 2] << 8) | cis[i
705 +
706 1]);
707 break;
708
709 case HNBU_AA:
710 varbuf_append(&b, vstr_aa2g,
711 cis[i + 1]);
712 if (tlen >= 3)
713 varbuf_append(&b, vstr_aa5g,
714 cis[i + 2]);
715 break;
716
717 case HNBU_AG:
718 varbuf_append(&b, vstr_ag, 0,
719 cis[i + 1]);
720 if (tlen >= 3)
721 varbuf_append(&b, vstr_ag, 1,
722 cis[i + 2]);
723 if (tlen >= 4)
724 varbuf_append(&b, vstr_ag, 2,
725 cis[i + 3]);
726 if (tlen >= 5)
727 varbuf_append(&b, vstr_ag, 3,
728 cis[i + 4]);
729 ag_init = TRUE;
730 break;
731
732 case HNBU_ANT5G:
733 varbuf_append(&b, vstr_aa5g,
734 cis[i + 1]);
735 varbuf_append(&b, vstr_ag, 1,
736 cis[i + 2]);
737 break;
738
739 case HNBU_CC:
740 ASSERT(sromrev == 1);
741 varbuf_append(&b, vstr_cc, cis[i + 1]);
742 break;
743
744 case HNBU_PAPARMS:
745 switch (tlen) {
746 case 2:
747 ASSERT(sromrev == 1);
748 varbuf_append(&b,
749 vstr_pa0maxpwr,
750 cis[i + 1]);
751 break;
752 case 10:
753 ASSERT(sromrev >= 2);
754 varbuf_append(&b, vstr_opo,
755 cis[i + 9]);
756 /* FALLTHROUGH */
757 case 9:
758 varbuf_append(&b,
759 vstr_pa0maxpwr,
760 cis[i + 8]);
761 /* FALLTHROUGH */
762 BCMDONGLECASE(8)
763 varbuf_append(&b,
764 vstr_pa0itssit,
765 cis[i + 7]);
766 /* FALLTHROUGH */
767 BCMDONGLECASE(7)
768 for (j = 0; j < 3; j++) {
769 varbuf_append(&b,
770 vstr_pa0b
771 [j],
772 (cis
773 [i +
774 (j *
775 2) +
776 2] << 8)
777 + cis[i +
778 (j *
779 2)
780 +
781 1]);
782 }
783 break;
784 default:
785 ASSERT((tlen == 2)
786 || (tlen == 9)
787 || (tlen == 10));
788 break;
789 }
790 break;
791
792 case HNBU_PAPARMS5G:
793 ASSERT((sromrev == 2)
794 || (sromrev == 3));
795 switch (tlen) {
796 case 23:
797 varbuf_append(&b,
798 vstr_pa1himaxpwr,
799 cis[i + 22]);
800 varbuf_append(&b,
801 vstr_pa1lomaxpwr,
802 cis[i + 21]);
803 varbuf_append(&b,
804 vstr_pa1maxpwr,
805 cis[i + 20]);
806 /* FALLTHROUGH */
807 case 20:
808 varbuf_append(&b,
809 vstr_pa1itssit,
810 cis[i + 19]);
811 /* FALLTHROUGH */
812 case 19:
813 for (j = 0; j < 3; j++) {
814 varbuf_append(&b,
815 vstr_pa1b
816 [j],
817 (cis
818 [i +
819 (j *
820 2) +
821 2] << 8)
822 + cis[i +
823 (j *
824 2)
825 +
826 1]);
827 }
828 for (j = 3; j < 6; j++) {
829 varbuf_append(&b,
830 vstr_pa1lob
831 [j - 3],
832 (cis
833 [i +
834 (j *
835 2) +
836 2] << 8)
837 + cis[i +
838 (j *
839 2)
840 +
841 1]);
842 }
843 for (j = 6; j < 9; j++) {
844 varbuf_append(&b,
845 vstr_pa1hib
846 [j - 6],
847 (cis
848 [i +
849 (j *
850 2) +
851 2] << 8)
852 + cis[i +
853 (j *
854 2)
855 +
856 1]);
857 }
858 break;
859 default:
860 ASSERT((tlen == 19) ||
861 (tlen == 20)
862 || (tlen == 23));
863 break;
864 }
865 break;
866
867 case HNBU_OEM:
868 ASSERT(sromrev == 1);
869 varbuf_append(&b, vstr_oem,
870 cis[i + 1], cis[i + 2],
871 cis[i + 3], cis[i + 4],
872 cis[i + 5], cis[i + 6],
873 cis[i + 7], cis[i + 8]);
874 break;
875
876 case HNBU_LEDS:
877 for (j = 1; j <= 4; j++) {
878 if (cis[i + j] != 0xff) {
879 varbuf_append(&b,
880 vstr_ledbh,
881 j - 1,
882 cis[i +
883 j]);
884 }
885 }
886 break;
887
888 case HNBU_CCODE:
889 ASSERT(sromrev > 1);
890 if ((cis[i + 1] == 0)
891 || (cis[i + 2] == 0))
892 varbuf_append(&b, vstr_noccode);
893 else
894 varbuf_append(&b, vstr_ccode,
895 cis[i + 1],
896 cis[i + 2]);
897 varbuf_append(&b, vstr_cctl,
898 cis[i + 3]);
899 break;
900
901 case HNBU_CCKPO:
902 ASSERT(sromrev > 2);
903 varbuf_append(&b, vstr_cckpo,
904 (cis[i + 2] << 8) | cis[i
905 +
906 1]);
907 break;
908
909 case HNBU_OFDMPO:
910 ASSERT(sromrev > 2);
911 varbuf_append(&b, vstr_ofdmpo,
912 (cis[i + 4] << 24) |
913 (cis[i + 3] << 16) |
914 (cis[i + 2] << 8) |
915 cis[i + 1]);
916 break;
917
918 case HNBU_WPS:
919 varbuf_append(&b, vstr_wpsgpio,
920 cis[i + 1]);
921 if (tlen >= 3)
922 varbuf_append(&b, vstr_wpsled,
923 cis[i + 2]);
924 break;
925
926 case HNBU_RSSISMBXA2G:
927 ASSERT(sromrev == 3);
928 varbuf_append(&b, vstr_rssismf2g,
929 cis[i + 1] & 0xf);
930 varbuf_append(&b, vstr_rssismc2g,
931 (cis[i + 1] >> 4) & 0xf);
932 varbuf_append(&b, vstr_rssisav2g,
933 cis[i + 2] & 0x7);
934 varbuf_append(&b, vstr_bxa2g,
935 (cis[i + 2] >> 3) & 0x3);
936 break;
937
938 case HNBU_RSSISMBXA5G:
939 ASSERT(sromrev == 3);
940 varbuf_append(&b, vstr_rssismf5g,
941 cis[i + 1] & 0xf);
942 varbuf_append(&b, vstr_rssismc5g,
943 (cis[i + 1] >> 4) & 0xf);
944 varbuf_append(&b, vstr_rssisav5g,
945 cis[i + 2] & 0x7);
946 varbuf_append(&b, vstr_bxa5g,
947 (cis[i + 2] >> 3) & 0x3);
948 break;
949
950 case HNBU_TRI2G:
951 ASSERT(sromrev == 3);
952 varbuf_append(&b, vstr_tri2g,
953 cis[i + 1]);
954 break;
955
956 case HNBU_TRI5G:
957 ASSERT(sromrev == 3);
958 varbuf_append(&b, vstr_tri5gl,
959 cis[i + 1]);
960 varbuf_append(&b, vstr_tri5g,
961 cis[i + 2]);
962 varbuf_append(&b, vstr_tri5gh,
963 cis[i + 3]);
964 break;
965
966 case HNBU_RXPO2G:
967 ASSERT(sromrev == 3);
968 varbuf_append(&b, vstr_rxpo2g,
969 cis[i + 1]);
970 break;
971
972 case HNBU_RXPO5G:
973 ASSERT(sromrev == 3);
974 varbuf_append(&b, vstr_rxpo5g,
975 cis[i + 1]);
976 break;
977
978 case HNBU_MACADDR:
979 if (!(ETHER_ISNULLADDR(&cis[i + 1])) &&
980 !(ETHER_ISMULTI(&cis[i + 1]))) {
981 bcm_ether_ntoa((struct
982 ether_addr *)
983 &cis[i + 1],
984 eabuf);
985
986 /* set boardnum if HNBU_BOARDNUM not seen yet */
987 if (boardnum == -1)
988 boardnum =
989 (cis[i + 5] << 8) +
990 cis[i + 6];
991 }
992 break;
993
994 case HNBU_LEDDC:
995 /* CIS leddc only has 16bits, convert it to 32bits */
996 w32 = ((cis[i + 2] << 24) | /* oncount */
997 (cis[i + 1] << 8)); /* offcount */
998 varbuf_append(&b, vstr_leddc, w32);
999 break;
1000
1001 case HNBU_CHAINSWITCH:
1002 varbuf_append(&b, vstr_txchain,
1003 cis[i + 1]);
1004 varbuf_append(&b, vstr_rxchain,
1005 cis[i + 2]);
1006 varbuf_append(&b, vstr_antswitch,
1007 (cis[i + 4] << 8) +
1008 cis[i + 3]);
1009 break;
1010
1011 case HNBU_REGREV:
1012 varbuf_append(&b, vstr_regrev,
1013 cis[i + 1]);
1014 break;
1015
1016 case HNBU_FEM:{
1017 uint16 fem =
1018 (cis[i + 2] << 8) + cis[i +
1019 1];
1020 varbuf_append(&b,
1021 vstr_antswctl2g,
1022 (fem &
1023 SROM8_FEM_ANTSWLUT_MASK)
1024 >>
1025 SROM8_FEM_ANTSWLUT_SHIFT);
1026 varbuf_append(&b, vstr_triso2g,
1027 (fem &
1028 SROM8_FEM_TR_ISO_MASK)
1029 >>
1030 SROM8_FEM_TR_ISO_SHIFT);
1031 varbuf_append(&b,
1032 vstr_pdetrange2g,
1033 (fem &
1034 SROM8_FEM_PDET_RANGE_MASK)
1035 >>
1036 SROM8_FEM_PDET_RANGE_SHIFT);
1037 varbuf_append(&b,
1038 vstr_extpagain2g,
1039 (fem &
1040 SROM8_FEM_EXTPA_GAIN_MASK)
1041 >>
1042 SROM8_FEM_EXTPA_GAIN_SHIFT);
1043 varbuf_append(&b,
1044 vstr_tssipos2g,
1045 (fem &
1046 SROM8_FEM_TSSIPOS_MASK)
1047 >>
1048 SROM8_FEM_TSSIPOS_SHIFT);
1049 if (tlen < 5)
1050 break;
1051
1052 fem =
1053 (cis[i + 4] << 8) + cis[i +
1054 3];
1055 varbuf_append(&b,
1056 vstr_antswctl5g,
1057 (fem &
1058 SROM8_FEM_ANTSWLUT_MASK)
1059 >>
1060 SROM8_FEM_ANTSWLUT_SHIFT);
1061 varbuf_append(&b, vstr_triso5g,
1062 (fem &
1063 SROM8_FEM_TR_ISO_MASK)
1064 >>
1065 SROM8_FEM_TR_ISO_SHIFT);
1066 varbuf_append(&b,
1067 vstr_pdetrange5g,
1068 (fem &
1069 SROM8_FEM_PDET_RANGE_MASK)
1070 >>
1071 SROM8_FEM_PDET_RANGE_SHIFT);
1072 varbuf_append(&b,
1073 vstr_extpagain5g,
1074 (fem &
1075 SROM8_FEM_EXTPA_GAIN_MASK)
1076 >>
1077 SROM8_FEM_EXTPA_GAIN_SHIFT);
1078 varbuf_append(&b,
1079 vstr_tssipos5g,
1080 (fem &
1081 SROM8_FEM_TSSIPOS_MASK)
1082 >>
1083 SROM8_FEM_TSSIPOS_SHIFT);
1084 break;
1085 }
1086
1087 case HNBU_PAPARMS_C0:
1088 varbuf_append(&b, vstr_maxp2ga0,
1089 cis[i + 1]);
1090 varbuf_append(&b, vstr_itt2ga0,
1091 cis[i + 2]);
1092 varbuf_append(&b, vstr_pa, 2, 0, 0,
1093 (cis[i + 4] << 8) +
1094 cis[i + 3]);
1095 varbuf_append(&b, vstr_pa, 2, 1, 0,
1096 (cis[i + 6] << 8) +
1097 cis[i + 5]);
1098 varbuf_append(&b, vstr_pa, 2, 2, 0,
1099 (cis[i + 8] << 8) +
1100 cis[i + 7]);
1101 if (tlen < 31)
1102 break;
1103
1104 varbuf_append(&b, vstr_maxp5ga0,
1105 cis[i + 9]);
1106 varbuf_append(&b, vstr_itt5ga0,
1107 cis[i + 10]);
1108 varbuf_append(&b, vstr_maxp5gha0,
1109 cis[i + 11]);
1110 varbuf_append(&b, vstr_maxp5gla0,
1111 cis[i + 12]);
1112 varbuf_append(&b, vstr_pa, 5, 0, 0,
1113 (cis[i + 14] << 8) +
1114 cis[i + 13]);
1115 varbuf_append(&b, vstr_pa, 5, 1, 0,
1116 (cis[i + 16] << 8) +
1117 cis[i + 15]);
1118 varbuf_append(&b, vstr_pa, 5, 2, 0,
1119 (cis[i + 18] << 8) +
1120 cis[i + 17]);
1121 varbuf_append(&b, vstr_pahl, 5, 'l', 0,
1122 0,
1123 (cis[i + 20] << 8) +
1124 cis[i + 19]);
1125 varbuf_append(&b, vstr_pahl, 5, 'l', 1,
1126 0,
1127 (cis[i + 22] << 8) +
1128 cis[i + 21]);
1129 varbuf_append(&b, vstr_pahl, 5, 'l', 2,
1130 0,
1131 (cis[i + 24] << 8) +
1132 cis[i + 23]);
1133 varbuf_append(&b, vstr_pahl, 5, 'h', 0,
1134 0,
1135 (cis[i + 26] << 8) +
1136 cis[i + 25]);
1137 varbuf_append(&b, vstr_pahl, 5, 'h', 1,
1138 0,
1139 (cis[i + 28] << 8) +
1140 cis[i + 27]);
1141 varbuf_append(&b, vstr_pahl, 5, 'h', 2,
1142 0,
1143 (cis[i + 30] << 8) +
1144 cis[i + 29]);
1145 break;
1146
1147 case HNBU_PAPARMS_C1:
1148 varbuf_append(&b, vstr_maxp2ga1,
1149 cis[i + 1]);
1150 varbuf_append(&b, vstr_itt2ga1,
1151 cis[i + 2]);
1152 varbuf_append(&b, vstr_pa, 2, 0, 1,
1153 (cis[i + 4] << 8) +
1154 cis[i + 3]);
1155 varbuf_append(&b, vstr_pa, 2, 1, 1,
1156 (cis[i + 6] << 8) +
1157 cis[i + 5]);
1158 varbuf_append(&b, vstr_pa, 2, 2, 1,
1159 (cis[i + 8] << 8) +
1160 cis[i + 7]);
1161 if (tlen < 31)
1162 break;
1163
1164 varbuf_append(&b, vstr_maxp5ga1,
1165 cis[i + 9]);
1166 varbuf_append(&b, vstr_itt5ga1,
1167 cis[i + 10]);
1168 varbuf_append(&b, vstr_maxp5gha1,
1169 cis[i + 11]);
1170 varbuf_append(&b, vstr_maxp5gla1,
1171 cis[i + 12]);
1172 varbuf_append(&b, vstr_pa, 5, 0, 1,
1173 (cis[i + 14] << 8) +
1174 cis[i + 13]);
1175 varbuf_append(&b, vstr_pa, 5, 1, 1,
1176 (cis[i + 16] << 8) +
1177 cis[i + 15]);
1178 varbuf_append(&b, vstr_pa, 5, 2, 1,
1179 (cis[i + 18] << 8) +
1180 cis[i + 17]);
1181 varbuf_append(&b, vstr_pahl, 5, 'l', 0,
1182 1,
1183 (cis[i + 20] << 8) +
1184 cis[i + 19]);
1185 varbuf_append(&b, vstr_pahl, 5, 'l', 1,
1186 1,
1187 (cis[i + 22] << 8) +
1188 cis[i + 21]);
1189 varbuf_append(&b, vstr_pahl, 5, 'l', 2,
1190 1,
1191 (cis[i + 24] << 8) +
1192 cis[i + 23]);
1193 varbuf_append(&b, vstr_pahl, 5, 'h', 0,
1194 1,
1195 (cis[i + 26] << 8) +
1196 cis[i + 25]);
1197 varbuf_append(&b, vstr_pahl, 5, 'h', 1,
1198 1,
1199 (cis[i + 28] << 8) +
1200 cis[i + 27]);
1201 varbuf_append(&b, vstr_pahl, 5, 'h', 2,
1202 1,
1203 (cis[i + 30] << 8) +
1204 cis[i + 29]);
1205 break;
1206
1207 case HNBU_PO_CCKOFDM:
1208 varbuf_append(&b, vstr_cck2gpo,
1209 (cis[i + 2] << 8) +
1210 cis[i + 1]);
1211 varbuf_append(&b, vstr_ofdm2gpo,
1212 (cis[i + 6] << 24) +
1213 (cis[i + 5] << 16) +
1214 (cis[i + 4] << 8) +
1215 cis[i + 3]);
1216 if (tlen < 19)
1217 break;
1218
1219 varbuf_append(&b, vstr_ofdm5gpo,
1220 (cis[i + 10] << 24) +
1221 (cis[i + 9] << 16) +
1222 (cis[i + 8] << 8) +
1223 cis[i + 7]);
1224 varbuf_append(&b, vstr_ofdm5glpo,
1225 (cis[i + 14] << 24) +
1226 (cis[i + 13] << 16) +
1227 (cis[i + 12] << 8) +
1228 cis[i + 11]);
1229 varbuf_append(&b, vstr_ofdm5ghpo,
1230 (cis[i + 18] << 24) +
1231 (cis[i + 17] << 16) +
1232 (cis[i + 16] << 8) +
1233 cis[i + 15]);
1234 break;
1235
1236 case HNBU_PO_MCS2G:
1237 for (j = 0; j <= (tlen / 2); j++) {
1238 varbuf_append(&b, vstr_mcspo, 2,
1239 j,
1240 (cis
1241 [i + 2 +
1242 2 * j] << 8) +
1243 cis[i + 1 +
1244 2 * j]);
1245 }
1246 break;
1247
1248 case HNBU_PO_MCS5GM:
1249 for (j = 0; j <= (tlen / 2); j++) {
1250 varbuf_append(&b, vstr_mcspo, 5,
1251 j,
1252 (cis
1253 [i + 2 +
1254 2 * j] << 8) +
1255 cis[i + 1 +
1256 2 * j]);
1257 }
1258 break;
1259
1260 case HNBU_PO_MCS5GLH:
1261 for (j = 0; j <= (tlen / 4); j++) {
1262 varbuf_append(&b, vstr_mcspohl,
1263 5, 'l', j,
1264 (cis
1265 [i + 2 +
1266 2 * j] << 8) +
1267 cis[i + 1 +
1268 2 * j]);
1269 }
1270
1271 for (j = 0; j <= (tlen / 4); j++) {
1272 varbuf_append(&b, vstr_mcspohl,
1273 5, 'h', j,
1274 (cis
1275 [i +
1276 ((tlen / 2) +
1277 2) +
1278 2 * j] << 8) +
1279 cis[i +
1280 ((tlen / 2) +
1281 1) + 2 * j]);
1282 }
1283
1284 break;
1285
1286 case HNBU_PO_CDD:
1287 varbuf_append(&b, vstr_cddpo,
1288 (cis[i + 2] << 8) +
1289 cis[i + 1]);
1290 break;
1291
1292 case HNBU_PO_STBC:
1293 varbuf_append(&b, vstr_stbcpo,
1294 (cis[i + 2] << 8) +
1295 cis[i + 1]);
1296 break;
1297
1298 case HNBU_PO_40M:
1299 varbuf_append(&b, vstr_bw40po,
1300 (cis[i + 2] << 8) +
1301 cis[i + 1]);
1302 break;
1303
1304 case HNBU_PO_40MDUP:
1305 varbuf_append(&b, vstr_bwduppo,
1306 (cis[i + 2] << 8) +
1307 cis[i + 1]);
1308 break;
1309
1310 case HNBU_OFDMPO5G:
1311 varbuf_append(&b, vstr_ofdm5gpo,
1312 (cis[i + 4] << 24) +
1313 (cis[i + 3] << 16) +
1314 (cis[i + 2] << 8) +
1315 cis[i + 1]);
1316 varbuf_append(&b, vstr_ofdm5glpo,
1317 (cis[i + 8] << 24) +
1318 (cis[i + 7] << 16) +
1319 (cis[i + 6] << 8) +
1320 cis[i + 5]);
1321 varbuf_append(&b, vstr_ofdm5ghpo,
1322 (cis[i + 12] << 24) +
1323 (cis[i + 11] << 16) +
1324 (cis[i + 10] << 8) +
1325 cis[i + 9]);
1326 break;
1327
1328 case HNBU_CUSTOM1:
1329 varbuf_append(&b, vstr_custom, 1,
1330 ((cis[i + 4] << 24) +
1331 (cis[i + 3] << 16) +
1332 (cis[i + 2] << 8) +
1333 cis[i + 1]));
1334 break;
1335
1336#if defined(BCMSDIO)
1337 case HNBU_SROM3SWRGN:
1338 if (tlen >= 73) {
1339 uint16 srom[35];
1340 uint8 srev = cis[i + 1 + 70];
1341 ASSERT(srev == 3);
1342 /* make tuple value 16-bit aligned and parse it */
1343 bcopy(&cis[i + 1], srom,
1344 sizeof(srom));
1345 _initvars_srom_pci(srev, srom,
1346 SROM3_SWRGN_OFF,
1347 &b);
1348 /* 2.4G antenna gain is included in SROM */
1349 ag_init = TRUE;
1350 /* Ethernet MAC address is included in SROM */
1351 eabuf[0] = 0;
1352 boardnum = -1;
1353 }
1354 /* create extra variables */
1355 if (tlen >= 75)
1356 varbuf_append(&b, vstr_vendid,
1357 (cis[i + 1 + 73]
1358 << 8) + cis[i +
1359 1 +
1360 72]);
1361 if (tlen >= 77)
1362 varbuf_append(&b, vstr_devid,
1363 (cis[i + 1 + 75]
1364 << 8) + cis[i +
1365 1 +
1366 74]);
1367 if (tlen >= 79)
1368 varbuf_append(&b, vstr_xtalfreq,
1369 (cis[i + 1 + 77]
1370 << 8) + cis[i +
1371 1 +
1372 76]);
1373 break;
1374#endif /* defined(BCMSDIO) */
1375
1376 case HNBU_CCKFILTTYPE:
1377 varbuf_append(&b, vstr_cckdigfilttype,
1378 (cis[i + 1]));
1379 break;
1380 }
1381
1382 break;
1383 }
1384 i += tlen;
1385 } while (tup != CISTPL_END);
1386 }
1387
1388 if (boardnum != -1) {
1389 varbuf_append(&b, vstr_boardnum, boardnum);
1390 }
1391
1392 if (eabuf[0]) {
1393 varbuf_append(&b, vstr_macaddr, eabuf);
1394 }
1395
1396 /* if there is no antenna gain field, set default */
1397 if (getvar(NULL, "ag0") == NULL && ag_init == FALSE) {
1398 varbuf_append(&b, vstr_ag, 0, 0xff);
1399 }
1400
1401 /* final nullbyte terminator */
1402 ASSERT(b.size >= 1);
1403 *b.buf++ = '\0';
1404
1405 ASSERT(b.buf - base <= MAXSZ_NVRAM_VARS);
1406 err = initvars_table(osh, base, b.buf, vars, count);
1407
1408 MFREE(osh, base, MAXSZ_NVRAM_VARS);
1409 return err;
1410}
1411
1412/* In chips with chipcommon rev 32 and later, the srom is in chipcommon,
1413 * not in the bus cores.
1414 */
1415static uint16
7cc4a4c0 1416srom_cc_cmd(si_t *sih, osl_t *osh, void *ccregs, uint32 cmd, uint wordoff,
a9533e7e
HP		 1417 uint16 data)
1418{
1419 chipcregs_t *cc = (chipcregs_t *) ccregs;
1420 uint wait_cnt = 1000;
1421
1422 if ((cmd == SRC_OP_READ) || (cmd == SRC_OP_WRITE)) {
1423 W_REG(osh, &cc->sromaddress, wordoff * 2);
1424 if (cmd == SRC_OP_WRITE)
1425 W_REG(osh, &cc->sromdata, data);
1426 }
1427
1428 W_REG(osh, &cc->sromcontrol, SRC_START | cmd);
1429
1430 while (wait_cnt--) {
1431 if ((R_REG(osh, &cc->sromcontrol) & SRC_BUSY) == 0)
1432 break;
1433 }
1434
1435 if (!wait_cnt) {
1436 BS_ERROR(("%s: Command 0x%x timed out\n", __func__, cmd));
1437 return 0xffff;
1438 }
1439 if (cmd == SRC_OP_READ)
1440 return (uint16) R_REG(osh, &cc->sromdata);
1441 else
1442 return 0xffff;
1443}
1444
1445/*
1446 * Read in and validate sprom.
1447 * Return 0 on success, nonzero on error.
1448 */
1449static int
7cc4a4c0
JC		 1450sprom_read_pci(osl_t *osh, si_t *sih, uint16 *sprom, uint wordoff,
1451 uint16 *buf, uint nwords, bool check_crc)
a9533e7e
HP		 1452{
1453 int err = 0;
1454 uint i;
1455 void *ccregs = NULL;
1456
1457 /* read the sprom */
1458 for (i = 0; i < nwords; i++) {
1459
1460 if (sih->ccrev > 31 && ISSIM_ENAB(sih)) {
1461 /* use indirect since direct is too slow on QT */
1462 if ((sih->cccaps & CC_CAP_SROM) == 0)
1463 return 1;
1464
1465 ccregs = (void *)((uint8 *) sprom - CC_SROM_OTP);
1466 buf[i] =
1467 srom_cc_cmd(sih, osh, ccregs, SRC_OP_READ,
1468 wordoff + i, 0);
1469
1470 } else {
1471 if (ISSIM_ENAB(sih))
1472 buf[i] = R_REG(osh, &sprom[wordoff + i]);
1473
1474 buf[i] = R_REG(osh, &sprom[wordoff + i]);
1475 }
1476
1477 }
1478
1479 /* bypass crc checking for simulation to allow srom hack */
1480 if (ISSIM_ENAB(sih))
1481 return err;
1482
1483 if (check_crc) {
1484
1485 if (buf[0] == 0xffff) {
1486 /* The hardware thinks that an srom that starts with 0xffff
1487 * is blank, regardless of the rest of the content, so declare
1488 * it bad.
1489 */
1490 BS_ERROR(("%s: buf[0] = 0x%x, returning bad-crc\n",
1491 __func__, buf[0]));
1492 return 1;
1493 }
1494
1495 /* fixup the endianness so crc8 will pass */
1496 htol16_buf(buf, nwords * 2);
1497 if (hndcrc8((uint8 *) buf, nwords * 2, CRC8_INIT_VALUE) !=
1498 CRC8_GOOD_VALUE) {
1499 /* DBG only pci always read srom4 first, then srom8/9 */
1500 /* BS_ERROR(("%s: bad crc\n", __func__)); */
1501 err = 1;
1502 }
1503 /* now correct the endianness of the byte array */
1504 ltoh16_buf(buf, nwords * 2);
1505 }
1506 return err;
1507}
1508
1509#if defined(BCMNVRAMR)
7cc4a4c0 1510static int otp_read_pci(osl_t *osh, si_t *sih, uint16 *buf, uint bufsz)
a9533e7e
HP		 1511{
1512 uint8 *otp;
1513 uint sz = OTP_SZ_MAX / 2; /* size in words */
1514 int err = 0;
1515
1516 ASSERT(bufsz <= OTP_SZ_MAX);
1517
1518 if ((otp = MALLOC(osh, OTP_SZ_MAX)) == NULL) {
1519 return BCME_ERROR;
1520 }
1521
1522 bzero(otp, OTP_SZ_MAX);
1523
1524 err = otp_read_region(sih, OTP_HW_RGN, (uint16 *) otp, &sz);
1525
1526 bcopy(otp, buf, bufsz);
1527
1528 if (otp)
1529 MFREE(osh, otp, OTP_SZ_MAX);
1530
1531 /* Check CRC */
1532 if (buf[0] == 0xffff) {
1533 /* The hardware thinks that an srom that starts with 0xffff
1534 * is blank, regardless of the rest of the content, so declare
1535 * it bad.
1536 */
1537 BS_ERROR(("%s: buf[0] = 0x%x, returning bad-crc\n", __func__,
1538 buf[0]));
1539 return 1;
1540 }
1541
1542 /* fixup the endianness so crc8 will pass */
1543 htol16_buf(buf, bufsz);
1544 if (hndcrc8((uint8 *) buf, SROM4_WORDS * 2, CRC8_INIT_VALUE) !=
1545 CRC8_GOOD_VALUE) {
1546 BS_ERROR(("%s: bad crc\n", __func__));
1547 err = 1;
1548 }
1549 /* now correct the endianness of the byte array */
1550 ltoh16_buf(buf, bufsz);
1551
1552 return err;
1553}
1554#endif /* defined(BCMNVRAMR) */
1555/*
1556* Create variable table from memory.
1557* Return 0 on success, nonzero on error.
1558*/
1559static int
7cc4a4c0
JC		 1560BCMATTACHFN(initvars_table) (osl_t *osh, char *start, char *end, char **vars,
1561 uint *count) {
a9533e7e
HP		 1562 int c = (int)(end - start);
1563
1564 /* do it only when there is more than just the null string */
1565 if (c > 1) {
1566 char *vp = MALLOC(osh, c);
1567 ASSERT(vp != NULL);
1568 if (!vp)
1569 return BCME_NOMEM;
1570 bcopy(start, vp, c);
1571 *vars = vp;
1572 *count = c;
1573 } else {
1574 *vars = NULL;
1575 *count = 0;
1576 }
1577
1578 return 0;
1579}
1580
1581/*
1582 * Find variables with <devpath> from flash. 'base' points to the beginning
1583 * of the table upon enter and to the end of the table upon exit when success.
1584 * Return 0 on success, nonzero on error.
1585 */
1586static int
a2627bc0
JC		 1587BCMATTACHFN(initvars_flash) (si_t *sih, osl_t *osh, char **base, uint len)
1588{
a9533e7e
HP		 1589 char *vp = *base;
1590 char *flash;
1591 int err;
1592 char *s;
1593 uint l, dl, copy_len;
1594 char devpath[SI_DEVPATH_BUFSZ];
1595
1596 /* allocate memory and read in flash */
1597 if (!(flash = MALLOC(osh, NVRAM_SPACE)))
1598 return BCME_NOMEM;
1599 if ((err = nvram_getall(flash, NVRAM_SPACE)))
1600 goto exit;
1601
1602 si_devpath(sih, devpath, sizeof(devpath));
1603
1604 /* grab vars with the <devpath> prefix in name */
1605 dl = strlen(devpath);
1606 for (s = flash; s && *s; s += l + 1) {
1607 l = strlen(s);
1608
1609 /* skip non-matching variable */
1610 if (strncmp(s, devpath, dl))
1611 continue;
1612
1613 /* is there enough room to copy? */
1614 copy_len = l - dl + 1;
1615 if (len < copy_len) {
1616 err = BCME_BUFTOOSHORT;
1617 goto exit;
1618 }
1619
1620 /* no prefix, just the name=value */
1621 strncpy(vp, &s[dl], copy_len);
1622 vp += copy_len;
1623 len -= copy_len;
1624 }
1625
1626 /* add null string as terminator */
1627 if (len < 1) {
1628 err = BCME_BUFTOOSHORT;
1629 goto exit;
1630 }
1631 *vp++ = '\0';
1632
1633 *base = vp;
1634
1635 exit: MFREE(osh, flash, NVRAM_SPACE);
1636 return err;
1637}
1638
1639/*
1640 * Initialize nonvolatile variable table from flash.
1641 * Return 0 on success, nonzero on error.
1642 */
1643static int
a2627bc0
JC		 1644BCMATTACHFN(initvars_flash_si) (si_t *sih, char **vars, uint *count)
1645{
a9533e7e
HP		 1646 osl_t *osh = si_osh(sih);
1647 char *vp, *base;
1648 int err;
1649
1650 ASSERT(vars != NULL);
1651 ASSERT(count != NULL);
1652
1653 base = vp = MALLOC(osh, MAXSZ_NVRAM_VARS);
1654 ASSERT(vp != NULL);
1655 if (!vp)
1656 return BCME_NOMEM;
1657
1658 if ((err = initvars_flash(sih, osh, &vp, MAXSZ_NVRAM_VARS)) == 0)
1659 err = initvars_table(osh, base, vp, vars, count);
1660
1661 MFREE(osh, base, MAXSZ_NVRAM_VARS);
1662
1663 return err;
1664}
1665
1666/* Parse SROM and create name=value pairs. 'srom' points to
1667 * the SROM word array. 'off' specifies the offset of the
1668 * first word 'srom' points to, which should be either 0 or
1669 * SROM3_SWRG_OFF (full SROM or software region).
1670 */
1671
1672static uint mask_shift(uint16 mask)
1673{
1674 uint i;
1675 for (i = 0; i < (sizeof(mask) << 3); i++) {
1676 if (mask & (1 << i))
1677 return i;
1678 }
1679 ASSERT(mask);
1680 return 0;
1681}
1682
1683static uint mask_width(uint16 mask)
1684{
1685 int i;
1686 for (i = (sizeof(mask) << 3) - 1; i >= 0; i--) {
1687 if (mask & (1 << i))
1688 return (uint) (i - mask_shift(mask) + 1);
1689 }
1690 ASSERT(mask);
1691 return 0;
1692}
1693
1694#if defined(BCMDBG)
1695static bool mask_valid(uint16 mask)
1696{
1697 uint shift = mask_shift(mask);
1698 uint width = mask_width(mask);
1699 return mask == ((~0 << shift) & ~(~0 << (shift + width)));
1700}
1701#endif /* BCMDBG */
1702
1703static void
7cc4a4c0
JC		 1704BCMATTACHFN(_initvars_srom_pci) (uint8 sromrev, uint16 *srom, uint off,
1705 varbuf_t *b) {
a9533e7e
HP		 1706 uint16 w;
1707 uint32 val;
1708 const sromvar_t *srv;
1709 uint width;
1710 uint flags;
1711 uint32 sr = (1 << sromrev);
1712
1713 varbuf_append(b, "sromrev=%d", sromrev);
1714
1715 for (srv = pci_sromvars; srv->name != NULL; srv++) {
1716 const char *name;
1717
1718 if ((srv->revmask & sr) == 0)
1719 continue;
1720
1721 if (srv->off < off)
1722 continue;
1723
1724 flags = srv->flags;
1725 name = srv->name;
1726
1727 /* This entry is for mfgc only. Don't generate param for it, */
1728 if (flags & SRFL_NOVAR)
1729 continue;
1730
1731 if (flags & SRFL_ETHADDR) {
1732 char eabuf[ETHER_ADDR_STR_LEN];
1733 struct ether_addr ea;
1734
1735 ea.octet[0] = (srom[srv->off - off] >> 8) & 0xff;
1736 ea.octet[1] = srom[srv->off - off] & 0xff;
1737 ea.octet[2] = (srom[srv->off + 1 - off] >> 8) & 0xff;
1738 ea.octet[3] = srom[srv->off + 1 - off] & 0xff;
1739 ea.octet[4] = (srom[srv->off + 2 - off] >> 8) & 0xff;
1740 ea.octet[5] = srom[srv->off + 2 - off] & 0xff;
1741 bcm_ether_ntoa(&ea, eabuf);
1742
1743 varbuf_append(b, "%s=%s", name, eabuf);
1744 } else {
1745 ASSERT(mask_valid(srv->mask));
1746 ASSERT(mask_width(srv->mask));
1747
1748 w = srom[srv->off - off];
1749 val = (w & srv->mask) >> mask_shift(srv->mask);
1750 width = mask_width(srv->mask);
1751
1752 while (srv->flags & SRFL_MORE) {
1753 srv++;
1754 ASSERT(srv->name != NULL);
1755
1756 if (srv->off == 0 || srv->off < off)
1757 continue;
1758
1759 ASSERT(mask_valid(srv->mask));
1760 ASSERT(mask_width(srv->mask));
1761
1762 w = srom[srv->off - off];
1763 val +=
1764 ((w & srv->mask) >> mask_shift(srv->
1765 mask)) <<
1766 width;
1767 width += mask_width(srv->mask);
1768 }
1769
1770 if ((flags & SRFL_NOFFS)
1771 && ((int)val == (1 << width) - 1))
1772 continue;
1773
1774 if (flags & SRFL_CCODE) {
1775 if (val == 0)
1776 varbuf_append(b, "ccode=");
1777 else
1778 varbuf_append(b, "ccode=%c%c",
1779 (val >> 8), (val & 0xff));
1780 }
1781 /* LED Powersave duty cycle has to be scaled:
1782 *(oncount >> 24) (offcount >> 8)
1783 */
1784 else if (flags & SRFL_LEDDC) {
1785 uint32 w32 = (((val >> 8) & 0xff) << 24) | /* oncount */
1786 (((val & 0xff)) << 8); /* offcount */
1787 varbuf_append(b, "leddc=%d", w32);
1788 } else if (flags & SRFL_PRHEX)
1789 varbuf_append(b, "%s=0x%x", name, val);
1790 else if ((flags & SRFL_PRSIGN)
1791 && (val & (1 << (width - 1))))
1792 varbuf_append(b, "%s=%d", name,
1793 (int)(val | (~0 << width)));
1794 else
1795 varbuf_append(b, "%s=%u", name, val);
1796 }
1797 }
1798
1799 if (sromrev >= 4) {
1800 /* Do per-path variables */
1801 uint p, pb, psz;
1802
1803 if (sromrev >= 8) {
1804 pb = SROM8_PATH0;
1805 psz = SROM8_PATH1 - SROM8_PATH0;
1806 } else {
1807 pb = SROM4_PATH0;
1808 psz = SROM4_PATH1 - SROM4_PATH0;
1809 }
1810
1811 for (p = 0; p < MAX_PATH_SROM; p++) {
1812 for (srv = perpath_pci_sromvars; srv->name != NULL;
1813 srv++) {
1814 if ((srv->revmask & sr) == 0)
1815 continue;
1816
1817 if (pb + srv->off < off)
1818 continue;
1819
1820 /* This entry is for mfgc only. Don't generate param for it, */
1821 if (srv->flags & SRFL_NOVAR)
1822 continue;
1823
1824 w = srom[pb + srv->off - off];
1825
1826 ASSERT(mask_valid(srv->mask));
1827 val = (w & srv->mask) >> mask_shift(srv->mask);
1828 width = mask_width(srv->mask);
1829
1830 /* Cheating: no per-path var is more than 1 word */
1831
1832 if ((srv->flags & SRFL_NOFFS)
1833 && ((int)val == (1 << width) - 1))
1834 continue;
1835
1836 if (srv->flags & SRFL_PRHEX)
1837 varbuf_append(b, "%s%d=0x%x", srv->name,
1838 p, val);
1839 else
1840 varbuf_append(b, "%s%d=%d", srv->name,
1841 p, val);
1842 }
1843 pb += psz;
1844 }
1845 }
1846}
1847
1848/*
1849 * Initialize nonvolatile variable table from sprom.
1850 * Return 0 on success, nonzero on error.
1851 */
1852static int
7cc4a4c0
JC		 1853BCMATTACHFN(initvars_srom_pci) (si_t *sih, void *curmap, char **vars,
1854 uint *count) {
a9533e7e
HP		 1855 uint16 *srom, *sromwindow;
1856 uint8 sromrev = 0;
1857 uint32 sr;
1858 varbuf_t b;
1859 char *vp, *base = NULL;
1860 osl_t *osh = si_osh(sih);
1861 bool flash = FALSE;
1862 int err = 0;
1863
1864 /*
1865 * Apply CRC over SROM content regardless SROM is present or not,
1866 * and use variable <devpath>sromrev's existance in flash to decide
1867 * if we should return an error when CRC fails or read SROM variables
1868 * from flash.
1869 */
1870 srom = MALLOC(osh, SROM_MAX);
1871 ASSERT(srom != NULL);
1872 if (!srom)
1873 return -2;
1874
1875 sromwindow = (uint16 *) SROM_OFFSET(sih);
1876 if (si_is_sprom_available(sih)) {
1877 err =
1878 sprom_read_pci(osh, sih, sromwindow, 0, srom, SROM_WORDS,
1879 TRUE);
1880
1881 if ((srom[SROM4_SIGN] == SROM4_SIGNATURE) ||
1882 (((sih->buscoretype == PCIE_CORE_ID)
1883 && (sih->buscorerev >= 6))
1884 || ((sih->buscoretype == PCI_CORE_ID)
1885 && (sih->buscorerev >= 0xe)))) {
1886 /* sromrev >= 4, read more */
1887 err =
1888 sprom_read_pci(osh, sih, sromwindow, 0, srom,
1889 SROM4_WORDS, TRUE);
1890 sromrev = srom[SROM4_CRCREV] & 0xff;
1891 if (err)
1892 BS_ERROR(("%s: srom %d, bad crc\n", __func__,
1893 sromrev));
1894
1895 } else if (err == 0) {
1896 /* srom is good and is rev < 4 */
1897 /* top word of sprom contains version and crc8 */
1898 sromrev = srom[SROM_CRCREV] & 0xff;
1899 /* bcm4401 sroms misprogrammed */
1900 if (sromrev == 0x10)
1901 sromrev = 1;
1902 }
1903 }
1904#if defined(BCMNVRAMR)
1905 /* Use OTP if SPROM not available */
1906 else if ((err = otp_read_pci(osh, sih, srom, SROM_MAX)) == 0) {
1907 /* OTP only contain SROM rev8/rev9 for now */
1908 sromrev = srom[SROM4_CRCREV] & 0xff;
1909 }
1910#endif
1911 else {
1912 err = 1;
1913 BS_ERROR(("Neither SPROM nor OTP has valid image\n"));
1914 }
1915
1916 /* We want internal/wltest driver to come up with default sromvars so we can
1917 * program a blank SPROM/OTP.
1918 */
1919 if (err) {
1920 char *value;
1921 uint32 val;
1922 val = 0;
1923
1924 if ((value = si_getdevpathvar(sih, "sromrev"))) {
1925 sromrev = (uint8) bcm_strtoul(value, NULL, 0);
1926 flash = TRUE;
1927 goto varscont;
1928 }
1929
1930 BS_ERROR(("%s, SROM CRC Error\n", __func__));
1931
1932 if ((value = si_getnvramflvar(sih, "sromrev"))) {
1933 err = 0;
1934 goto errout;
1935 }
1936
1937 {
1938 err = -1;
1939 goto errout;
1940 }
1941 }
1942
1943 varscont:
1944 /* Bitmask for the sromrev */
1945 sr = 1 << sromrev;
1946
1947 /* srom version check: Current valid versions: 1, 2, 3, 4, 5, 8, 9 */
1948 if ((sr & 0x33e) == 0) {
1949 err = -2;
1950 goto errout;
1951 }
1952
1953 ASSERT(vars != NULL);
1954 ASSERT(count != NULL);
1955
1956 base = vp = MALLOC(osh, MAXSZ_NVRAM_VARS);
1957 ASSERT(vp != NULL);
1958 if (!vp) {
1959 err = -2;
1960 goto errout;
1961 }
1962
1963 /* read variables from flash */
1964 if (flash) {
1965 if ((err = initvars_flash(sih, osh, &vp, MAXSZ_NVRAM_VARS)))
1966 goto errout;
1967 goto varsdone;
1968 }
1969
1970 varbuf_init(&b, base, MAXSZ_NVRAM_VARS);
1971
1972 /* parse SROM into name=value pairs. */
1973 _initvars_srom_pci(sromrev, srom, 0, &b);
1974
1975 /* final nullbyte terminator */
1976 ASSERT(b.size >= 1);
1977 vp = b.buf;
1978 *vp++ = '\0';
1979
1980 ASSERT((vp - base) <= MAXSZ_NVRAM_VARS);
1981
1982 varsdone:
1983 err = initvars_table(osh, base, vp, vars, count);
1984
1985 errout:
1986 if (base)
1987 MFREE(osh, base, MAXSZ_NVRAM_VARS);
1988
1989 MFREE(osh, srom, SROM_MAX);
1990 return err;
1991}
1992
1993#ifdef BCMSDIO
1994/*
1995 * Read the SDIO cis and call parsecis to initialize the vars.
1996 * Return 0 on success, nonzero on error.
1997 */
1998static int
a2627bc0
JC		 1999BCMATTACHFN(initvars_cis_sdio) (osl_t *osh, char **vars, uint *count)
2000{
a9533e7e
HP		 2001 uint8 *cis[SBSDIO_NUM_FUNCTION + 1];
2002 uint fn, numfn;
2003 int rc = 0;
2004
2005 numfn = bcmsdh_query_iofnum(NULL);
2006 ASSERT(numfn <= SDIOD_MAX_IOFUNCS);
2007
2008 for (fn = 0; fn <= numfn; fn++) {
2009 if ((cis[fn] = MALLOC(osh, SBSDIO_CIS_SIZE_LIMIT)) == NULL) {
2010 rc = -1;
2011 break;
2012 }
2013
2014 bzero(cis[fn], SBSDIO_CIS_SIZE_LIMIT);
2015
2016 if (bcmsdh_cis_read(NULL, fn, cis[fn], SBSDIO_CIS_SIZE_LIMIT) !=
2017 0) {
2018 MFREE(osh, cis[fn], SBSDIO_CIS_SIZE_LIMIT);
2019 rc = -2;
2020 break;
2021 }
2022 }
2023
2024 if (!rc)
2025 rc = srom_parsecis(osh, cis, fn, vars, count);
2026
2027 while (fn-- > 0)
2028 MFREE(osh, cis[fn], SBSDIO_CIS_SIZE_LIMIT);
2029
2030 return (rc);
2031}
2032
2033/* set SDIO sprom command register */
a2627bc0
JC		 2034static int BCMATTACHFN(sprom_cmd_sdio) (osl_t *osh, uint8 cmd)
2035{
a9533e7e
HP		 2036 uint8 status = 0;
2037 uint wait_cnt = 1000;
2038
2039 /* write sprom command register */
2040 bcmsdh_cfg_write(NULL, SDIO_FUNC_1, SBSDIO_SPROM_CS, cmd, NULL);
2041
2042 /* wait status */
2043 while (wait_cnt--) {
2044 status =
2045 bcmsdh_cfg_read(NULL, SDIO_FUNC_1, SBSDIO_SPROM_CS, NULL);
2046 if (status & SBSDIO_SPROM_DONE)
2047 return 0;
2048 }
2049
2050 return 1;
2051}
2052
2053/* read a word from the SDIO srom */
7cc4a4c0 2054static int sprom_read_sdio(osl_t *osh, uint16 addr, uint16 *data)
a9533e7e
HP		 2055{
2056 uint8 addr_l, addr_h, data_l, data_h;
2057
2058 addr_l = (uint8) ((addr * 2) & 0xff);
2059 addr_h = (uint8) (((addr * 2) >> 8) & 0xff);
2060
2061 /* set address */
2062 bcmsdh_cfg_write(NULL, SDIO_FUNC_1, SBSDIO_SPROM_ADDR_HIGH, addr_h,
2063 NULL);
2064 bcmsdh_cfg_write(NULL, SDIO_FUNC_1, SBSDIO_SPROM_ADDR_LOW, addr_l,
2065 NULL);
2066
2067 /* do read */
2068 if (sprom_cmd_sdio(osh, SBSDIO_SPROM_READ))
2069 return 1;
2070
2071 /* read data */
2072 data_h =
2073 bcmsdh_cfg_read(NULL, SDIO_FUNC_1, SBSDIO_SPROM_DATA_HIGH, NULL);
2074 data_l =
2075 bcmsdh_cfg_read(NULL, SDIO_FUNC_1, SBSDIO_SPROM_DATA_LOW, NULL);
2076
2077 *data = (data_h << 8) | data_l;
2078 return 0;
2079}
2080#endif /* BCMSDIO */
2081
2082static int
7cc4a4c0
JC		 2083BCMATTACHFN(initvars_srom_si) (si_t *sih, osl_t *osh, void *curmap,
2084 char **vars, uint *varsz) {
a9533e7e
HP		 2085 /* Search flash nvram section for srom variables */
2086 return initvars_flash_si(sih, vars, varsz);
2087}
Linux kernel - Deliverables
This page took 0.107656 seconds and 5 git commands to generate.