Commit | Line | Data |
---|---|---|
f9f08d70 LF |
1 | /****************************************************************************** |
2 | * | |
3 | * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved. | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of version 2 of the GNU General Public License as | |
7 | * published by the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
12 | * more details. | |
13 | * | |
f9f08d70 LF |
14 | ******************************************************************************/ |
15 | ||
16 | ||
17 | #ifndef __HALDMOUTSRC_H__ | |
18 | #define __HALDMOUTSRC_H__ | |
19 | ||
20 | /* Definition */ | |
21 | /* Define all team support ability. */ | |
22 | ||
23 | /* Define for all teams. Please Define the constant in your precomp header. */ | |
24 | ||
25 | /* define DM_ODM_SUPPORT_AP 0 */ | |
26 | /* define DM_ODM_SUPPORT_ADSL 0 */ | |
27 | /* define DM_ODM_SUPPORT_CE 0 */ | |
28 | /* define DM_ODM_SUPPORT_MP 1 */ | |
29 | ||
30 | /* Define ODM SW team support flag. */ | |
31 | ||
32 | /* Antenna Switch Relative Definition. */ | |
33 | ||
34 | /* Add new function SwAntDivCheck8192C(). */ | |
35 | /* This is the main function of Antenna diversity function before link. */ | |
36 | /* Mainly, it just retains last scan result and scan again. */ | |
37 | /* After that, it compares the scan result to see which one gets better | |
38 | * RSSI. It selects antenna with better receiving power and returns better | |
39 | * scan result. */ | |
40 | ||
41 | #define TP_MODE 0 | |
42 | #define RSSI_MODE 1 | |
43 | #define TRAFFIC_LOW 0 | |
44 | #define TRAFFIC_HIGH 1 | |
45 | ||
46 | /* 3 Tx Power Tracking */ | |
47 | /* 3============================================================ */ | |
48 | #define DPK_DELTA_MAPPING_NUM 13 | |
49 | #define index_mapping_HP_NUM 15 | |
50 | ||
51 | ||
52 | /* */ | |
53 | /* 3 PSD Handler */ | |
54 | /* 3============================================================ */ | |
55 | ||
56 | #define AFH_PSD 1 /* 0:normal PSD scan, 1: only do 20 pts PSD */ | |
57 | #define MODE_40M 0 /* 0:20M, 1:40M */ | |
58 | #define PSD_TH2 3 | |
59 | #define PSD_CHM 20 /* Minimum channel number for BT AFH */ | |
60 | #define SIR_STEP_SIZE 3 | |
61 | #define Smooth_Size_1 5 | |
62 | #define Smooth_TH_1 3 | |
63 | #define Smooth_Size_2 10 | |
64 | #define Smooth_TH_2 4 | |
65 | #define Smooth_Size_3 20 | |
66 | #define Smooth_TH_3 4 | |
67 | #define Smooth_Step_Size 5 | |
68 | #define Adaptive_SIR 1 | |
69 | #define PSD_RESCAN 4 | |
70 | #define PSD_SCAN_INTERVAL 700 /* ms */ | |
71 | ||
72 | /* 8723A High Power IGI Setting */ | |
73 | #define DM_DIG_HIGH_PWR_IGI_LOWER_BOUND 0x22 | |
74 | #define DM_DIG_Gmode_HIGH_PWR_IGI_LOWER_BOUND 0x28 | |
75 | #define DM_DIG_HIGH_PWR_THRESHOLD 0x3a | |
76 | ||
77 | /* LPS define */ | |
78 | #define DM_DIG_FA_TH0_LPS 4 /* 4 in lps */ | |
79 | #define DM_DIG_FA_TH1_LPS 15 /* 15 lps */ | |
80 | #define DM_DIG_FA_TH2_LPS 30 /* 30 lps */ | |
81 | #define RSSI_OFFSET_DIG 0x05; | |
82 | ||
83 | /* ANT Test */ | |
84 | #define ANTTESTALL 0x00 /* Ant A or B will be Testing */ | |
85 | #define ANTTESTA 0x01 /* Ant A will be Testing */ | |
86 | #define ANTTESTB 0x02 /* Ant B will be testing */ | |
87 | ||
f9f08d70 LF |
88 | struct rtw_dig { |
89 | u8 Dig_Enable_Flag; | |
90 | u8 Dig_Ext_Port_Stage; | |
91 | ||
92 | int RssiLowThresh; | |
93 | int RssiHighThresh; | |
94 | ||
95 | u32 FALowThresh; | |
96 | u32 FAHighThresh; | |
97 | ||
98 | u8 CurSTAConnectState; | |
99 | u8 PreSTAConnectState; | |
100 | u8 CurMultiSTAConnectState; | |
101 | ||
102 | u8 PreIGValue; | |
103 | u8 CurIGValue; | |
104 | u8 BackupIGValue; | |
105 | ||
106 | s8 BackoffVal; | |
107 | s8 BackoffVal_range_max; | |
108 | s8 BackoffVal_range_min; | |
109 | u8 rx_gain_range_max; | |
110 | u8 rx_gain_range_min; | |
111 | u8 Rssi_val_min; | |
112 | ||
113 | u8 PreCCK_CCAThres; | |
114 | u8 CurCCK_CCAThres; | |
115 | u8 PreCCKPDState; | |
116 | u8 CurCCKPDState; | |
117 | ||
118 | u8 LargeFAHit; | |
119 | u8 ForbiddenIGI; | |
120 | u32 Recover_cnt; | |
121 | ||
122 | u8 DIG_Dynamic_MIN_0; | |
123 | u8 DIG_Dynamic_MIN_1; | |
124 | bool bMediaConnect_0; | |
125 | bool bMediaConnect_1; | |
126 | ||
127 | u32 AntDiv_RSSI_max; | |
128 | u32 RSSI_max; | |
129 | }; | |
130 | ||
131 | struct rtl_ps { | |
132 | u8 PreCCAState; | |
133 | u8 CurCCAState; | |
134 | ||
135 | u8 PreRFState; | |
136 | u8 CurRFState; | |
137 | ||
138 | int Rssi_val_min; | |
139 | ||
140 | u8 initialize; | |
3f35c7ff | 141 | u32 Reg874, RegC70, Reg85C, RegA74; |
f9f08d70 LF |
142 | |
143 | }; | |
144 | ||
145 | struct false_alarm_stats { | |
146 | u32 Cnt_Parity_Fail; | |
147 | u32 Cnt_Rate_Illegal; | |
148 | u32 Cnt_Crc8_fail; | |
149 | u32 Cnt_Mcs_fail; | |
150 | u32 Cnt_Ofdm_fail; | |
151 | u32 Cnt_Cck_fail; | |
152 | u32 Cnt_all; | |
153 | u32 Cnt_Fast_Fsync; | |
154 | u32 Cnt_SB_Search_fail; | |
155 | u32 Cnt_OFDM_CCA; | |
156 | u32 Cnt_CCK_CCA; | |
157 | u32 Cnt_CCA_all; | |
158 | u32 Cnt_BW_USC; /* Gary */ | |
159 | u32 Cnt_BW_LSC; /* Gary */ | |
160 | }; | |
161 | ||
f9f08d70 LF |
162 | struct rx_hpc { |
163 | u8 RXHP_flag; | |
164 | u8 PSD_func_trigger; | |
165 | u8 PSD_bitmap_RXHP[80]; | |
166 | u8 Pre_IGI; | |
167 | u8 Cur_IGI; | |
168 | u8 Pre_pw_th; | |
169 | u8 Cur_pw_th; | |
170 | bool First_time_enter; | |
171 | bool RXHP_enable; | |
172 | u8 TP_Mode; | |
173 | struct timer_list PSDTimer; | |
174 | }; | |
175 | ||
176 | #define ASSOCIATE_ENTRY_NUM 32 /* Max size of AsocEntry[]. */ | |
177 | #define ODM_ASSOCIATE_ENTRY_NUM ASSOCIATE_ENTRY_NUM | |
178 | ||
179 | /* This indicates two different steps. */ | |
180 | /* In SWAW_STEP_PEAK, driver needs to switch antenna and listen to | |
181 | * the signal on the air. */ | |
182 | /* In SWAW_STEP_DETERMINE, driver just compares the signal captured in | |
183 | * SWAW_STEP_PEAK with original RSSI to determine if it is necessary to | |
184 | * switch antenna. */ | |
185 | ||
186 | #define SWAW_STEP_PEAK 0 | |
187 | #define SWAW_STEP_DETERMINE 1 | |
188 | ||
189 | #define TP_MODE 0 | |
190 | #define RSSI_MODE 1 | |
191 | #define TRAFFIC_LOW 0 | |
192 | #define TRAFFIC_HIGH 1 | |
193 | ||
194 | struct sw_ant_switch { | |
195 | u8 try_flag; | |
196 | s32 PreRSSI; | |
197 | u8 CurAntenna; | |
198 | u8 PreAntenna; | |
199 | u8 RSSI_Trying; | |
200 | u8 TestMode; | |
201 | u8 bTriggerAntennaSwitch; | |
202 | u8 SelectAntennaMap; | |
203 | u8 RSSI_target; | |
204 | ||
205 | /* Before link Antenna Switch check */ | |
206 | u8 SWAS_NoLink_State; | |
207 | u32 SWAS_NoLink_BK_Reg860; | |
208 | bool ANTA_ON; /* To indicate Ant A is or not */ | |
209 | bool ANTB_ON; /* To indicate Ant B is on or not */ | |
210 | ||
211 | s32 RSSI_sum_A; | |
212 | s32 RSSI_sum_B; | |
213 | s32 RSSI_cnt_A; | |
214 | s32 RSSI_cnt_B; | |
215 | u64 lastTxOkCnt; | |
216 | u64 lastRxOkCnt; | |
217 | u64 TXByteCnt_A; | |
218 | u64 TXByteCnt_B; | |
219 | u64 RXByteCnt_A; | |
220 | u64 RXByteCnt_B; | |
221 | u8 TrafficLoad; | |
222 | struct timer_list SwAntennaSwitchTimer; | |
223 | /* Hybrid Antenna Diversity */ | |
224 | u32 CCK_Ant1_Cnt[ASSOCIATE_ENTRY_NUM]; | |
225 | u32 CCK_Ant2_Cnt[ASSOCIATE_ENTRY_NUM]; | |
226 | u32 OFDM_Ant1_Cnt[ASSOCIATE_ENTRY_NUM]; | |
227 | u32 OFDM_Ant2_Cnt[ASSOCIATE_ENTRY_NUM]; | |
228 | u32 RSSI_Ant1_Sum[ASSOCIATE_ENTRY_NUM]; | |
229 | u32 RSSI_Ant2_Sum[ASSOCIATE_ENTRY_NUM]; | |
230 | u8 TxAnt[ASSOCIATE_ENTRY_NUM]; | |
231 | u8 TargetSTA; | |
232 | u8 antsel; | |
233 | u8 RxIdleAnt; | |
234 | }; | |
235 | ||
236 | struct edca_turbo { | |
237 | bool bCurrentTurboEDCA; | |
238 | bool bIsCurRDLState; | |
239 | u32 prv_traffic_idx; /* edca turbo */ | |
240 | }; | |
241 | ||
242 | struct odm_rate_adapt { | |
243 | u8 Type; /* DM_Type_ByFW/DM_Type_ByDriver */ | |
244 | u8 HighRSSIThresh; /* if RSSI > HighRSSIThresh => RATRState is DM_RATR_STA_HIGH */ | |
245 | u8 LowRSSIThresh; /* if RSSI <= LowRSSIThresh => RATRState is DM_RATR_STA_LOW */ | |
246 | u8 RATRState; /* Current RSSI level, DM_RATR_STA_HIGH/DM_RATR_STA_MIDDLE/DM_RATR_STA_LOW */ | |
247 | u32 LastRATR; /* RATR Register Content */ | |
248 | }; | |
249 | ||
250 | #define IQK_MAC_REG_NUM 4 | |
251 | #define IQK_ADDA_REG_NUM 16 | |
252 | #define IQK_BB_REG_NUM_MAX 10 | |
253 | #define IQK_BB_REG_NUM 9 | |
254 | #define HP_THERMAL_NUM 8 | |
255 | ||
256 | #define AVG_THERMAL_NUM 8 | |
257 | #define IQK_Matrix_REG_NUM 8 | |
258 | #define IQK_Matrix_Settings_NUM 1+24+21 | |
259 | ||
260 | #define DM_Type_ByFWi 0 | |
261 | #define DM_Type_ByDriver 1 | |
262 | ||
263 | /* Declare for common info */ | |
264 | ||
f9f08d70 LF |
265 | struct odm_phy_status_info { |
266 | u8 RxPWDBAll; | |
267 | u8 SignalQuality; /* in 0-100 index. */ | |
268 | u8 RxMIMOSignalQuality[MAX_PATH_NUM_92CS]; /* EVM */ | |
269 | u8 RxMIMOSignalStrength[MAX_PATH_NUM_92CS];/* in 0~100 index */ | |
270 | s8 RxPower; /* in dBm Translate from PWdB */ | |
271 | s8 RecvSignalPower;/* Real power in dBm for this packet, no | |
272 | * beautification and aggregation. Keep this raw | |
273 | * info to be used for the other procedures. */ | |
274 | u8 BTRxRSSIPercentage; | |
275 | u8 SignalStrength; /* in 0-100 index. */ | |
276 | u8 RxPwr[MAX_PATH_NUM_92CS];/* per-path's pwdb */ | |
277 | u8 RxSNR[MAX_PATH_NUM_92CS];/* per-path's SNR */ | |
278 | }; | |
279 | ||
280 | struct odm_phy_dbg_info { | |
281 | /* ODM Write,debug info */ | |
282 | s8 RxSNRdB[MAX_PATH_NUM_92CS]; | |
283 | u64 NumQryPhyStatus; | |
284 | u64 NumQryPhyStatusCCK; | |
285 | u64 NumQryPhyStatusOFDM; | |
286 | /* Others */ | |
287 | s32 RxEVM[MAX_PATH_NUM_92CS]; | |
288 | }; | |
289 | ||
290 | struct odm_per_pkt_info { | |
291 | s8 Rate; | |
292 | u8 StationID; | |
293 | bool bPacketMatchBSSID; | |
294 | bool bPacketToSelf; | |
295 | bool bPacketBeacon; | |
296 | }; | |
297 | ||
298 | struct odm_mac_status_info { | |
299 | u8 test; | |
300 | }; | |
301 | ||
302 | enum odm_ability { | |
303 | /* BB Team */ | |
304 | ODM_DIG = 0x00000001, | |
305 | ODM_HIGH_POWER = 0x00000002, | |
306 | ODM_CCK_CCA_TH = 0x00000004, | |
307 | ODM_FA_STATISTICS = 0x00000008, | |
308 | ODM_RAMASK = 0x00000010, | |
309 | ODM_RSSI_MONITOR = 0x00000020, | |
310 | ODM_SW_ANTDIV = 0x00000040, | |
311 | ODM_HW_ANTDIV = 0x00000080, | |
312 | ODM_BB_PWRSV = 0x00000100, | |
313 | ODM_2TPATHDIV = 0x00000200, | |
314 | ODM_1TPATHDIV = 0x00000400, | |
315 | ODM_PSD2AFH = 0x00000800 | |
316 | }; | |
317 | ||
f9f08d70 LF |
318 | /* 2011/10/20 MH Define Common info enum for all team. */ |
319 | ||
320 | enum odm_common_info_def { | |
321 | /* Fixed value: */ | |
322 | ||
323 | /* HOOK BEFORE REG INIT----------- */ | |
324 | ODM_CMNINFO_PLATFORM = 0, | |
325 | ODM_CMNINFO_ABILITY, /* ODM_ABILITY_E */ | |
326 | ODM_CMNINFO_INTERFACE, /* ODM_INTERFACE_E */ | |
327 | ODM_CMNINFO_MP_TEST_CHIP, | |
328 | ODM_CMNINFO_IC_TYPE, /* ODM_IC_TYPE_E */ | |
329 | ODM_CMNINFO_CUT_VER, /* ODM_CUT_VERSION_E */ | |
f9f08d70 LF |
330 | ODM_CMNINFO_RF_TYPE, /* ODM_RF_PATH_E or ODM_RF_TYPE_E? */ |
331 | ODM_CMNINFO_BOARD_TYPE, /* ODM_BOARD_TYPE_E */ | |
332 | ODM_CMNINFO_EXT_LNA, /* true */ | |
333 | ODM_CMNINFO_EXT_PA, | |
334 | ODM_CMNINFO_EXT_TRSW, | |
335 | ODM_CMNINFO_PATCH_ID, /* CUSTOMER ID */ | |
336 | ODM_CMNINFO_BINHCT_TEST, | |
337 | ODM_CMNINFO_BWIFI_TEST, | |
338 | ODM_CMNINFO_SMART_CONCURRENT, | |
339 | /* HOOK BEFORE REG INIT----------- */ | |
340 | ||
341 | /* Dynamic value: */ | |
342 | /* POINTER REFERENCE----------- */ | |
343 | ODM_CMNINFO_MAC_PHY_MODE, /* ODM_MAC_PHY_MODE_E */ | |
344 | ODM_CMNINFO_TX_UNI, | |
345 | ODM_CMNINFO_RX_UNI, | |
346 | ODM_CMNINFO_WM_MODE, /* ODM_WIRELESS_MODE_E */ | |
347 | ODM_CMNINFO_BAND, /* ODM_BAND_TYPE_E */ | |
348 | ODM_CMNINFO_SEC_CHNL_OFFSET, /* ODM_SEC_CHNL_OFFSET_E */ | |
349 | ODM_CMNINFO_SEC_MODE, /* ODM_SECURITY_E */ | |
350 | ODM_CMNINFO_BW, /* ODM_BW_E */ | |
351 | ODM_CMNINFO_CHNL, | |
352 | ||
353 | ODM_CMNINFO_DMSP_GET_VALUE, | |
354 | ODM_CMNINFO_BUDDY_ADAPTOR, | |
355 | ODM_CMNINFO_DMSP_IS_MASTER, | |
356 | ODM_CMNINFO_SCAN, | |
357 | ODM_CMNINFO_POWER_SAVING, | |
358 | ODM_CMNINFO_ONE_PATH_CCA, /* ODM_CCA_PATH_E */ | |
359 | ODM_CMNINFO_DRV_STOP, | |
360 | ODM_CMNINFO_PNP_IN, | |
361 | ODM_CMNINFO_INIT_ON, | |
362 | ODM_CMNINFO_ANT_TEST, | |
363 | ODM_CMNINFO_NET_CLOSED, | |
364 | ODM_CMNINFO_MP_MODE, | |
365 | /* POINTER REFERENCE----------- */ | |
366 | ||
367 | /* CALL BY VALUE------------- */ | |
368 | ODM_CMNINFO_WIFI_DIRECT, | |
369 | ODM_CMNINFO_WIFI_DISPLAY, | |
370 | ODM_CMNINFO_LINK, | |
371 | ODM_CMNINFO_RSSI_MIN, | |
372 | ODM_CMNINFO_DBG_COMP, /* u64 */ | |
373 | ODM_CMNINFO_DBG_LEVEL, /* u32 */ | |
374 | ODM_CMNINFO_RA_THRESHOLD_HIGH, /* u8 */ | |
375 | ODM_CMNINFO_RA_THRESHOLD_LOW, /* u8 */ | |
376 | ODM_CMNINFO_RF_ANTENNA_TYPE, /* u8 */ | |
377 | ODM_CMNINFO_BT_DISABLED, | |
378 | ODM_CMNINFO_BT_OPERATION, | |
379 | ODM_CMNINFO_BT_DIG, | |
380 | ODM_CMNINFO_BT_BUSY, /* Check Bt is using or not */ | |
381 | ODM_CMNINFO_BT_DISABLE_EDCA, | |
382 | /* CALL BY VALUE-------------*/ | |
383 | ||
384 | /* Dynamic ptr array hook itms. */ | |
385 | ODM_CMNINFO_STA_STATUS, | |
386 | ODM_CMNINFO_PHY_STATUS, | |
387 | ODM_CMNINFO_MAC_STATUS, | |
388 | ODM_CMNINFO_MAX, | |
389 | }; | |
390 | ||
391 | /* 2011/10/20 MH Define ODM support ability. ODM_CMNINFO_ABILITY */ | |
392 | ||
393 | enum odm_ability_def { | |
394 | /* BB ODM section BIT 0-15 */ | |
9c68ed09 AB |
395 | ODM_BB_DIG = BIT(0), |
396 | ODM_BB_RA_MASK = BIT(1), | |
397 | ODM_BB_DYNAMIC_TXPWR = BIT(2), | |
398 | ODM_BB_FA_CNT = BIT(3), | |
399 | ODM_BB_RSSI_MONITOR = BIT(4), | |
400 | ODM_BB_CCK_PD = BIT(5), | |
401 | ODM_BB_ANT_DIV = BIT(6), | |
402 | ODM_BB_PWR_SAVE = BIT(7), | |
403 | ODM_BB_PWR_TRA = BIT(8), | |
404 | ODM_BB_RATE_ADAPTIVE = BIT(9), | |
405 | ODM_BB_PATH_DIV = BIT(10), | |
406 | ODM_BB_PSD = BIT(11), | |
407 | ODM_BB_RXHP = BIT(12), | |
f9f08d70 LF |
408 | |
409 | /* MAC DM section BIT 16-23 */ | |
9c68ed09 AB |
410 | ODM_MAC_EDCA_TURBO = BIT(16), |
411 | ODM_MAC_EARLY_MODE = BIT(17), | |
f9f08d70 LF |
412 | |
413 | /* RF ODM section BIT 24-31 */ | |
9c68ed09 AB |
414 | ODM_RF_TX_PWR_TRACK = BIT(24), |
415 | ODM_RF_RX_GAIN_TRACK = BIT(25), | |
416 | ODM_RF_CALIBRATION = BIT(26), | |
f9f08d70 LF |
417 | }; |
418 | ||
9c68ed09 | 419 | #define ODM_RTL8188E BIT(4) |
f9f08d70 LF |
420 | |
421 | /* ODM_CMNINFO_CUT_VER */ | |
422 | enum odm_cut_version { | |
423 | ODM_CUT_A = 1, | |
424 | ODM_CUT_B = 2, | |
425 | ODM_CUT_C = 3, | |
426 | ODM_CUT_D = 4, | |
427 | ODM_CUT_E = 5, | |
428 | ODM_CUT_F = 6, | |
429 | ODM_CUT_TEST = 7, | |
430 | }; | |
431 | ||
f9f08d70 LF |
432 | /* ODM_CMNINFO_RF_TYPE */ |
433 | /* For example 1T2R (A+AB = BIT0|BIT4|BIT5) */ | |
434 | enum odm_rf_path { | |
9c68ed09 AB |
435 | ODM_RF_TX_A = BIT(0), |
436 | ODM_RF_TX_B = BIT(1), | |
437 | ODM_RF_TX_C = BIT(2), | |
438 | ODM_RF_TX_D = BIT(3), | |
439 | ODM_RF_RX_A = BIT(4), | |
440 | ODM_RF_RX_B = BIT(5), | |
441 | ODM_RF_RX_C = BIT(6), | |
442 | ODM_RF_RX_D = BIT(7), | |
f9f08d70 LF |
443 | }; |
444 | ||
445 | enum odm_rf_type { | |
446 | ODM_1T1R = 0, | |
447 | ODM_1T2R = 1, | |
448 | ODM_2T2R = 2, | |
449 | ODM_2T3R = 3, | |
450 | ODM_2T4R = 4, | |
451 | ODM_3T3R = 5, | |
452 | ODM_3T4R = 6, | |
453 | ODM_4T4R = 7, | |
454 | }; | |
455 | ||
456 | /* ODM Dynamic common info value definition */ | |
457 | ||
458 | enum odm_mac_phy_mode { | |
459 | ODM_SMSP = 0, | |
460 | ODM_DMSP = 1, | |
461 | ODM_DMDP = 2, | |
462 | }; | |
463 | ||
464 | enum odm_bt_coexist { | |
465 | ODM_BT_BUSY = 1, | |
466 | ODM_BT_ON = 2, | |
467 | ODM_BT_OFF = 3, | |
468 | ODM_BT_NONE = 4, | |
469 | }; | |
470 | ||
471 | /* ODM_CMNINFO_OP_MODE */ | |
472 | enum odm_operation_mode { | |
9c68ed09 AB |
473 | ODM_NO_LINK = BIT(0), |
474 | ODM_LINK = BIT(1), | |
475 | ODM_SCAN = BIT(2), | |
476 | ODM_POWERSAVE = BIT(3), | |
477 | ODM_AP_MODE = BIT(4), | |
478 | ODM_CLIENT_MODE = BIT(5), | |
479 | ODM_AD_HOC = BIT(6), | |
480 | ODM_WIFI_DIRECT = BIT(7), | |
481 | ODM_WIFI_DISPLAY = BIT(8), | |
f9f08d70 LF |
482 | }; |
483 | ||
484 | /* ODM_CMNINFO_WM_MODE */ | |
485 | enum odm_wireless_mode { | |
486 | ODM_WM_UNKNOW = 0x0, | |
9c68ed09 AB |
487 | ODM_WM_B = BIT(0), |
488 | ODM_WM_G = BIT(1), | |
489 | ODM_WM_A = BIT(2), | |
490 | ODM_WM_N24G = BIT(3), | |
491 | ODM_WM_N5G = BIT(4), | |
492 | ODM_WM_AUTO = BIT(5), | |
493 | ODM_WM_AC = BIT(6), | |
f9f08d70 LF |
494 | }; |
495 | ||
496 | /* ODM_CMNINFO_BAND */ | |
497 | enum odm_band_type { | |
9c68ed09 AB |
498 | ODM_BAND_2_4G = BIT(0), |
499 | ODM_BAND_5G = BIT(1), | |
f9f08d70 LF |
500 | }; |
501 | ||
502 | /* ODM_CMNINFO_SEC_CHNL_OFFSET */ | |
503 | enum odm_sec_chnl_offset { | |
504 | ODM_DONT_CARE = 0, | |
505 | ODM_BELOW = 1, | |
506 | ODM_ABOVE = 2 | |
507 | }; | |
508 | ||
509 | /* ODM_CMNINFO_SEC_MODE */ | |
510 | enum odm_security { | |
511 | ODM_SEC_OPEN = 0, | |
512 | ODM_SEC_WEP40 = 1, | |
513 | ODM_SEC_TKIP = 2, | |
514 | ODM_SEC_RESERVE = 3, | |
515 | ODM_SEC_AESCCMP = 4, | |
516 | ODM_SEC_WEP104 = 5, | |
517 | ODM_WEP_WPA_MIXED = 6, /* WEP + WPA */ | |
518 | ODM_SEC_SMS4 = 7, | |
519 | }; | |
520 | ||
521 | /* ODM_CMNINFO_BW */ | |
522 | enum odm_bw { | |
523 | ODM_BW20M = 0, | |
524 | ODM_BW40M = 1, | |
525 | ODM_BW80M = 2, | |
526 | ODM_BW160M = 3, | |
527 | ODM_BW10M = 4, | |
528 | }; | |
529 | ||
530 | /* ODM_CMNINFO_BOARD_TYPE */ | |
531 | enum odm_board_type { | |
532 | ODM_BOARD_NORMAL = 0, | |
533 | ODM_BOARD_HIGHPWR = 1, | |
534 | ODM_BOARD_MINICARD = 2, | |
535 | ODM_BOARD_SLIM = 3, | |
536 | ODM_BOARD_COMBO = 4, | |
537 | }; | |
538 | ||
539 | /* ODM_CMNINFO_ONE_PATH_CCA */ | |
540 | enum odm_cca_path { | |
541 | ODM_CCA_2R = 0, | |
542 | ODM_CCA_1R_A = 1, | |
543 | ODM_CCA_1R_B = 2, | |
544 | }; | |
545 | ||
546 | struct odm_ra_info { | |
547 | u8 RateID; | |
548 | u32 RateMask; | |
549 | u32 RAUseRate; | |
550 | u8 RateSGI; | |
551 | u8 RssiStaRA; | |
552 | u8 PreRssiStaRA; | |
553 | u8 SGIEnable; | |
554 | u8 DecisionRate; | |
555 | u8 PreRate; | |
556 | u8 HighestRate; | |
557 | u8 LowestRate; | |
558 | u32 NscUp; | |
559 | u32 NscDown; | |
560 | u16 RTY[5]; | |
561 | u32 TOTAL; | |
562 | u16 DROP; | |
563 | u8 Active; | |
564 | u16 RptTime; | |
565 | u8 RAWaitingCounter; | |
566 | u8 RAPendingCounter; | |
567 | u8 PTActive; /* on or off */ | |
568 | u8 PTTryState; /* 0 trying state, 1 for decision state */ | |
569 | u8 PTStage; /* 0~6 */ | |
570 | u8 PTStopCount; /* Stop PT counter */ | |
571 | u8 PTPreRate; /* if rate change do PT */ | |
572 | u8 PTPreRssi; /* if RSSI change 5% do PT */ | |
573 | u8 PTModeSS; /* decide whitch rate should do PT */ | |
574 | u8 RAstage; /* StageRA, decide how many times RA will be done | |
575 | * between PT */ | |
576 | u8 PTSmoothFactor; | |
577 | }; | |
578 | ||
579 | struct ijk_matrix_regs_set { | |
580 | bool bIQKDone; | |
581 | s32 Value[1][IQK_Matrix_REG_NUM]; | |
582 | }; | |
583 | ||
584 | struct odm_rf_cal { | |
585 | /* for tx power tracking */ | |
586 | u32 RegA24; /* for TempCCK */ | |
587 | s32 RegE94; | |
588 | s32 RegE9C; | |
589 | s32 RegEB4; | |
590 | s32 RegEBC; | |
591 | ||
592 | u8 TXPowercount; | |
593 | bool bTXPowerTrackingInit; | |
594 | bool bTXPowerTracking; | |
595 | u8 TxPowerTrackControl; /* for mp mode, turn off txpwrtracking | |
596 | * as default */ | |
597 | u8 TM_Trigger; | |
598 | u8 InternalPA5G[2]; /* pathA / pathB */ | |
599 | ||
600 | u8 ThermalMeter[2]; /* ThermalMeter, index 0 for RFIC0, | |
601 | * and 1 for RFIC1 */ | |
602 | u8 ThermalValue; | |
603 | u8 ThermalValue_LCK; | |
604 | u8 ThermalValue_IQK; | |
605 | u8 ThermalValue_DPK; | |
606 | u8 ThermalValue_AVG[AVG_THERMAL_NUM]; | |
607 | u8 ThermalValue_AVG_index; | |
608 | u8 ThermalValue_RxGain; | |
609 | u8 ThermalValue_Crystal; | |
610 | u8 ThermalValue_DPKstore; | |
611 | u8 ThermalValue_DPKtrack; | |
612 | bool TxPowerTrackingInProgress; | |
613 | bool bDPKenable; | |
614 | ||
615 | bool bReloadtxpowerindex; | |
616 | u8 bRfPiEnable; | |
617 | u32 TXPowerTrackingCallbackCnt; /* cosa add for debug */ | |
618 | ||
619 | u8 bCCKinCH14; | |
620 | u8 CCK_index; | |
621 | u8 OFDM_index[2]; | |
622 | bool bDoneTxpower; | |
623 | ||
624 | u8 ThermalValue_HP[HP_THERMAL_NUM]; | |
625 | u8 ThermalValue_HP_index; | |
626 | struct ijk_matrix_regs_set IQKMatrixRegSetting[IQK_Matrix_Settings_NUM]; | |
627 | ||
628 | u8 Delta_IQK; | |
629 | u8 Delta_LCK; | |
630 | ||
631 | /* for IQK */ | |
632 | u32 RegC04; | |
633 | u32 Reg874; | |
634 | u32 RegC08; | |
635 | u32 RegB68; | |
636 | u32 RegB6C; | |
637 | u32 Reg870; | |
638 | u32 Reg860; | |
639 | u32 Reg864; | |
640 | ||
641 | bool bIQKInitialized; | |
642 | bool bLCKInProgress; | |
643 | bool bAntennaDetected; | |
644 | u32 ADDA_backup[IQK_ADDA_REG_NUM]; | |
645 | u32 IQK_MAC_backup[IQK_MAC_REG_NUM]; | |
646 | u32 IQK_BB_backup_recover[9]; | |
647 | u32 IQK_BB_backup[IQK_BB_REG_NUM]; | |
648 | ||
649 | /* for APK */ | |
650 | u32 APKoutput[2][2]; /* path A/B; output1_1a/output1_2a */ | |
651 | u8 bAPKdone; | |
652 | u8 bAPKThermalMeterIgnore; | |
653 | u8 bDPdone; | |
654 | u8 bDPPathAOK; | |
655 | u8 bDPPathBOK; | |
656 | }; | |
657 | ||
658 | /* ODM Dynamic common info value definition */ | |
659 | ||
660 | struct fast_ant_train { | |
661 | u8 Bssid[6]; | |
662 | u8 antsel_rx_keep_0; | |
663 | u8 antsel_rx_keep_1; | |
664 | u8 antsel_rx_keep_2; | |
665 | u32 antSumRSSI[7]; | |
666 | u32 antRSSIcnt[7]; | |
667 | u32 antAveRSSI[7]; | |
668 | u8 FAT_State; | |
669 | u32 TrainIdx; | |
670 | u8 antsel_a[ODM_ASSOCIATE_ENTRY_NUM]; | |
671 | u8 antsel_b[ODM_ASSOCIATE_ENTRY_NUM]; | |
672 | u8 antsel_c[ODM_ASSOCIATE_ENTRY_NUM]; | |
673 | u32 MainAnt_Sum[ODM_ASSOCIATE_ENTRY_NUM]; | |
674 | u32 AuxAnt_Sum[ODM_ASSOCIATE_ENTRY_NUM]; | |
675 | u32 MainAnt_Cnt[ODM_ASSOCIATE_ENTRY_NUM]; | |
676 | u32 AuxAnt_Cnt[ODM_ASSOCIATE_ENTRY_NUM]; | |
677 | u8 RxIdleAnt; | |
678 | bool bBecomeLinked; | |
679 | }; | |
680 | ||
681 | enum fat_state { | |
682 | FAT_NORMAL_STATE = 0, | |
683 | FAT_TRAINING_STATE = 1, | |
684 | }; | |
685 | ||
686 | enum ant_div_type { | |
687 | NO_ANTDIV = 0xFF, | |
688 | CG_TRX_HW_ANTDIV = 0x01, | |
689 | CGCS_RX_HW_ANTDIV = 0x02, | |
690 | FIXED_HW_ANTDIV = 0x03, | |
691 | CG_TRX_SMART_ANTDIV = 0x04, | |
692 | CGCS_RX_SW_ANTDIV = 0x05, | |
693 | }; | |
694 | ||
695 | /* Copy from SD4 defined structure. We use to support PHY DM integration. */ | |
696 | struct odm_dm_struct { | |
697 | /* Add for different team use temporarily */ | |
698 | struct adapter *Adapter; /* For CE/NIC team */ | |
699 | struct rtl8192cd_priv *priv; /* For AP/ADSL team */ | |
700 | /* WHen you use above pointers, they must be initialized. */ | |
701 | bool odm_ready; | |
702 | ||
703 | struct rtl8192cd_priv *fake_priv; | |
704 | u64 DebugComponents; | |
705 | u32 DebugLevel; | |
706 | ||
707 | /* ODM HANDLE, DRIVER NEEDS NOT TO HOOK------ */ | |
708 | bool bCckHighPower; | |
709 | u8 RFPathRxEnable; /* ODM_CMNINFO_RFPATH_ENABLE */ | |
710 | u8 ControlChannel; | |
711 | /* ODM HANDLE, DRIVER NEEDS NOT TO HOOK------ */ | |
712 | ||
713 | /* 1 COMMON INFORMATION */ | |
714 | /* Init Value */ | |
715 | /* HOOK BEFORE REG INIT----------- */ | |
716 | /* ODM Platform info AP/ADSL/CE/MP = 1/2/3/4 */ | |
717 | u8 SupportPlatform; |