d7636e0b |
1 | /* |
2 | * XGI 300/630/730/540/315/550/650/740 frame buffer driver |
3 | * for Linux kernels 2.4.x and 2.5.x |
4 | * |
5 | * 2D acceleration part |
6 | * |
7 | * Based on the X driver's XGI300_accel.h which is |
8 | * Copyright Xavier Ducoin <x.ducoin@lectra.com> |
9 | * Copyright 2002 by Thomas Winischhofer, Vienna, Austria |
10 | * and XGI310_accel.h which is |
11 | * Copyright 2002 by Thomas Winischhofer, Vienna, Austria |
12 | * |
13 | * Author: Thomas Winischhofer <thomas@winischhofer.net>: |
14 | * (see http://www.winischhofer.net/ |
15 | * for more information and updates) |
16 | */ |
17 | |
18 | #ifndef _XGIFB_ACCEL_H |
19 | #define _XGIFB_ACCEL_H |
20 | |
d7636e0b |
21 | /* Definitions for the XGI engine communication. */ |
22 | |
23 | #define PATREGSIZE 384 /* Pattern register size. 384 bytes @ 0x8300 */ |
24 | #define BR(x) (0x8200 | (x) << 2) |
25 | #define PBR(x) (0x8300 | (x) << 2) |
26 | |
27 | /* XGI300 engine commands */ |
28 | #define BITBLT 0x00000000 /* Blit */ |
29 | #define COLOREXP 0x00000001 /* Color expand */ |
30 | #define ENCOLOREXP 0x00000002 /* Enhanced color expand */ |
31 | #define MULTIPLE_SCANLINE 0x00000003 /* ? */ |
32 | #define LINE 0x00000004 /* Draw line */ |
33 | #define TRAPAZOID_FILL 0x00000005 /* Fill trapezoid */ |
34 | #define TRANSPARENT_BITBLT 0x00000006 /* Transparent Blit */ |
35 | |
36 | /* Additional engine commands for 310/325 */ |
37 | #define ALPHA_BLEND 0x00000007 /* Alpha blend ? */ |
38 | #define A3D_FUNCTION 0x00000008 /* 3D command ? */ |
39 | #define CLEAR_Z_BUFFER 0x00000009 /* ? */ |
40 | #define GRADIENT_FILL 0x0000000A /* Gradient fill */ |
41 | #define STRETCH_BITBLT 0x0000000B /* Stretched Blit */ |
42 | |
43 | /* source select */ |
44 | #define SRCVIDEO 0x00000000 /* source is video RAM */ |
45 | #define SRCSYSTEM 0x00000010 /* source is system memory */ |
46 | #define SRCCPUBLITBUF SRCSYSTEM /* source is CPU-driven BitBuffer (for color expand) */ |
47 | #define SRCAGP 0x00000020 /* source is AGP memory (?) */ |
48 | |
49 | /* Pattern flags */ |
50 | #define PATFG 0x00000000 /* foreground color */ |
51 | #define PATPATREG 0x00000040 /* pattern in pattern buffer (0x8300) */ |
52 | #define PATMONO 0x00000080 /* mono pattern */ |
53 | |
54 | /* blitting direction (300 series only) */ |
55 | #define X_INC 0x00010000 |
56 | #define X_DEC 0x00000000 |
57 | #define Y_INC 0x00020000 |
58 | #define Y_DEC 0x00000000 |
59 | |
60 | /* Clipping flags */ |
61 | #define NOCLIP 0x00000000 |
62 | #define NOMERGECLIP 0x04000000 |
63 | #define CLIPENABLE 0x00040000 |
64 | #define CLIPWITHOUTMERGE 0x04040000 |
65 | |
66 | /* Transparency */ |
67 | #define OPAQUE 0x00000000 |
68 | #define TRANSPARENT 0x00100000 |
69 | |
70 | /* ? */ |
71 | #define DSTAGP 0x02000000 |
72 | #define DSTVIDEO 0x02000000 |
73 | |
74 | /* Line */ |
75 | #define LINE_STYLE 0x00800000 |
76 | #define NO_RESET_COUNTER 0x00400000 |
77 | #define NO_LAST_PIXEL 0x00200000 |
78 | |
79 | /* Subfunctions for Color/Enhanced Color Expansion (310/325 only) */ |
80 | #define COLOR_TO_MONO 0x00100000 |
81 | #define AA_TEXT 0x00200000 |
82 | |
83 | /* Some general registers for 310/325 series */ |
84 | #define SRC_ADDR 0x8200 |
85 | #define SRC_PITCH 0x8204 |
86 | #define AGP_BASE 0x8206 /* color-depth dependent value */ |
87 | #define SRC_Y 0x8208 |
88 | #define SRC_X 0x820A |
89 | #define DST_Y 0x820C |
90 | #define DST_X 0x820E |
91 | #define DST_ADDR 0x8210 |
92 | #define DST_PITCH 0x8214 |
93 | #define DST_HEIGHT 0x8216 |
94 | #define RECT_WIDTH 0x8218 |
95 | #define RECT_HEIGHT 0x821A |
96 | #define PAT_FGCOLOR 0x821C |
97 | #define PAT_BGCOLOR 0x8220 |
98 | #define SRC_FGCOLOR 0x8224 |
99 | #define SRC_BGCOLOR 0x8228 |
100 | #define MONO_MASK 0x822C |
101 | #define LEFT_CLIP 0x8234 |
102 | #define TOP_CLIP 0x8236 |
103 | #define RIGHT_CLIP 0x8238 |
104 | #define BOTTOM_CLIP 0x823A |
105 | #define COMMAND_READY 0x823C |
106 | #define FIRE_TRIGGER 0x8240 |
107 | |
108 | #define PATTERN_REG 0x8300 /* 384 bytes pattern buffer */ |
109 | |
110 | /* Line registers */ |
111 | #define LINE_X0 SRC_Y |
112 | #define LINE_X1 DST_Y |
113 | #define LINE_Y0 SRC_X |
114 | #define LINE_Y1 DST_X |
115 | #define LINE_COUNT RECT_WIDTH |
116 | #define LINE_STYLE_PERIOD RECT_HEIGHT |
117 | #define LINE_STYLE_0 MONO_MASK |
118 | #define LINE_STYLE_1 0x8230 |
119 | #define LINE_XN PATTERN_REG |
120 | #define LINE_YN PATTERN_REG+2 |
121 | |
122 | /* Transparent bitblit registers */ |
123 | #define TRANS_DST_KEY_HIGH PAT_FGCOLOR |
124 | #define TRANS_DST_KEY_LOW PAT_BGCOLOR |
125 | #define TRANS_SRC_KEY_HIGH SRC_FGCOLOR |
126 | #define TRANS_SRC_KEY_LOW SRC_BGCOLOR |
127 | |
128 | /* Queue */ |
129 | #define Q_BASE_ADDR 0x85C0 /* Base address of software queue (?) */ |
130 | #define Q_WRITE_PTR 0x85C4 /* Current write pointer (?) */ |
131 | #define Q_READ_PTR 0x85C8 /* Current read pointer (?) */ |
132 | #define Q_STATUS 0x85CC /* queue status */ |
133 | |
134 | |
135 | #define MMIO_IN8(base, offset) \ |
136 | *(volatile u8 *)(((u8*)(base)) + (offset)) |
137 | #define MMIO_IN16(base, offset) \ |
138 | *(volatile u16 *)(void *)(((u8*)(base)) + (offset)) |
139 | #define MMIO_IN32(base, offset) \ |
140 | *(volatile u32 *)(void *)(((u8*)(base)) + (offset)) |
141 | #define MMIO_OUT8(base, offset, val) \ |
142 | *(volatile u8 *)(((u8*)(base)) + (offset)) = (val) |
143 | #define MMIO_OUT16(base, offset, val) \ |
144 | *(volatile u16 *)(void *)(((u8*)(base)) + (offset)) = (val) |
145 | #define MMIO_OUT32(base, offset, val) \ |
146 | *(volatile u32 *)(void *)(((u8*)(base)) + (offset)) = (val) |
147 | |
148 | |
149 | |
150 | /* ------------- XGI 300 series -------------- */ |
151 | |
152 | /* Macros to do useful things with the XGI BitBLT engine */ |
153 | |
154 | /* BR(16) (0x8420): |
155 | |
156 | bit 31 2D engine: 1 is idle, |
157 | bit 30 3D engine: 1 is idle, |
158 | bit 29 Command queue: 1 is empty |
159 | |
160 | bits 28:24: Current CPU driven BitBlt buffer stage bit[4:0] |
161 | |
162 | bits 15:0: Current command queue length |
163 | |
164 | */ |
165 | |
166 | /* TW: BR(16)+2 = 0x8242 */ |
167 | |
8922967e |
168 | static int xgiCmdQueLen; |
d7636e0b |
169 | |
170 | #define XGI300Idle \ |
171 | { \ |
172 | while( (MMIO_IN16(xgi_video_info.mmio_vbase, BR(16)+2) & 0xE000) != 0xE000){}; \ |
173 | while( (MMIO_IN16(xgi_video_info.mmio_vbase, BR(16)+2) & 0xE000) != 0xE000){}; \ |
174 | while( (MMIO_IN16(xgi_video_info.mmio_vbase, BR(16)+2) & 0xE000) != 0xE000){}; \ |
175 | xgiCmdQueLen=MMIO_IN16(xgi_video_info.mmio_vbase, 0x8240); \ |
176 | } |
177 | /* TW: (do three times, because 2D engine seems quite unsure about whether or not it's idle) */ |
178 | |
179 | #define XGI300SetupSRCBase(base) \ |
180 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
181 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(0), base);\ |
182 | xgiCmdQueLen --; |
183 | |
184 | #define XGI300SetupSRCPitch(pitch) \ |
185 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
186 | MMIO_OUT16(xgi_video_info.mmio_vbase, BR(1), pitch);\ |
187 | xgiCmdQueLen --; |
188 | |
189 | #define XGI300SetupSRCXY(x,y) \ |
190 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
191 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(2), (x)<<16 | (y) );\ |
192 | xgiCmdQueLen --; |
193 | |
194 | #define XGI300SetupDSTBase(base) \ |
195 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
196 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(4), base);\ |
197 | xgiCmdQueLen --; |
198 | |
199 | #define XGI300SetupDSTXY(x,y) \ |
200 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
201 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(3), (x)<<16 | (y) );\ |
202 | xgiCmdQueLen --; |
203 | |
204 | #define XGI300SetupDSTRect(x,y) \ |
205 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
206 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(5), (y)<<16 | (x) );\ |
207 | xgiCmdQueLen --; |
208 | |
209 | #define XGI300SetupDSTColorDepth(bpp) \ |
210 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
211 | MMIO_OUT16(xgi_video_info.mmio_vbase, BR(1)+2, bpp);\ |
212 | xgiCmdQueLen --; |
213 | |
214 | #define XGI300SetupRect(w,h) \ |
215 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
216 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(6), (h)<<16 | (w) );\ |
217 | xgiCmdQueLen --; |
218 | |
219 | #define XGI300SetupPATFG(color) \ |
220 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
221 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(7), color);\ |
222 | xgiCmdQueLen --; |
223 | |
224 | #define XGI300SetupPATBG(color) \ |
225 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
226 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(8), color);\ |
227 | xgiCmdQueLen --; |
228 | |
229 | #define XGI300SetupSRCFG(color) \ |
230 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
231 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(9), color);\ |
232 | xgiCmdQueLen --; |
233 | |
234 | #define XGI300SetupSRCBG(color) \ |
235 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
236 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(10), color);\ |
237 | xgiCmdQueLen --; |
238 | |
239 | /* 0x8224 src colorkey high */ |
240 | /* 0x8228 src colorkey low */ |
241 | /* 0x821c dest colorkey high */ |
242 | /* 0x8220 dest colorkey low */ |
243 | #define XGI300SetupSRCTrans(color) \ |
244 | if (xgiCmdQueLen <= 1) XGI300Idle;\ |
245 | MMIO_OUT32(xgi_video_info.mmio_vbase, 0x8224, color);\ |
246 | MMIO_OUT32(xgi_video_info.mmio_vbase, 0x8228, color);\ |
247 | xgiCmdQueLen -= 2; |
248 | |
249 | #define XGI300SetupDSTTrans(color) \ |
250 | if (xgiCmdQueLen <= 1) XGI300Idle;\ |
251 | MMIO_OUT32(xgi_video_info.mmio_vbase, 0x821C, color); \ |
252 | MMIO_OUT32(xgi_video_info.mmio_vbase, 0x8220, color); \ |
253 | xgiCmdQueLen -= 2; |
254 | |
255 | #define XGI300SetupMONOPAT(p0,p1) \ |
256 | if (xgiCmdQueLen <= 1) XGI300Idle;\ |
257 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(11), p0);\ |
258 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(12), p1);\ |
259 | xgiCmdQueLen -= 2; |
260 | |
261 | #define XGI300SetupClipLT(left,top) \ |
262 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
263 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(13), ((left) & 0xFFFF) | (top)<<16 );\ |
264 | xgiCmdQueLen--; |
265 | |
266 | #define XGI300SetupClipRB(right,bottom) \ |
267 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
268 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(14), ((right) & 0xFFFF) | (bottom)<<16 );\ |
269 | xgiCmdQueLen--; |
270 | |
271 | /* General */ |
272 | #define XGI300SetupROP(rop) \ |
273 | xgi_video_info.CommandReg = (rop) << 8; |
274 | |
275 | #define XGI300SetupCMDFlag(flags) \ |
276 | xgi_video_info.CommandReg |= (flags); |
277 | |
278 | #define XGI300DoCMD \ |
279 | if (xgiCmdQueLen <= 1) XGI300Idle;\ |
280 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(15), xgi_video_info.CommandReg); \ |
281 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(16), 0);\ |
282 | xgiCmdQueLen -= 2; |
283 | |
284 | /* Line */ |
285 | #define XGI300SetupX0Y0(x,y) \ |
286 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
287 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(2), (y)<<16 | (x) );\ |
288 | xgiCmdQueLen--; |
289 | |
290 | #define XGI300SetupX1Y1(x,y) \ |
291 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
292 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(3), (y)<<16 | (x) );\ |
293 | xgiCmdQueLen--; |
294 | |
295 | #define XGI300SetupLineCount(c) \ |
296 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
297 | MMIO_OUT16(xgi_video_info.mmio_vbase, BR(6), c);\ |
298 | xgiCmdQueLen--; |
299 | |
300 | #define XGI300SetupStylePeriod(p) \ |
301 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
302 | MMIO_OUT16(xgi_video_info.mmio_vbase, BR(6)+2, p);\ |
303 | xgiCmdQueLen--; |
304 | |
305 | #define XGI300SetupStyleLow(ls) \ |
306 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
307 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(11), ls);\ |
308 | xgiCmdQueLen--; |
309 | |
310 | #define XGI300SetupStyleHigh(ls) \ |
311 | if (xgiCmdQueLen <= 0) XGI300Idle;\ |
312 | MMIO_OUT32(xgi_video_info.mmio_vbase, BR(12), ls);\ |
313 | xgiCmdQueLen--; |
314 | |
315 | |
316 | |
317 | /* ----------- XGI 310/325 series --------------- */ |
318 | |
319 | /* Q_STATUS: |
320 | bit 31 = 1: All engines idle and all queues empty |
321 | bit 30 = 1: Hardware Queue (=HW CQ, 2D queue, 3D queue) empty |
322 | bit 29 = 1: 2D engine is idle |
323 | bit 28 = 1: 3D engine is idle |
324 | bit 27 = 1: HW command queue empty |
325 | bit 26 = 1: 2D queue empty |
326 | bit 25 = 1: 3D queue empty |
327 | bit 24 = 1: SW command queue empty |
328 | bits 23:16: 2D counter 3 |
329 | bits 15:8: 2D counter 2 |
330 | bits 7:0: 2D counter 1 |
331 | |
332 | Where is the command queue length (current amount of commands the queue |
333 | can accept) on the 310/325 series? (The current implementation is taken |
334 | from 300 series and certainly wrong...) |
335 | */ |
336 | |
337 | /* TW: FIXME: xgiCmdQueLen is... where....? */ |
338 | #define XGI310Idle \ |
339 | { \ |
340 | while( (MMIO_IN16(xgi_video_info.mmio_vbase, Q_STATUS+2) & 0x8000) != 0x8000){}; \ |
341 | while( (MMIO_IN16(xgi_video_info.mmio_vbase, Q_STATUS+2) & 0x8000) != 0x8000){}; \ |
342 | xgiCmdQueLen=MMIO_IN16(xgi_video_info.mmio_vbase, Q_STATUS); \ |
343 | } |
344 | |
345 | #define XGI310SetupSRCBase(base) \ |
346 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
347 | MMIO_OUT32(xgi_video_info.mmio_vbase, SRC_ADDR, base);\ |
348 | xgiCmdQueLen--; |
349 | |
350 | #define XGI310SetupSRCPitch(pitch) \ |
351 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
352 | MMIO_OUT16(xgi_video_info.mmio_vbase, SRC_PITCH, pitch);\ |
353 | xgiCmdQueLen--; |
354 | |
355 | #define XGI310SetupSRCXY(x,y) \ |
356 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
357 | MMIO_OUT32(xgi_video_info.mmio_vbase, SRC_Y, (x)<<16 | (y) );\ |
358 | xgiCmdQueLen--; |
359 | |
360 | #define XGI310SetupDSTBase(base) \ |
361 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
362 | MMIO_OUT32(xgi_video_info.mmio_vbase, DST_ADDR, base);\ |
363 | xgiCmdQueLen--; |
364 | |
365 | #define XGI310SetupDSTXY(x,y) \ |
366 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
367 | MMIO_OUT32(xgi_video_info.mmio_vbase, DST_Y, (x)<<16 | (y) );\ |
368 | xgiCmdQueLen--; |
369 | |
370 | #define XGI310SetupDSTRect(x,y) \ |
371 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
372 | MMIO_OUT32(xgi_video_info.mmio_vbase, DST_PITCH, (y)<<16 | (x) );\ |
373 | xgiCmdQueLen--; |
374 | |
375 | #define XGI310SetupDSTColorDepth(bpp) \ |
376 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
377 | MMIO_OUT16(xgi_video_info.mmio_vbase, AGP_BASE, bpp);\ |
378 | xgiCmdQueLen--; |
379 | |
380 | #define XGI310SetupRect(w,h) \ |
381 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
382 | MMIO_OUT32(xgi_video_info.mmio_vbase, RECT_WIDTH, (h)<<16 | (w) );\ |
383 | xgiCmdQueLen--; |
384 | |
385 | #define XGI310SetupPATFG(color) \ |
386 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
387 | MMIO_OUT32(xgi_video_info.mmio_vbase, PAT_FGCOLOR, color);\ |
388 | xgiCmdQueLen--; |
389 | |
390 | #define XGI310SetupPATBG(color) \ |
391 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
392 | MMIO_OUT32(xgi_video_info.mmio_vbase, PAT_BGCOLOR, color);\ |
393 | xgiCmdQueLen--; |
394 | |
395 | #define XGI310SetupSRCFG(color) \ |
396 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
397 | MMIO_OUT32(xgi_video_info.mmio_vbase, SRC_FGCOLOR, color);\ |
398 | xgiCmdQueLen--; |
399 | |
400 | #define XGI310SetupSRCBG(color) \ |
401 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
402 | MMIO_OUT32(xgi_video_info.mmio_vbase, SRC_BGCOLOR, color);\ |
403 | xgiCmdQueLen--; |
404 | |
405 | #define XGI310SetupSRCTrans(color) \ |
406 | if (xgiCmdQueLen <= 1) XGI310Idle;\ |
407 | MMIO_OUT32(xgi_video_info.mmio_vbase, TRANS_SRC_KEY_HIGH, color);\ |
408 | MMIO_OUT32(xgi_video_info.mmio_vbase, TRANS_SRC_KEY_LOW, color);\ |
409 | xgiCmdQueLen -= 2; |
410 | |
411 | #define XGI310SetupDSTTrans(color) \ |
412 | if (xgiCmdQueLen <= 1) XGI310Idle;\ |
413 | MMIO_OUT32(xgi_video_info.mmio_vbase, TRANS_DST_KEY_HIGH, color); \ |
414 | MMIO_OUT32(xgi_video_info.mmio_vbase, TRANS_DST_KEY_LOW, color); \ |
415 | xgiCmdQueLen -= 2; |
416 | |
417 | #define XGI310SetupMONOPAT(p0,p1) \ |
418 | if (xgiCmdQueLen <= 1) XGI310Idle;\ |
419 | MMIO_OUT32(xgi_video_info.mmio_vbase, MONO_MASK, p0);\ |
420 | MMIO_OUT32(xgi_video_info.mmio_vbase, MONO_MASK+4, p1);\ |
421 | xgiCmdQueLen -= 2; |
422 | |
423 | #define XGI310SetupClipLT(left,top) \ |
424 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
425 | MMIO_OUT32(xgi_video_info.mmio_vbase, LEFT_CLIP, ((left) & 0xFFFF) | (top)<<16 );\ |
426 | xgiCmdQueLen--; |
427 | |
428 | #define XGI310SetupClipRB(right,bottom) \ |
429 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
430 | MMIO_OUT32(xgi_video_info.mmio_vbase, RIGHT_CLIP, ((right) & 0xFFFF) | (bottom)<<16 );\ |
431 | xgiCmdQueLen--; |
432 | |
433 | #define XGI310SetupROP(rop) \ |
434 | xgi_video_info.CommandReg = (rop) << 8; |
435 | |
436 | #define XGI310SetupCMDFlag(flags) \ |
437 | xgi_video_info.CommandReg |= (flags); |
438 | |
439 | #define XGI310DoCMD \ |
440 | if (xgiCmdQueLen <= 1) XGI310Idle;\ |
441 | MMIO_OUT32(xgi_video_info.mmio_vbase, COMMAND_READY, xgi_video_info.CommandReg); \ |
442 | MMIO_OUT32(xgi_video_info.mmio_vbase, FIRE_TRIGGER, 0); \ |
443 | xgiCmdQueLen -= 2; |
444 | |
445 | #define XGI310SetupX0Y0(x,y) \ |
446 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
447 | MMIO_OUT32(xgi_video_info.mmio_vbase, LINE_X0, (y)<<16 | (x) );\ |
448 | xgiCmdQueLen--; |
449 | |
450 | #define XGI310SetupX1Y1(x,y) \ |
451 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
452 | MMIO_OUT32(xgi_video_info.mmio_vbase, LINE_X1, (y)<<16 | (x) );\ |
453 | xgiCmdQueLen--; |
454 | |
455 | #define XGI310SetupLineCount(c) \ |
456 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
457 | MMIO_OUT16(xgi_video_info.mmio_vbase, LINE_COUNT, c);\ |
458 | xgiCmdQueLen--; |
459 | |
460 | #define XGI310SetupStylePeriod(p) \ |
461 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
462 | MMIO_OUT16(xgi_video_info.mmio_vbase, LINE_STYLE_PERIOD, p);\ |
463 | xgiCmdQueLen--; |
464 | |
465 | #define XGI310SetupStyleLow(ls) \ |
466 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
467 | MMIO_OUT32(xgi_video_info.mmio_vbase, LINE_STYLE_0, ls);\ |
468 | xgiCmdQueLen--; |
469 | |
470 | #define XGI310SetupStyleHigh(ls) \ |
471 | if (xgiCmdQueLen <= 0) XGI310Idle;\ |
472 | MMIO_OUT32(xgi_video_info.mmio_vbase, LINE_STYLE_1, ls);\ |
473 | xgiCmdQueLen--; |
474 | |
475 | int XGIfb_initaccel(void); |
476 | void XGIfb_syncaccel(void); |
8922967e |
477 | int fbcon_XGI_sync(struct fb_info *info); |
d7636e0b |
478 | |
479 | extern struct video_info xgi_video_info; |
480 | |
d7636e0b |
481 | #endif |