projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'for-3.17' of git://linux-nfs.org/~bfields/linux
[deliverable/linux.git] / drivers / tty / moxa.c
CommitLineData
1da177e4
LT		 1/*****************************************************************************/
2/*
3 * moxa.c -- MOXA Intellio family multiport serial driver.
4 *
b9705b60
JS		 5 * Copyright (C) 1999-2000 Moxa Technologies (support@moxa.com).
6 * Copyright (c) 2007 Jiri Slaby <jirislaby@gmail.com>
1da177e4
LT		 7 *
8 * This code is loosely based on the Linux serial driver, written by
9 * Linus Torvalds, Theodore T'so and others.
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
1da177e4
LT		 15 */
16
17/*
18 * MOXA Intellio Series Driver
19 * for : LINUX
20 * date : 1999/1/7
21 * version : 5.1
22 */
23
1da177e4
LT		 24#include <linux/module.h>
25#include <linux/types.h>
26#include <linux/mm.h>
27#include <linux/ioport.h>
28#include <linux/errno.h>
03718234 29#include <linux/firmware.h>
1da177e4
LT		 30#include <linux/signal.h>
31#include <linux/sched.h>
32#include <linux/timer.h>
33#include <linux/interrupt.h>
34#include <linux/tty.h>
35#include <linux/tty_flip.h>
36#include <linux/major.h>
37#include <linux/string.h>
38#include <linux/fcntl.h>
39#include <linux/ptrace.h>
40#include <linux/serial.h>
41#include <linux/tty_driver.h>
42#include <linux/delay.h>
43#include <linux/pci.h>
44#include <linux/init.h>
45#include <linux/bitops.h>
5a0e3ad6 46#include <linux/slab.h>
5a3c6b25 47#include <linux/ratelimit.h>
1da177e4 48
1da177e4
LT		 49#include <asm/io.h>
50#include <asm/uaccess.h>
51
03718234
JS		 52#include "moxa.h"
53
b9705b60 54#define MOXA_VERSION "6.0k"
1da177e4 55
03718234
JS		 56#define MOXA_FW_HDRLEN 32
57
11324edd 58#define MOXAMAJOR 172
1da177e4 59
11324edd 60#define MAX_BOARDS 4 /* Don't change this value */
1da177e4 61#define MAX_PORTS_PER_BOARD 32 /* Don't change this value */
11324edd 62#define MAX_PORTS (MAX_BOARDS * MAX_PORTS_PER_BOARD)
1da177e4 63
08d01c79
JS		 64#define MOXA_IS_320(brd) ((brd)->boardType == MOXA_BOARD_C320_ISA || \
65 (brd)->boardType == MOXA_BOARD_C320_PCI)
66
1da177e4
LT		 67/*
68 * Define the Moxa PCI vendor and device IDs.
69 */
11324edd
JS		 70#define MOXA_BUS_TYPE_ISA 0
71#define MOXA_BUS_TYPE_PCI 1
1da177e4 72
1da177e4
LT		 73enum {
74 MOXA_BOARD_C218_PCI = 1,
75 MOXA_BOARD_C218_ISA,
76 MOXA_BOARD_C320_PCI,
77 MOXA_BOARD_C320_ISA,
78 MOXA_BOARD_CP204J,
79};
80
81static char *moxa_brdname[] =
82{
83 "C218 Turbo PCI series",
84 "C218 Turbo ISA series",
85 "C320 Turbo PCI series",
86 "C320 Turbo ISA series",
87 "CP-204J series",
88};
89
90#ifdef CONFIG_PCI
91static struct pci_device_id moxa_pcibrds[] = {
5ebb4078
JS		 92 { PCI_DEVICE(PCI_VENDOR_ID_MOXA, PCI_DEVICE_ID_MOXA_C218),
93 .driver_data = MOXA_BOARD_C218_PCI },
94 { PCI_DEVICE(PCI_VENDOR_ID_MOXA, PCI_DEVICE_ID_MOXA_C320),
95 .driver_data = MOXA_BOARD_C320_PCI },
96 { PCI_DEVICE(PCI_VENDOR_ID_MOXA, PCI_DEVICE_ID_MOXA_CP204J),
97 .driver_data = MOXA_BOARD_CP204J },
1da177e4
LT		 98 { 0 }
99};
100MODULE_DEVICE_TABLE(pci, moxa_pcibrds);
101#endif /* CONFIG_PCI */
102
03718234
JS		 103struct moxa_port;
104
8f8ecbad 105static struct moxa_board_conf {
1da177e4
LT		 106 int boardType;
107 int numPorts;
1da177e4 108 int busType;
8f8ecbad 109
810ab09b 110 unsigned int ready;
8f8ecbad 111
03718234
JS		 112 struct moxa_port *ports;
113
8f8ecbad
JS		 114 void __iomem *basemem;
115 void __iomem *intNdx;
116 void __iomem *intPend;
117 void __iomem *intTable;
118} moxa_boards[MAX_BOARDS];
119
120struct mxser_mstatus {
121 tcflag_t cflag;
122 int cts;
123 int dsr;
124 int ri;
125 int dcd;
9dff89cd 126};
1da177e4 127
8f8ecbad
JS		 128struct moxaq_str {
129 int inq;
130 int outq;
131};
1da177e4 132
8f8ecbad 133struct moxa_port {
9de6a51f 134 struct tty_port port;
b4173f45 135 struct moxa_board_conf *board;
7bcf97d1
JS		 136 void __iomem *tableAddr;
137
1da177e4 138 int type;
1da177e4 139 int cflag;
7bcf97d1 140 unsigned long statusflags;
1da177e4 141
8482bcd5 142 u8 DCDState; /* Protected by the port lock */
7bcf97d1
JS		 143 u8 lineCtrl;
144 u8 lowChkFlag;
8f8ecbad 145};
1da177e4 146
74d7d97b
JS		 147struct mon_str {
148 int tick;
149 int rxcnt[MAX_PORTS];
150 int txcnt[MAX_PORTS];
151};
152
1da177e4 153/* statusflags */
a808ac0c
AC		 154#define TXSTOPPED 1
155#define LOWWAIT 2
156#define EMPTYWAIT 3
1da177e4 157
1da177e4
LT		 158#define SERIAL_DO_RESTART
159
1da177e4
LT		 160#define WAKEUP_CHARS 256
161
1da177e4 162static int ttymajor = MOXAMAJOR;
74d7d97b
JS		 163static struct mon_str moxaLog;
164static unsigned int moxaFuncTout = HZ / 2;
7bcf97d1 165static unsigned int moxaLowWaterChk;
a8f5cda0 166static DEFINE_MUTEX(moxa_openlock);
e8c62103 167static DEFINE_SPINLOCK(moxa_lock);
c6fc826e 168
d353eca4
JS		 169static unsigned long baseaddr[MAX_BOARDS];
170static unsigned int type[MAX_BOARDS];
171static unsigned int numports[MAX_BOARDS];
793be898 172static struct tty_port moxa_service_port;
1da177e4
LT		 173
174MODULE_AUTHOR("William Chen");
175MODULE_DESCRIPTION("MOXA Intellio Family Multiport Board Device Driver");
176MODULE_LICENSE("GPL");
e6c4ef98
BH		 177MODULE_FIRMWARE("c218tunx.cod");
178MODULE_FIRMWARE("cp204unx.cod");
179MODULE_FIRMWARE("c320tunx.cod");
c6fc826e 180
d353eca4
JS		 181module_param_array(type, uint, NULL, 0);
182MODULE_PARM_DESC(type, "card type: C218=2, C320=4");
183module_param_array(baseaddr, ulong, NULL, 0);
184MODULE_PARM_DESC(baseaddr, "base address");
185module_param_array(numports, uint, NULL, 0);
186MODULE_PARM_DESC(numports, "numports (ignored for C218)");
c6fc826e 187
1da177e4 188module_param(ttymajor, int, 0);
1da177e4 189
1da177e4
LT		 190/*
191 * static functions:
192 */
1da177e4
LT		 193static int moxa_open(struct tty_struct *, struct file *);
194static void moxa_close(struct tty_struct *, struct file *);
195static int moxa_write(struct tty_struct *, const unsigned char *, int);
196static int moxa_write_room(struct tty_struct *);
197static void moxa_flush_buffer(struct tty_struct *);
198static int moxa_chars_in_buffer(struct tty_struct *);
606d099c 199static void moxa_set_termios(struct tty_struct *, struct ktermios *);
1da177e4
LT		 200static void moxa_stop(struct tty_struct *);
201static void moxa_start(struct tty_struct *);
202static void moxa_hangup(struct tty_struct *);
60b33c13 203static int moxa_tiocmget(struct tty_struct *tty);
20b9d177 204static int moxa_tiocmset(struct tty_struct *tty,
1da177e4
LT		 205 unsigned int set, unsigned int clear);
206static void moxa_poll(unsigned long);
db1acaa6 207static void moxa_set_tty_param(struct tty_struct *, struct ktermios *);
f176178b 208static void moxa_shutdown(struct tty_port *);
31f35939 209static int moxa_carrier_raised(struct tty_port *);
f176178b 210static void moxa_dtr_rts(struct tty_port *, int);
1da177e4
LT		 211/*
212 * moxa board interface functions:
213 */
b4173f45
JS		 214static void MoxaPortEnable(struct moxa_port *);
215static void MoxaPortDisable(struct moxa_port *);
216static int MoxaPortSetTermio(struct moxa_port *, struct ktermios *, speed_t);
217static int MoxaPortGetLineOut(struct moxa_port *, int *, int *);
218static void MoxaPortLineCtrl(struct moxa_port *, int, int);
219static void MoxaPortFlowCtrl(struct moxa_port *, int, int, int, int, int);
220static int MoxaPortLineStatus(struct moxa_port *);
b4173f45 221static void MoxaPortFlushData(struct moxa_port *, int);
d450b5a0 222static int MoxaPortWriteData(struct tty_struct *, const unsigned char *, int);
7bcf97d1 223static int MoxaPortReadData(struct moxa_port *);
b4173f45
JS		 224static int MoxaPortTxQueue(struct moxa_port *);
225static int MoxaPortRxQueue(struct moxa_port *);
226static int MoxaPortTxFree(struct moxa_port *);
227static void MoxaPortTxDisable(struct moxa_port *);
228static void MoxaPortTxEnable(struct moxa_port *);
8f8ecbad
JS		 229static int moxa_get_serial_info(struct moxa_port *, struct serial_struct __user *);
230static int moxa_set_serial_info(struct moxa_port *, struct serial_struct __user *);
b4173f45 231static void MoxaSetFifo(struct moxa_port *port, int enable);
1da177e4 232
74d7d97b
JS		 233/*
234 * I/O functions
235 */
236
a808ac0c
AC		 237static DEFINE_SPINLOCK(moxafunc_lock);
238
74d7d97b
JS		 239static void moxa_wait_finish(void __iomem *ofsAddr)
240{
241 unsigned long end = jiffies + moxaFuncTout;
242
243 while (readw(ofsAddr + FuncCode) != 0)
244 if (time_after(jiffies, end))
245 return;
5a3c6b25
MZ		 246 if (readw(ofsAddr + FuncCode) != 0)
247 printk_ratelimited(KERN_WARNING "moxa function expired\n");
74d7d97b
JS		 248}
249
eaa95a8d 250static void moxafunc(void __iomem *ofsAddr, u16 cmd, u16 arg)
74d7d97b 251{
f5c5a36d
AC		 252 unsigned long flags;
253 spin_lock_irqsave(&moxafunc_lock, flags);
74d7d97b
JS		 254 writew(arg, ofsAddr + FuncArg);
255 writew(cmd, ofsAddr + FuncCode);
256 moxa_wait_finish(ofsAddr);
f5c5a36d
AC		 257 spin_unlock_irqrestore(&moxafunc_lock, flags);
258}
259
260static int moxafuncret(void __iomem *ofsAddr, u16 cmd, u16 arg)
261{
262 unsigned long flags;
263 u16 ret;
264 spin_lock_irqsave(&moxafunc_lock, flags);
265 writew(arg, ofsAddr + FuncArg);
266 writew(cmd, ofsAddr + FuncCode);
267 moxa_wait_finish(ofsAddr);
268 ret = readw(ofsAddr + FuncArg);
269 spin_unlock_irqrestore(&moxafunc_lock, flags);
270 return ret;
74d7d97b
JS		 271}
272
7bcf97d1
JS		 273static void moxa_low_water_check(void __iomem *ofsAddr)
274{
275 u16 rptr, wptr, mask, len;
276
277 if (readb(ofsAddr + FlagStat) & Xoff_state) {
278 rptr = readw(ofsAddr + RXrptr);
279 wptr = readw(ofsAddr + RXwptr);
280 mask = readw(ofsAddr + RX_mask);
281 len = (wptr - rptr) & mask;
282 if (len <= Low_water)
283 moxafunc(ofsAddr, FC_SendXon, 0);
284 }
285}
286
74d7d97b
JS		 287/*
288 * TTY operations
289 */
290
6caa76b7 291static int moxa_ioctl(struct tty_struct *tty,
74d7d97b
JS		 292 unsigned int cmd, unsigned long arg)
293{
294 struct moxa_port *ch = tty->driver_data;
295 void __user *argp = (void __user *)arg;
a8f5cda0 296 int status, ret = 0;
74d7d97b
JS		 297
298 if (tty->index == MAX_PORTS) {
299 if (cmd != MOXA_GETDATACOUNT && cmd != MOXA_GET_IOQUEUE &&
300 cmd != MOXA_GETMSTATUS)
301 return -EINVAL;
302 } else if (!ch)
303 return -ENODEV;
304
305 switch (cmd) {
306 case MOXA_GETDATACOUNT:
307 moxaLog.tick = jiffies;
a8f5cda0
JS		 308 if (copy_to_user(argp, &moxaLog, sizeof(moxaLog)))
309 ret = -EFAULT;
310 break;
74d7d97b
JS		 311 case MOXA_FLUSH_QUEUE:
312 MoxaPortFlushData(ch, arg);
a8f5cda0 313 break;
74d7d97b
JS		 314 case MOXA_GET_IOQUEUE: {
315 struct moxaq_str __user *argm = argp;
316 struct moxaq_str tmp;
317 struct moxa_port *p;
318 unsigned int i, j;
319
320 for (i = 0; i < MAX_BOARDS; i++) {
321 p = moxa_boards[i].ports;
322 for (j = 0; j < MAX_PORTS_PER_BOARD; j++, p++, argm++) {
323 memset(&tmp, 0, sizeof(tmp));
e8c62103 324 spin_lock_bh(&moxa_lock);
74d7d97b
JS		 325 if (moxa_boards[i].ready) {
326 tmp.inq = MoxaPortRxQueue(p);
327 tmp.outq = MoxaPortTxQueue(p);
328 }
e8c62103
AC		 329 spin_unlock_bh(&moxa_lock);
330 if (copy_to_user(argm, &tmp, sizeof(tmp)))
74d7d97b
JS		 331 return -EFAULT;
332 }
333 }
a8f5cda0 334 break;
74d7d97b
JS		 335 } case MOXA_GET_OQUEUE:
336 status = MoxaPortTxQueue(ch);
a8f5cda0
JS		 337 ret = put_user(status, (unsigned long __user *)argp);
338 break;
74d7d97b
JS		 339 case MOXA_GET_IQUEUE:
340 status = MoxaPortRxQueue(ch);
a8f5cda0
JS		 341 ret = put_user(status, (unsigned long __user *)argp);
342 break;
74d7d97b
JS		 343 case MOXA_GETMSTATUS: {
344 struct mxser_mstatus __user *argm = argp;
345 struct mxser_mstatus tmp;
346 struct moxa_port *p;
347 unsigned int i, j;
348
349 for (i = 0; i < MAX_BOARDS; i++) {
350 p = moxa_boards[i].ports;
351 for (j = 0; j < MAX_PORTS_PER_BOARD; j++, p++, argm++) {
d450b5a0 352 struct tty_struct *ttyp;
74d7d97b 353 memset(&tmp, 0, sizeof(tmp));
e8c62103
AC		 354 spin_lock_bh(&moxa_lock);
355 if (!moxa_boards[i].ready) {
356 spin_unlock_bh(&moxa_lock);
74d7d97b 357 goto copy;
e8c62103 358 }
74d7d97b
JS		 359
360 status = MoxaPortLineStatus(p);
e8c62103
AC		 361 spin_unlock_bh(&moxa_lock);
362
74d7d97b
JS		 363 if (status & 1)
364 tmp.cts = 1;
365 if (status & 2)
366 tmp.dsr = 1;
367 if (status & 4)
368 tmp.dcd = 1;
369
d450b5a0 370 ttyp = tty_port_tty_get(&p->port);
adc8d746 371 if (!ttyp)
74d7d97b
JS		 372 tmp.cflag = p->cflag;
373 else
adc8d746 374 tmp.cflag = ttyp->termios.c_cflag;
df43daaa 375 tty_kref_put(ttyp);
74d7d97b 376copy:
e8c62103 377 if (copy_to_user(argm, &tmp, sizeof(tmp)))
74d7d97b
JS		 378 return -EFAULT;
379 }
380 }
a8f5cda0 381 break;
74d7d97b
JS		 382 }
383 case TIOCGSERIAL:
a808ac0c 384 mutex_lock(&ch->port.mutex);
a8f5cda0 385 ret = moxa_get_serial_info(ch, argp);
a808ac0c 386 mutex_unlock(&ch->port.mutex);
a8f5cda0 387 break;
74d7d97b 388 case TIOCSSERIAL:
a808ac0c 389 mutex_lock(&ch->port.mutex);
a8f5cda0 390 ret = moxa_set_serial_info(ch, argp);
a808ac0c 391 mutex_unlock(&ch->port.mutex);
a8f5cda0
JS		 392 break;
393 default:
394 ret = -ENOIOCTLCMD;
74d7d97b 395 }
a8f5cda0 396 return ret;
74d7d97b
JS		 397}
398
9e98966c 399static int moxa_break_ctl(struct tty_struct *tty, int state)
74d7d97b
JS		 400{
401 struct moxa_port *port = tty->driver_data;
402
403 moxafunc(port->tableAddr, state ? FC_SendBreak : FC_StopBreak,
404 Magic_code);
9e98966c 405 return 0;
74d7d97b
JS		 406}
407
b68e31d0 408static const struct tty_operations moxa_ops = {
1da177e4
LT		 409 .open = moxa_open,
410 .close = moxa_close,
411 .write = moxa_write,
412 .write_room = moxa_write_room,
413 .flush_buffer = moxa_flush_buffer,
414 .chars_in_buffer = moxa_chars_in_buffer,
1da177e4 415 .ioctl = moxa_ioctl,
1da177e4
LT		 416 .set_termios = moxa_set_termios,
417 .stop = moxa_stop,
418 .start = moxa_start,
419 .hangup = moxa_hangup,
74d7d97b 420 .break_ctl = moxa_break_ctl,
1da177e4
LT		 421 .tiocmget = moxa_tiocmget,
422 .tiocmset = moxa_tiocmset,
423};
424
31f35939
AC		 425static const struct tty_port_operations moxa_port_ops = {
426 .carrier_raised = moxa_carrier_raised,
f176178b
AC		 427 .dtr_rts = moxa_dtr_rts,
428 .shutdown = moxa_shutdown,
31f35939
AC		 429};
430
aa7e5221 431static struct tty_driver *moxaDriver;
aa7e5221 432static DEFINE_TIMER(moxaTimer, moxa_poll, 0, 0);
33f0f88f 433
74d7d97b
JS		 434/*
435 * HW init
436 */
437
03718234
JS		 438static int moxa_check_fw_model(struct moxa_board_conf *brd, u8 model)
439{
440 switch (brd->boardType) {
441 case MOXA_BOARD_C218_ISA:
442 case MOXA_BOARD_C218_PCI:
443 if (model != 1)
444 goto err;
445 break;
446 case MOXA_BOARD_CP204J:
447 if (model != 3)
448 goto err;
449 break;
450 default:
451 if (model != 2)
452 goto err;
453 break;
454 }
455 return 0;
456err:
457 return -EINVAL;
458}
459
460static int moxa_check_fw(const void *ptr)
461{
462 const __le16 *lptr = ptr;
463
464 if (*lptr != cpu_to_le16(0x7980))
465 return -EINVAL;
466
467 return 0;
468}
469
470static int moxa_load_bios(struct moxa_board_conf *brd, const u8 *buf,
471 size_t len)
472{
473 void __iomem *baseAddr = brd->basemem;
474 u16 tmp;
475
476 writeb(HW_reset, baseAddr + Control_reg); /* reset */
477 msleep(10);
478 memset_io(baseAddr, 0, 4096);
479 memcpy_toio(baseAddr, buf, len); /* download BIOS */
480 writeb(0, baseAddr + Control_reg); /* restart */
481
482 msleep(2000);
483
484 switch (brd->boardType) {
485 case MOXA_BOARD_C218_ISA:
486 case MOXA_BOARD_C218_PCI:
487 tmp = readw(baseAddr + C218_key);
488 if (tmp != C218_KeyCode)
489 goto err;
490 break;
491 case MOXA_BOARD_CP204J:
492 tmp = readw(baseAddr + C218_key);
493 if (tmp != CP204J_KeyCode)
494 goto err;
495 break;
496 default:
497 tmp = readw(baseAddr + C320_key);
498 if (tmp != C320_KeyCode)
499 goto err;
500 tmp = readw(baseAddr + C320_status);
501 if (tmp != STS_init) {
eaa95a8d 502 printk(KERN_ERR "MOXA: bios upload failed -- CPU/Basic "
03718234
JS		 503 "module not found\n");
504 return -EIO;
505 }
506 break;
507 }
508
509 return 0;
510err:
eaa95a8d 511 printk(KERN_ERR "MOXA: bios upload failed -- board not found\n");
03718234
JS		 512 return -EIO;
513}
514
515static int moxa_load_320b(struct moxa_board_conf *brd, const u8 *ptr,
516 size_t len)
517{
518 void __iomem *baseAddr = brd->basemem;
519
520 if (len < 7168) {
eaa95a8d 521 printk(KERN_ERR "MOXA: invalid 320 bios -- too short\n");
03718234
JS		 522 return -EINVAL;
523 }
524
525 writew(len - 7168 - 2, baseAddr + C320bapi_len);
526 writeb(1, baseAddr + Control_reg); /* Select Page 1 */
527 memcpy_toio(baseAddr + DynPage_addr, ptr, 7168);
528 writeb(2, baseAddr + Control_reg); /* Select Page 2 */
529 memcpy_toio(baseAddr + DynPage_addr, ptr + 7168, len - 7168);
530
531 return 0;
532}
533
5292bcd3 534static int moxa_real_load_code(struct moxa_board_conf *brd, const void *ptr,
03718234
JS		 535 size_t len)
536{
537 void __iomem *baseAddr = brd->basemem;
b46f69cd 538 const __le16 *uptr = ptr;
03718234 539 size_t wlen, len2, j;
5292bcd3 540 unsigned long key, loadbuf, loadlen, checksum, checksum_ok;
08d01c79 541 unsigned int i, retry;
03718234
JS		 542 u16 usum, keycode;
543
5292bcd3
JS		 544 keycode = (brd->boardType == MOXA_BOARD_CP204J) ? CP204J_KeyCode :
545 C218_KeyCode;
03718234 546
5292bcd3
JS		 547 switch (brd->boardType) {
548 case MOXA_BOARD_CP204J:
549 case MOXA_BOARD_C218_ISA:
550 case MOXA_BOARD_C218_PCI:
551 key = C218_key;
552 loadbuf = C218_LoadBuf;
553 loadlen = C218DLoad_len;
554 checksum = C218check_sum;
555 checksum_ok = C218chksum_ok;
556 break;
557 default:
558 key = C320_key;
559 keycode = C320_KeyCode;
560 loadbuf = C320_LoadBuf;
561 loadlen = C320DLoad_len;
562 checksum = C320check_sum;
563 checksum_ok = C320chksum_ok;
564 break;
03718234 565 }
03718234
JS		 566
567 usum = 0;
568 wlen = len >> 1;
569 for (i = 0; i < wlen; i++)
570 usum += le16_to_cpu(uptr[i]);
571 retry = 0;
572 do {
573 wlen = len >> 1;
574 j = 0;
575 while (wlen) {
576 len2 = (wlen > 2048) ? 2048 : wlen;
577 wlen -= len2;
5292bcd3 578 memcpy_toio(baseAddr + loadbuf, ptr + j, len2 << 1);
03718234 579 j += len2 << 1;
5292bcd3
JS		 580
581 writew(len2, baseAddr + loadlen);
582 writew(0, baseAddr + key);
583 for (i = 0; i < 100; i++) {
584 if (readw(baseAddr + key) == keycode)
03718234
JS		 585 break;
586 msleep(10);
587 }
5292bcd3 588 if (readw(baseAddr + key) != keycode)
03718234
JS		 589 return -EIO;
590 }
5292bcd3
JS		 591 writew(0, baseAddr + loadlen);
592 writew(usum, baseAddr + checksum);
593 writew(0, baseAddr + key);
594 for (i = 0; i < 100; i++) {
595 if (readw(baseAddr + key) == keycode)
03718234
JS		 596 break;
597 msleep(10);
598 }
599 retry++;
5292bcd3
JS		 600 } while ((readb(baseAddr + checksum_ok) != 1) && (retry < 3));
601 if (readb(baseAddr + checksum_ok) != 1)
03718234
JS		 602 return -EIO;
603
5292bcd3 604 writew(0, baseAddr + key);
03718234
JS		 605 for (i = 0; i < 600; i++) {
606 if (readw(baseAddr + Magic_no) == Magic_code)
607 break;
608 msleep(10);
609 }
610 if (readw(baseAddr + Magic_no) != Magic_code)
611 return -EIO;
612
08d01c79 613 if (MOXA_IS_320(brd)) {
5292bcd3
JS		 614 if (brd->busType == MOXA_BUS_TYPE_PCI) { /* ASIC board */
615 writew(0x3800, baseAddr + TMS320_PORT1);
616 writew(0x3900, baseAddr + TMS320_PORT2);
617 writew(28499, baseAddr + TMS320_CLOCK);
618 } else {
619 writew(0x3200, baseAddr + TMS320_PORT1);
620 writew(0x3400, baseAddr + TMS320_PORT2);
621 writew(19999, baseAddr + TMS320_CLOCK);
622 }
03718234
JS		 623 }
624 writew(1, baseAddr + Disable_IRQ);
625 writew(0, baseAddr + Magic_no);
626 for (i = 0; i < 500; i++) {
627 if (readw(baseAddr + Magic_no) == Magic_code)
628 break;
629 msleep(10);
630 }
631 if (readw(baseAddr + Magic_no) != Magic_code)
632 return -EIO;
633
08d01c79 634 if (MOXA_IS_320(brd)) {
5292bcd3
JS		 635 j = readw(baseAddr + Module_cnt);
636 if (j <= 0)
637 return -EIO;
638 brd->numPorts = j * 8;
639 writew(j, baseAddr + Module_no);
640 writew(0, baseAddr + Magic_no);
641 for (i = 0; i < 600; i++) {
642 if (readw(baseAddr + Magic_no) == Magic_code)
643 break;
644 msleep(10);
645 }
646 if (readw(baseAddr + Magic_no) != Magic_code)
647 return -EIO;
03718234 648 }
03718234
JS		 649 brd->intNdx = baseAddr + IRQindex;
650 brd->intPend = baseAddr + IRQpending;
651 brd->intTable = baseAddr + IRQtable;
652
653 return 0;
654}
655
656static int moxa_load_code(struct moxa_board_conf *brd, const void *ptr,
657 size_t len)
658{
659 void __iomem *ofsAddr, *baseAddr = brd->basemem;
660 struct moxa_port *port;
661 int retval, i;
662
663 if (len % 2) {
eaa95a8d 664 printk(KERN_ERR "MOXA: bios length is not even\n");
03718234
JS		 665 return -EINVAL;
666 }
667
5292bcd3
JS		 668 retval = moxa_real_load_code(brd, ptr, len); /* may change numPorts */
669 if (retval)
670 return retval;
671
03718234
JS		 672 switch (brd->boardType) {
673 case MOXA_BOARD_C218_ISA:
674 case MOXA_BOARD_C218_PCI:
675 case MOXA_BOARD_CP204J:
03718234
JS		 676 port = brd->ports;
677 for (i = 0; i < brd->numPorts; i++, port++) {
b4173f45 678 port->board = brd;
03718234
JS		 679 port->DCDState = 0;
680 port->tableAddr = baseAddr + Extern_table +
681 Extern_size * i;
682 ofsAddr = port->tableAddr;
683 writew(C218rx_mask, ofsAddr + RX_mask);
684 writew(C218tx_mask, ofsAddr + TX_mask);
685 writew(C218rx_spage + i * C218buf_pageno, ofsAddr + Page_rxb);
686 writew(readw(ofsAddr + Page_rxb) + C218rx_pageno, ofsAddr + EndPage_rxb);
687
688 writew(C218tx_spage + i * C218buf_pageno, ofsAddr + Page_txb);
689 writew(readw(ofsAddr + Page_txb) + C218tx_pageno, ofsAddr + EndPage_txb);
690
691 }
692 break;
693 default:
03718234
JS		 694 port = brd->ports;
695 for (i = 0; i < brd->numPorts; i++, port++) {
b4173f45 696 port->board = brd;
03718234
JS		 697 port->DCDState = 0;
698 port->tableAddr = baseAddr + Extern_table +
699 Extern_size * i;
700 ofsAddr = port->tableAddr;
701 switch (brd->numPorts) {
702 case 8:
703 writew(C320p8rx_mask, ofsAddr + RX_mask);
704 writew(C320p8tx_mask, ofsAddr + TX_mask);
705 writew(C320p8rx_spage + i * C320p8buf_pgno, ofsAddr + Page_rxb);
706 writew(readw(ofsAddr + Page_rxb) + C320p8rx_pgno, ofsAddr + EndPage_rxb);
707 writew(C320p8tx_spage + i * C320p8buf_pgno, ofsAddr + Page_txb);
708 writew(readw(ofsAddr + Page_txb) + C320p8tx_pgno, ofsAddr + EndPage_txb);
709
710 break;
711 case 16:
712 writew(C320p16rx_mask, ofsAddr + RX_mask);
713 writew(C320p16tx_mask, ofsAddr + TX_mask);
714 writew(C320p16rx_spage + i * C320p16buf_pgno, ofsAddr + Page_rxb);
715 writew(readw(ofsAddr + Page_rxb) + C320p16rx_pgno, ofsAddr + EndPage_rxb);
716 writew(C320p16tx_spage + i * C320p16buf_pgno, ofsAddr + Page_txb);
717 writew(readw(ofsAddr + Page_txb) + C320p16tx_pgno, ofsAddr + EndPage_txb);
718 break;
719
720 case 24:
721 writew(C320p24rx_mask, ofsAddr + RX_mask);
722 writew(C320p24tx_mask, ofsAddr + TX_mask);
723 writew(C320p24rx_spage + i * C320p24buf_pgno, ofsAddr + Page_rxb);
724 writew(readw(ofsAddr + Page_rxb) + C320p24rx_pgno, ofsAddr + EndPage_rxb);
725 writew(C320p24tx_spage + i * C320p24buf_pgno, ofsAddr + Page_txb);
726 writew(readw(ofsAddr + Page_txb), ofsAddr + EndPage_txb);
727 break;
728 case 32:
729 writew(C320p32rx_mask, ofsAddr + RX_mask);
730 writew(C320p32tx_mask, ofsAddr + TX_mask);
731 writew(C320p32tx_ofs, ofsAddr + Ofs_txb);
732 writew(C320p32rx_spage + i * C320p32buf_pgno, ofsAddr + Page_rxb);
733 writew(readb(ofsAddr + Page_rxb), ofsAddr + EndPage_rxb);
734 writew(C320p32tx_spage + i * C320p32buf_pgno, ofsAddr + Page_txb);
735 writew(readw(ofsAddr + Page_txb), ofsAddr + EndPage_txb);
736 break;
737 }
738 }
739 break;
740 }
03718234
JS		 741 return 0;
742}
743
744static int moxa_load_fw(struct moxa_board_conf *brd, const struct firmware *fw)
745{
2bca76e8 746 const void *ptr = fw->data;
03718234
JS		 747 char rsn[64];
748 u16 lens[5];
749 size_t len;
750 unsigned int a, lenp, lencnt;
751 int ret = -EINVAL;
752 struct {
753 __le32 magic; /* 0x34303430 */
754 u8 reserved1[2];
755 u8 type; /* UNIX = 3 */
756 u8 model; /* C218T=1, C320T=2, CP204=3 */
757 u8 reserved2[8];
758 __le16 len[5];
2bca76e8 759 } const *hdr = ptr;
03718234
JS		 760
761 BUILD_BUG_ON(ARRAY_SIZE(hdr->len) != ARRAY_SIZE(lens));
762
763 if (fw->size < MOXA_FW_HDRLEN) {
764 strcpy(rsn, "too short (even header won't fit)");
765 goto err;
766 }
767 if (hdr->magic != cpu_to_le32(0x30343034)) {
768 sprintf(rsn, "bad magic: %.8x", le32_to_cpu(hdr->magic));
769 goto err;
770 }
771 if (hdr->type != 3) {
772 sprintf(rsn, "not for linux, type is %u", hdr->type);
773 goto err;
774 }
775 if (moxa_check_fw_model(brd, hdr->model)) {
776 sprintf(rsn, "not for this card, model is %u", hdr->model);
777 goto err;
778 }
779
780 len = MOXA_FW_HDRLEN;
781 lencnt = hdr->model == 2 ? 5 : 3;
782 for (a = 0; a < ARRAY_SIZE(lens); a++) {
783 lens[a] = le16_to_cpu(hdr->len[a]);
784 if (lens[a] && len + lens[a] <= fw->size &&
785 moxa_check_fw(&fw->data[len]))
eaa95a8d 786 printk(KERN_WARNING "MOXA firmware: unexpected input "
03718234
JS		 787 "at offset %u, but going on\n", (u32)len);
788 if (!lens[a] && a < lencnt) {
789 sprintf(rsn, "too few entries in fw file");
790 goto err;
791 }
792 len += lens[a];
793 }
794
795 if (len != fw->size) {
796 sprintf(rsn, "bad length: %u (should be %u)", (u32)fw->size,
797 (u32)len);
798 goto err;
799 }
800
801 ptr += MOXA_FW_HDRLEN;
802 lenp = 0; /* bios */
803
804 strcpy(rsn, "read above");
805
806 ret = moxa_load_bios(brd, ptr, lens[lenp]);
807 if (ret)
808 goto err;
809
810 /* we skip the tty section (lens[1]), since we don't need it */
811 ptr += lens[lenp] + lens[lenp + 1];
812 lenp += 2; /* comm */
813
814 if (hdr->model == 2) {
815 ret = moxa_load_320b(brd, ptr, lens[lenp]);
816 if (ret)
817 goto err;
818 /* skip another tty */
819 ptr += lens[lenp] + lens[lenp + 1];
820 lenp += 2;
821 }
822
823 ret = moxa_load_code(brd, ptr, lens[lenp]);
824 if (ret)
825 goto err;
826
827 return 0;
828err:
829 printk(KERN_ERR "firmware failed to load, reason: %s\n", rsn);
830 return ret;
831}
832
833static int moxa_init_board(struct moxa_board_conf *brd, struct device *dev)
834{
835 const struct firmware *fw;
836 const char *file;
810ab09b 837 struct moxa_port *p;
793be898 838 unsigned int i, first_idx;
03718234
JS		 839 int ret;
840
810ab09b
JS		 841 brd->ports = kcalloc(MAX_PORTS_PER_BOARD, sizeof(*brd->ports),
842 GFP_KERNEL);
843 if (brd->ports == NULL) {
844 printk(KERN_ERR "cannot allocate memory for ports\n");
845 ret = -ENOMEM;
846 goto err;
847 }
848
849 for (i = 0, p = brd->ports; i < MAX_PORTS_PER_BOARD; i++, p++) {
44b7d1b3 850 tty_port_init(&p->port);
31f35939 851 p->port.ops = &moxa_port_ops;
810ab09b 852 p->type = PORT_16550A;
810ab09b 853 p->cflag = B9600 | CS8 | CREAD | CLOCAL | HUPCL;
810ab09b
JS		 854 }
855
03718234
JS		 856 switch (brd->boardType) {
857 case MOXA_BOARD_C218_ISA:
858 case MOXA_BOARD_C218_PCI:
859 file = "c218tunx.cod";
860 break;
861 case MOXA_BOARD_CP204J:
862 file = "cp204unx.cod";
863 break;
864 default:
865 file = "c320tunx.cod";
866 break;
867 }
868
869 ret = request_firmware(&fw, file, dev);
870 if (ret) {
ec09cd56
JS		 871 printk(KERN_ERR "MOXA: request_firmware failed. Make sure "
872 "you've placed '%s' file into your firmware "
873 "loader directory (e.g. /lib/firmware)\n",
874 file);
810ab09b 875 goto err_free;
03718234
JS		 876 }
877
878 ret = moxa_load_fw(brd, fw);
879
880 release_firmware(fw);
810ab09b
JS		 881
882 if (ret)
883 goto err_free;
884
2a541341 885 spin_lock_bh(&moxa_lock);
810ab09b 886 brd->ready = 1;
0bcc4caa
JS		 887 if (!timer_pending(&moxaTimer))
888 mod_timer(&moxaTimer, jiffies + HZ / 50);
2a541341 889 spin_unlock_bh(&moxa_lock);
0bcc4caa 890
793be898
JS		 891 first_idx = (brd - moxa_boards) * MAX_PORTS_PER_BOARD;
892 for (i = 0; i < brd->numPorts; i++)
893 tty_port_register_device(&brd->ports[i].port, moxaDriver,
894 first_idx + i, dev);
895
810ab09b
JS		 896 return 0;
897err_free:
191c5f10
JS		 898 for (i = 0; i < MAX_PORTS_PER_BOARD; i++)
899 tty_port_destroy(&brd->ports[i].port);
810ab09b
JS		 900 kfree(brd->ports);
901err:
03718234
JS		 902 return ret;
903}
904
810ab09b
JS		 905static void moxa_board_deinit(struct moxa_board_conf *brd)
906{
793be898 907 unsigned int a, opened, first_idx;
a8f5cda0
JS		 908
909 mutex_lock(&moxa_openlock);
7bcf97d1 910 spin_lock_bh(&moxa_lock);
810ab09b 911 brd->ready = 0;
7bcf97d1 912 spin_unlock_bh(&moxa_lock);
a8f5cda0
JS		 913
914 /* pci hot-un-plug support */
915 for (a = 0; a < brd->numPorts; a++)
aa27a094
JS		 916 if (brd->ports[a].port.flags & ASYNC_INITIALIZED)
917 tty_port_tty_hangup(&brd->ports[a].port, false);
918
191c5f10
JS		 919 for (a = 0; a < MAX_PORTS_PER_BOARD; a++)
920 tty_port_destroy(&brd->ports[a].port);
aa27a094 921
a8f5cda0
JS		 922 while (1) {
923 opened = 0;
924 for (a = 0; a < brd->numPorts; a++)
9de6a51f 925 if (brd->ports[a].port.flags & ASYNC_INITIALIZED)
a8f5cda0
JS		 926 opened++;
927 mutex_unlock(&moxa_openlock);
928 if (!opened)
929 break;
930 msleep(50);
931 mutex_lock(&moxa_openlock);
932 }
933
793be898
JS		 934 first_idx = (brd - moxa_boards) * MAX_PORTS_PER_BOARD;
935 for (a = 0; a < brd->numPorts; a++)
936 tty_unregister_device(moxaDriver, first_idx + a);
937
810ab09b
JS		 938 iounmap(brd->basemem);
939 brd->basemem = NULL;
940 kfree(brd->ports);
941}
942
1da177e4 943#ifdef CONFIG_PCI
9671f099 944static int moxa_pci_probe(struct pci_dev *pdev,
9cde5bf0 945 const struct pci_device_id *ent)
1da177e4 946{
9cde5bf0
JS		 947 struct moxa_board_conf *board;
948 unsigned int i;
949 int board_type = ent->driver_data;
950 int retval;
951
952 retval = pci_enable_device(pdev);
7aeb95da
JS		 953 if (retval) {
954 dev_err(&pdev->dev, "can't enable pci device\n");
9cde5bf0 955 goto err;
7aeb95da 956 }
9cde5bf0
JS		 957
958 for (i = 0; i < MAX_BOARDS; i++)
959 if (moxa_boards[i].basemem == NULL)
960 break;
961
962 retval = -ENODEV;
963 if (i >= MAX_BOARDS) {
7aeb95da 964 dev_warn(&pdev->dev, "more than %u MOXA Intellio family boards "
9cde5bf0
JS		 965 "found. Board is ignored.\n", MAX_BOARDS);
966 goto err;
967 }
968
969 board = &moxa_boards[i];
e46a5e3f
JS		 970
971 retval = pci_request_region(pdev, 2, "moxa-base");
972 if (retval) {
973 dev_err(&pdev->dev, "can't request pci region 2\n");
974 goto err;
975 }
976
24cb2335 977 board->basemem = ioremap_nocache(pci_resource_start(pdev, 2), 0x4000);
7aeb95da
JS		 978 if (board->basemem == NULL) {
979 dev_err(&pdev->dev, "can't remap io space 2\n");
386d95b3 980 retval = -ENOMEM;
e46a5e3f 981 goto err_reg;
7aeb95da 982 }
9cde5bf0 983
1da177e4
LT		 984 board->boardType = board_type;
985 switch (board_type) {
986 case MOXA_BOARD_C218_ISA:
987 case MOXA_BOARD_C218_PCI:
988 board->numPorts = 8;
989 break;
990
991 case MOXA_BOARD_CP204J:
992 board->numPorts = 4;
993 break;
994 default:
995 board->numPorts = 0;
996 break;
997 }
998 board->busType = MOXA_BUS_TYPE_PCI;
a784bf7c 999
03718234
JS		 1000 retval = moxa_init_board(board, &pdev->dev);
1001 if (retval)
1002 goto err_base;
1003
9cde5bf0 1004 pci_set_drvdata(pdev, board);
1da177e4 1005
bb9f910a
JS		 1006 dev_info(&pdev->dev, "board '%s' ready (%u ports, firmware loaded)\n",
1007 moxa_brdname[board_type - 1], board->numPorts);
1008
eaa95a8d 1009 return 0;
03718234
JS		 1010err_base:
1011 iounmap(board->basemem);
1012 board->basemem = NULL;
e46a5e3f
JS		 1013err_reg:
1014 pci_release_region(pdev, 2);
9cde5bf0
JS		 1015err:
1016 return retval;
1017}
1018
ae8d8a14 1019static void moxa_pci_remove(struct pci_dev *pdev)
9cde5bf0
JS		 1020{
1021 struct moxa_board_conf *brd = pci_get_drvdata(pdev);
1022
810ab09b
JS		 1023 moxa_board_deinit(brd);
1024
e46a5e3f 1025 pci_release_region(pdev, 2);
1da177e4 1026}
a784bf7c
JS		 1027
1028static struct pci_driver moxa_pci_driver = {
1029 .name = "moxa",
1030 .id_table = moxa_pcibrds,
1031 .probe = moxa_pci_probe,
91116cba 1032 .remove = moxa_pci_remove
a784bf7c 1033};
1da177e4
LT		 1034#endif /* CONFIG_PCI */
1035
1036static int __init moxa_init(void)
1037{
810ab09b 1038 unsigned int isabrds = 0;
d353eca4 1039 int retval = 0;
c6fc826e
RM		 1040 struct moxa_board_conf *brd = moxa_boards;
1041 unsigned int i;
1da177e4 1042
7aeb95da
JS		 1043 printk(KERN_INFO "MOXA Intellio family driver version %s\n",
1044 MOXA_VERSION);
793be898
JS		 1045
1046 tty_port_init(&moxa_service_port);
1047
1048 moxaDriver = tty_alloc_driver(MAX_PORTS + 1,
1049 TTY_DRIVER_REAL_RAW |
1050 TTY_DRIVER_DYNAMIC_DEV);
c3a6344a
DC		 1051 if (IS_ERR(moxaDriver))
1052 return PTR_ERR(moxaDriver);
1da177e4 1053
9b4e3b13 1054 moxaDriver->name = "ttyMX";
1da177e4
LT		 1055 moxaDriver->major = ttymajor;
1056 moxaDriver->minor_start = 0;
1057 moxaDriver->type = TTY_DRIVER_TYPE_SERIAL;
1058 moxaDriver->subtype = SERIAL_TYPE_NORMAL;
1059 moxaDriver->init_termios = tty_std_termios;
1da177e4 1060 moxaDriver->init_termios.c_cflag = B9600 | CS8 | CREAD | CLOCAL | HUPCL;
606d099c
AC		 1061 moxaDriver->init_termios.c_ispeed = 9600;
1062 moxaDriver->init_termios.c_ospeed = 9600;
1da177e4 1063 tty_set_operations(moxaDriver, &moxa_ops);
793be898
JS		 1064 /* Having one more port only for ioctls is ugly */
1065 tty_port_link_device(&moxa_service_port, moxaDriver, MAX_PORTS);
1da177e4 1066
1da177e4 1067 if (tty_register_driver(moxaDriver)) {
eaa95a8d 1068 printk(KERN_ERR "can't register MOXA Smartio tty driver!\n");
1da177e4
LT		 1069 put_tty_driver(moxaDriver);
1070 return -1;
1071 }
1da177e4 1072
d353eca4 1073 /* Find the boards defined from module args. */
c6fc826e 1074
1da177e4 1075 for (i = 0; i < MAX_BOARDS; i++) {
d353eca4
JS		 1076 if (!baseaddr[i])
1077 break;
1078 if (type[i] == MOXA_BOARD_C218_ISA ||
1079 type[i] == MOXA_BOARD_C320_ISA) {
7aeb95da 1080 pr_debug("Moxa board %2d: %s board(baseAddr=%lx)\n",
d353eca4
JS		 1081 isabrds + 1, moxa_brdname[type[i] - 1],
1082 baseaddr[i]);
1083 brd->boardType = type[i];
1084 brd->numPorts = type[i] == MOXA_BOARD_C218_ISA ? 8 :
1085 numports[i];
1086 brd->busType = MOXA_BUS_TYPE_ISA;
24cb2335 1087 brd->basemem = ioremap_nocache(baseaddr[i], 0x4000);
d353eca4 1088 if (!brd->basemem) {
eaa95a8d 1089 printk(KERN_ERR "MOXA: can't remap %lx\n",
d353eca4 1090 baseaddr[i]);
1da177e4
LT		 1091 continue;
1092 }
03718234
JS		 1093 if (moxa_init_board(brd, NULL)) {
1094 iounmap(brd->basemem);
1095 brd->basemem = NULL;
1096 continue;
1097 }
d353eca4 1098
bb9f910a
JS		 1099 printk(KERN_INFO "MOXA isa board found at 0x%.8lu and "
1100 "ready (%u ports, firmware loaded)\n",
1101 baseaddr[i], brd->numPorts);
1102
d353eca4
JS		 1103 brd++;
1104 isabrds++;
1da177e4
LT		 1105 }
1106 }
a784bf7c 1107
1da177e4 1108#ifdef CONFIG_PCI
a784bf7c
JS		 1109 retval = pci_register_driver(&moxa_pci_driver);
1110 if (retval) {
eaa95a8d 1111 printk(KERN_ERR "Can't register MOXA pci driver!\n");
d353eca4 1112 if (isabrds)
a784bf7c 1113 retval = 0;
1da177e4
LT		 1114 }
1115#endif
a784bf7c 1116
a784bf7c 1117 return retval;
1da177e4
LT		 1118}
1119
1120static void __exit moxa_exit(void)
1121{
eaa95a8d 1122 unsigned int i;
1da177e4 1123
9cde5bf0 1124#ifdef CONFIG_PCI
a784bf7c 1125 pci_unregister_driver(&moxa_pci_driver);
9cde5bf0 1126#endif
a784bf7c 1127
810ab09b
JS		 1128 for (i = 0; i < MAX_BOARDS; i++) /* ISA boards */
1129 if (moxa_boards[i].ready)
1130 moxa_board_deinit(&moxa_boards[i]);
2a541341
JS		 1131
1132 del_timer_sync(&moxaTimer);
1133
1134 if (tty_unregister_driver(moxaDriver))
1135 printk(KERN_ERR "Couldn't unregister MOXA Intellio family "
1136 "serial driver\n");
1137 put_tty_driver(moxaDriver);
1da177e4
LT		 1138}
1139
1140module_init(moxa_init);
1141module_exit(moxa_exit);
1142
f176178b 1143static void moxa_shutdown(struct tty_port *port)
a8f5cda0 1144{
f176178b
AC		 1145 struct moxa_port *ch = container_of(port, struct moxa_port, port);
1146 MoxaPortDisable(ch);
a8f5cda0 1147 MoxaPortFlushData(ch, 2);
a8f5cda0
JS		 1148}
1149
31f35939
AC		 1150static int moxa_carrier_raised(struct tty_port *port)
1151{
1152 struct moxa_port *ch = container_of(port, struct moxa_port, port);
1153 int dcd;
1154
8482bcd5 1155 spin_lock_irq(&port->lock);
31f35939 1156 dcd = ch->DCDState;
8482bcd5 1157 spin_unlock_irq(&port->lock);
31f35939
AC		 1158 return dcd;
1159}
1160
f176178b 1161static void moxa_dtr_rts(struct tty_port *port, int onoff)
a8f5cda0 1162{
f176178b
AC		 1163 struct moxa_port *ch = container_of(port, struct moxa_port, port);
1164 MoxaPortLineCtrl(ch, onoff, onoff);
a8f5cda0
JS		 1165}
1166
f176178b 1167
1da177e4
LT		 1168static int moxa_open(struct tty_struct *tty, struct file *filp)
1169{
810ab09b 1170 struct moxa_board_conf *brd;
8f8ecbad 1171 struct moxa_port *ch;
1da177e4 1172 int port;
1da177e4 1173
11324edd 1174 port = tty->index;
1da177e4 1175 if (port == MAX_PORTS) {
74d7d97b 1176 return capable(CAP_SYS_ADMIN) ? 0 : -EPERM;
1da177e4 1177 }
a8f5cda0
JS		 1178 if (mutex_lock_interruptible(&moxa_openlock))
1179 return -ERESTARTSYS;
810ab09b 1180 brd = &moxa_boards[port / MAX_PORTS_PER_BOARD];
a8f5cda0
JS		 1181 if (!brd->ready) {
1182 mutex_unlock(&moxa_openlock);
810ab09b 1183 return -ENODEV;
a8f5cda0 1184 }
1da177e4 1185
f0e85277
DE		 1186 if (port % MAX_PORTS_PER_BOARD >= brd->numPorts) {
1187 mutex_unlock(&moxa_openlock);
1188 return -ENODEV;
1189 }
1190
810ab09b 1191 ch = &brd->ports[port % MAX_PORTS_PER_BOARD];
9de6a51f 1192 ch->port.count++;
1da177e4 1193 tty->driver_data = ch;
d450b5a0 1194 tty_port_tty_set(&ch->port, tty);
f176178b 1195 mutex_lock(&ch->port.mutex);
9de6a51f 1196 if (!(ch->port.flags & ASYNC_INITIALIZED)) {
1da177e4 1197 ch->statusflags = 0;
adc8d746 1198 moxa_set_tty_param(tty, &tty->termios);
b4173f45
JS		 1199 MoxaPortLineCtrl(ch, 1, 1);
1200 MoxaPortEnable(ch);
a8f5cda0 1201 MoxaSetFifo(ch, ch->type == PORT_16550A);
9de6a51f 1202 ch->port.flags |= ASYNC_INITIALIZED;
1da177e4 1203 }
f176178b 1204 mutex_unlock(&ch->port.mutex);
a8f5cda0 1205 mutex_unlock(&moxa_openlock);
1da177e4 1206
7c31bdb6 1207 return tty_port_block_til_ready(&ch->port, tty, filp);
1da177e4
LT		 1208}
1209
1210static void moxa_close(struct tty_struct *tty, struct file *filp)
1211{
f176178b 1212 struct moxa_port *ch = tty->driver_data;
adc8d746 1213 ch->cflag = tty->termios.c_cflag;
f176178b 1214 tty_port_close(&ch->port, tty, filp);
1da177e4
LT		 1215}
1216
1217static int moxa_write(struct tty_struct *tty,
1218 const unsigned char *buf, int count)
1219{
b4173f45 1220 struct moxa_port *ch = tty->driver_data;
0ad7c9af 1221 unsigned long flags;
b4173f45 1222 int len;
1da177e4 1223
1da177e4 1224 if (ch == NULL)
b4173f45 1225 return 0;
33f0f88f 1226
0ad7c9af 1227 spin_lock_irqsave(&moxa_lock, flags);
d450b5a0 1228 len = MoxaPortWriteData(tty, buf, count);
0ad7c9af 1229 spin_unlock_irqrestore(&moxa_lock, flags);
1da177e4 1230
a808ac0c 1231 set_bit(LOWWAIT, &ch->statusflags);
eaa95a8d 1232 return len;
1da177e4
LT		 1233}
1234
1235static int moxa_write_room(struct tty_struct *tty)
1236{
8f8ecbad 1237 struct moxa_port *ch;
1da177e4
LT		 1238
1239 if (tty->stopped)
eaa95a8d 1240 return 0;
b4173f45 1241 ch = tty->driver_data;
1da177e4 1242 if (ch == NULL)
eaa95a8d 1243 return 0;
b4173f45 1244 return MoxaPortTxFree(ch);
1da177e4
LT		 1245}
1246
1247static void moxa_flush_buffer(struct tty_struct *tty)
1248{
b4173f45 1249 struct moxa_port *ch = tty->driver_data;
1da177e4
LT		 1250
1251 if (ch == NULL)
1252 return;
b4173f45 1253 MoxaPortFlushData(ch, 1);
1da177e4
LT		 1254 tty_wakeup(tty);
1255}
1256
1257static int moxa_chars_in_buffer(struct tty_struct *tty)
1258{
b4173f45 1259 struct moxa_port *ch = tty->driver_data;
1da177e4 1260 int chars;
1da177e4 1261
b4173f45 1262 chars = MoxaPortTxQueue(ch);
f710ebd7 1263 if (chars)
1da177e4
LT		 1264 /*
1265 * Make it possible to wakeup anything waiting for output
1266 * in tty_ioctl.c, etc.
1267 */
f710ebd7 1268 set_bit(EMPTYWAIT, &ch->statusflags);
eaa95a8d 1269 return chars;
1da177e4
LT		 1270}
1271
60b33c13 1272static int moxa_tiocmget(struct tty_struct *tty)
1da177e4 1273{
8482bcd5 1274 struct moxa_port *ch = tty->driver_data;
1da177e4
LT		 1275 int flag = 0, dtr, rts;
1276
b4173f45 1277 MoxaPortGetLineOut(ch, &dtr, &rts);
1da177e4
LT		 1278 if (dtr)
1279 flag |= TIOCM_DTR;
1280 if (rts)
1281 flag |= TIOCM_RTS;
b4173f45 1282 dtr = MoxaPortLineStatus(ch);
1da177e4
LT		 1283 if (dtr & 1)
1284 flag |= TIOCM_CTS;
1285 if (dtr & 2)
1286 flag |= TIOCM_DSR;
1287 if (dtr & 4)
1288 flag |= TIOCM_CD;
1289 return flag;
1290}
1291
20b9d177 1292static int moxa_tiocmset(struct tty_struct *tty,
1da177e4
LT		 1293 unsigned int set, unsigned int clear)
1294{
a8f5cda0 1295 struct moxa_port *ch;
1da177e4
LT		 1296 int dtr, rts;
1297
a8f5cda0
JS		 1298 mutex_lock(&moxa_openlock);
1299 ch = tty->driver_data;
1300 if (!ch) {
1301 mutex_unlock(&moxa_openlock);
74d7d97b 1302 return -EINVAL;
a8f5cda0 1303 }
1da177e4 1304
b4173f45 1305 MoxaPortGetLineOut(ch, &dtr, &rts);
1da177e4
LT		 1306 if (set & TIOCM_RTS)
1307 rts = 1;
1308 if (set & TIOCM_DTR)
1309 dtr = 1;
1310 if (clear & TIOCM_RTS)
1311 rts = 0;
1312 if (clear & TIOCM_DTR)
1313 dtr = 0;
b4173f45 1314 MoxaPortLineCtrl(ch, dtr, rts);
a8f5cda0 1315 mutex_unlock(&moxa_openlock);
1da177e4
LT		 1316 return 0;
1317}
1318
1da177e4 1319static void moxa_set_termios(struct tty_struct *tty,
eaa95a8d 1320 struct ktermios *old_termios)
1da177e4 1321{
eaa95a8d 1322 struct moxa_port *ch = tty->driver_data;
1da177e4
LT		 1323
1324 if (ch == NULL)
1325 return;
db1acaa6 1326 moxa_set_tty_param(tty, old_termios);
eaa95a8d 1327 if (!(old_termios->c_cflag & CLOCAL) && C_CLOCAL(tty))
9de6a51f 1328 wake_up_interruptible(&ch->port.open_wait);
1da177e4
LT		 1329}
1330
1331static void moxa_stop(struct tty_struct *tty)
1332{
eaa95a8d 1333 struct moxa_port *ch = tty->driver_data;
1da177e4
LT		 1334
1335 if (ch == NULL)
1336 return;
b4173f45 1337 MoxaPortTxDisable(ch);
a808ac0c 1338 set_bit(TXSTOPPED, &ch->statusflags);
1da177e4
LT		 1339}
1340
1341
1342static void moxa_start(struct tty_struct *tty)
1343{
eaa95a8d 1344 struct moxa_port *ch = tty->driver_data;
1da177e4
LT		 1345
1346 if (ch == NULL)
1347 return;
1348
58112dfb 1349 if (!test_bit(TXSTOPPED, &ch->statusflags))
1da177e4
LT		 1350 return;
1351
b4173f45 1352 MoxaPortTxEnable(ch);
a808ac0c 1353 clear_bit(TXSTOPPED, &ch->statusflags);
1da177e4
LT		 1354}
1355
1356static void moxa_hangup(struct tty_struct *tty)
1357{
a808ac0c 1358 struct moxa_port *ch = tty->driver_data;
f176178b 1359 tty_port_hangup(&ch->port);
1da177e4
LT		 1360}
1361
7bcf97d1 1362static void moxa_new_dcdstate(struct moxa_port *p, u8 dcd)
1da177e4 1363{
8482bcd5 1364 unsigned long flags;
7bcf97d1 1365 dcd = !!dcd;
1da177e4 1366
8482bcd5 1367 spin_lock_irqsave(&p->port.lock, flags);
d450b5a0 1368 if (dcd != p->DCDState) {
8482bcd5
AC		 1369 p->DCDState = dcd;
1370 spin_unlock_irqrestore(&p->port.lock, flags);
aa27a094
JS		 1371 if (!dcd)
1372 tty_port_tty_hangup(&p->port, true);
7bcf97d1 1373 }
8482bcd5
AC		 1374 else
1375 spin_unlock_irqrestore(&p->port.lock, flags);
7bcf97d1 1376}
1da177e4 1377
7bcf97d1
JS		 1378static int moxa_poll_port(struct moxa_port *p, unsigned int handle,
1379 u16 __iomem *ip)
1380{
d450b5a0 1381 struct tty_struct *tty = tty_port_tty_get(&p->port);
7bcf97d1 1382 void __iomem *ofsAddr;
9de6a51f 1383 unsigned int inited = p->port.flags & ASYNC_INITIALIZED;
7bcf97d1
JS		 1384 u16 intr;
1385
1386 if (tty) {
a808ac0c 1387 if (test_bit(EMPTYWAIT, &p->statusflags) &&
7bcf97d1 1388 MoxaPortTxQueue(p) == 0) {
a808ac0c 1389 clear_bit(EMPTYWAIT, &p->statusflags);
7bcf97d1
JS		 1390 tty_wakeup(tty);
1391 }
a808ac0c 1392 if (test_bit(LOWWAIT, &p->statusflags) && !tty->stopped &&
7bcf97d1 1393 MoxaPortTxQueue(p) <= WAKEUP_CHARS) {
a808ac0c 1394 clear_bit(LOWWAIT, &p->statusflags);
7bcf97d1
JS		 1395 tty_wakeup(tty);
1396 }
1397
f9b412a8 1398 if (inited && !test_bit(TTY_THROTTLED, &tty->flags) &&
7bcf97d1
JS		 1399 MoxaPortRxQueue(p) > 0) { /* RX */
1400 MoxaPortReadData(p);
6732c8bb 1401 tty_schedule_flip(&p->port);
7bcf97d1
JS		 1402 }
1403 } else {
a808ac0c 1404 clear_bit(EMPTYWAIT, &p->statusflags);
7bcf97d1 1405 MoxaPortFlushData(p, 0); /* flush RX */
1da177e4 1406 }
0bcc4caa 1407
7bcf97d1 1408 if (!handle) /* nothing else to do */
0e0fd7d7 1409 goto put;
7bcf97d1
JS		 1410
1411 intr = readw(ip); /* port irq status */
1412 if (intr == 0)
0e0fd7d7 1413 goto put;
7bcf97d1
JS		 1414
1415 writew(0, ip); /* ACK port */
1416 ofsAddr = p->tableAddr;
1417 if (intr & IntrTx) /* disable tx intr */
1418 writew(readw(ofsAddr + HostStat) & ~WakeupTx,
1419 ofsAddr + HostStat);
1420
1421 if (!inited)
0e0fd7d7 1422 goto put;
7bcf97d1
JS		 1423
1424 if (tty && (intr & IntrBreak) && !I_IGNBRK(tty)) { /* BREAK */
92a19f9c 1425 tty_insert_flip_char(&p->port, 0, TTY_BREAK);
6732c8bb 1426 tty_schedule_flip(&p->port);
7bcf97d1
JS		 1427 }
1428
1429 if (intr & IntrLine)
1430 moxa_new_dcdstate(p, readb(ofsAddr + FlagStat) & DCD_state);
0e0fd7d7
JS		 1431put:
1432 tty_kref_put(tty);
7bcf97d1
JS		 1433
1434 return 0;
1435}
1436
1437static void moxa_poll(unsigned long ignored)
1438{
1439 struct moxa_board_conf *brd;
1440 u16 __iomem *ip;
2a541341 1441 unsigned int card, port, served = 0;
7bcf97d1
JS		 1442
1443 spin_lock(&moxa_lock);
1da177e4 1444 for (card = 0; card < MAX_BOARDS; card++) {
7bcf97d1
JS		 1445 brd = &moxa_boards[card];
1446 if (!brd->ready)
1da177e4 1447 continue;
7bcf97d1 1448
2a541341
JS		 1449 served++;
1450
7bcf97d1
JS		 1451 ip = NULL;
1452 if (readb(brd->intPend) == 0xff)
1453 ip = brd->intTable + readb(brd->intNdx);
1454
1455 for (port = 0; port < brd->numPorts; port++)
1456 moxa_poll_port(&brd->ports[port], !!ip, ip + port);
1457
1458 if (ip)
1459 writeb(0, brd->intPend); /* ACK */
1460
1461 if (moxaLowWaterChk) {
1462 struct moxa_port *p = brd->ports;
1463 for (port = 0; port < brd->numPorts; port++, p++)
1464 if (p->lowChkFlag) {
1465 p->lowChkFlag = 0;
1466 moxa_low_water_check(p->tableAddr);
1da177e4 1467 }
1da177e4
LT		 1468 }
1469 }
7bcf97d1 1470 moxaLowWaterChk = 0;
1da177e4 1471
2a541341
JS		 1472 if (served)
1473 mod_timer(&moxaTimer, jiffies + HZ / 50);
1474 spin_unlock(&moxa_lock);
1da177e4
LT		 1475}
1476
1477/******************************************************************************/
1478
db1acaa6 1479static void moxa_set_tty_param(struct tty_struct *tty, struct ktermios *old_termios)
1da177e4 1480{
adc8d746 1481 register struct ktermios *ts = &tty->termios;
eaa95a8d 1482 struct moxa_port *ch = tty->driver_data;
db1acaa6 1483 int rts, cts, txflow, rxflow, xany, baud;
1da177e4 1484
1da177e4
LT		 1485 rts = cts = txflow = rxflow = xany = 0;
1486 if (ts->c_cflag & CRTSCTS)
1487 rts = cts = 1;
1488 if (ts->c_iflag & IXON)
1489 txflow = 1;
1490 if (ts->c_iflag & IXOFF)
1491 rxflow = 1;
1492 if (ts->c_iflag & IXANY)
1493 xany = 1;
db1acaa6
AC		 1494
1495 /* Clear the features we don't support */
1496 ts->c_cflag &= ~CMSPAR;
b4173f45
JS		 1497 MoxaPortFlowCtrl(ch, rts, cts, txflow, rxflow, xany);
1498 baud = MoxaPortSetTermio(ch, ts, tty_get_baud_rate(tty));
db1acaa6
AC		 1499 if (baud == -1)
1500 baud = tty_termios_baud_rate(old_termios);
1501 /* Not put the baud rate into the termios data */
1502 tty_encode_baud_rate(tty, baud, baud);
1da177e4
LT		 1503}
1504
1da177e4
LT		 1505/*****************************************************************************
1506 * Driver level functions: *
1da177e4 1507 *****************************************************************************/
1da177e4 1508
b4173f45 1509static void MoxaPortFlushData(struct moxa_port *port, int mode)
1da177e4
LT		 1510{
1511 void __iomem *ofsAddr;
eaa95a8d 1512 if (mode < 0 || mode > 2)
1da177e4 1513 return;
b4173f45 1514 ofsAddr = port->tableAddr;
1da177e4
LT		 1515 moxafunc(ofsAddr, FC_FlushQueue, mode);
1516 if (mode != 1) {
b4173f45 1517 port->lowChkFlag = 0;
6f56b658 1518 moxa_low_water_check(ofsAddr);
1da177e4
LT		 1519 }
1520}
1521
1da177e4
LT		 1522/*
1523 * Moxa Port Number Description:
1524 *
1525 * MOXA serial driver supports up to 4 MOXA-C218/C320 boards. And,
1526 * the port number using in MOXA driver functions will be 0 to 31 for
1527 * first MOXA board, 32 to 63 for second, 64 to 95 for third and 96
1528 * to 127 for fourth. For example, if you setup three MOXA boards,
1529 * first board is C218, second board is C320-16 and third board is
1530 * C320-32. The port number of first board (C218 - 8 ports) is from
1531 * 0 to 7. The port number of second board (C320 - 16 ports) is form
1532 * 32 to 47. The port number of third board (C320 - 32 ports) is from
1533 * 64 to 95. And those port numbers form 8 to 31, 48 to 63 and 96 to
1534 * 127 will be invalid.
1535 *
1536 *
1537 * Moxa Functions Description:
1538 *
1539 * Function 1: Driver initialization routine, this routine must be
1540 * called when initialized driver.
1541 * Syntax:
1542 * void MoxaDriverInit();
1543 *
1544 *
1545 * Function 2: Moxa driver private IOCTL command processing.
1546 * Syntax:
1547 * int MoxaDriverIoctl(unsigned int cmd, unsigned long arg, int port);
1548 *
1549 * unsigned int cmd : IOCTL command
1550 * unsigned long arg : IOCTL argument
1551 * int port : port number (0 - 127)
1552 *
1553 * return: 0 (OK)
1554 * -EINVAL
1555 * -ENOIOCTLCMD
1556 *
1557 *
1da177e4
LT		 1558 * Function 6: Enable this port to start Tx/Rx data.
1559 * Syntax:
1560 * void MoxaPortEnable(int port);
1561 * int port : port number (0 - 127)
1562 *
1563 *
1564 * Function 7: Disable this port
1565 * Syntax:
1566 * void MoxaPortDisable(int port);
1567 * int port : port number (0 - 127)
1568 *
1569 *
1da177e4
LT		 1570 * Function 10: Setting baud rate of this port.
1571 * Syntax:
08d01c79 1572 * speed_t MoxaPortSetBaud(int port, speed_t baud);
1da177e4
LT		 1573 * int port : port number (0 - 127)
1574 * long baud : baud rate (50 - 115200)
1575 *
1576 * return: 0 : this port is invalid or baud < 50
1577 * 50 - 115200 : the real baud rate set to the port, if
1578 * the argument baud is large than maximun
1579 * available baud rate, the real setting
1580 * baud rate will be the maximun baud rate.
1581 *
1582 *
1da177e4
LT		 1583 * Function 12: Configure the port.
1584 * Syntax:
606d099c 1585 * int MoxaPortSetTermio(int port, struct ktermios *termio, speed_t baud);
1da177e4 1586 * int port : port number (0 - 127)
606d099c 1587 * struct ktermios * termio : termio structure pointer
c7bce309 1588 * speed_t baud : baud rate
1da177e4
LT		 1589 *
1590 * return: -1 : this port is invalid or termio == NULL
1591 * 0 : setting O.K.
1592 *
1593 *
1594 * Function 13: Get the DTR/RTS state of this port.
1595 * Syntax:
1596 * int MoxaPortGetLineOut(int port, int *dtrState, int *rtsState);
1597 * int port : port number (0 - 127)
1598 * int * dtrState : pointer to INT to receive the current DTR
1599 * state. (if NULL, this function will not
1600 * write to this address)
1601 * int * rtsState : pointer to INT to receive the current RTS
1602 * state. (if NULL, this function will not
1603 * write to this address)
1604 *
1605 * return: -1 : this port is invalid
1606 * 0 : O.K.
1607 *
1608 *
1609 * Function 14: Setting the DTR/RTS output state of this port.
1610 * Syntax:
1611 * void MoxaPortLineCtrl(int port, int dtrState, int rtsState);
1612 * int port : port number (0 - 127)
1613 * int dtrState : DTR output state (0: off, 1: on)
1614 * int rtsState : RTS output state (0: off, 1: on)
1615 *
1616 *
1617 * Function 15: Setting the flow control of this port.
1618 * Syntax:
1619 * void MoxaPortFlowCtrl(int port, int rtsFlow, int ctsFlow, int rxFlow,
1620 * int txFlow,int xany);
1621 * int port : port number (0 - 127)
1622 * int rtsFlow : H/W RTS flow control (0: no, 1: yes)
1623 * int ctsFlow : H/W CTS flow control (0: no, 1: yes)
1624 * int rxFlow : S/W Rx XON/XOFF flow control (0: no, 1: yes)
1625 * int txFlow : S/W Tx XON/XOFF flow control (0: no, 1: yes)
1626 * int xany : S/W XANY flow control (0: no, 1: yes)
1627 *
1628 *
1629 * Function 16: Get ths line status of this port
1630 * Syntax:
1631 * int MoxaPortLineStatus(int port);
1632 * int port : port number (0 - 127)
1633 *
1634 * return: Bit 0 - CTS state (0: off, 1: on)
1635 * Bit 1 - DSR state (0: off, 1: on)
1636 * Bit 2 - DCD state (0: off, 1: on)
1637 *
1638 *
1da177e4
LT		 1639 * Function 19: Flush the Rx/Tx buffer data of this port.
1640 * Syntax:
1641 * void MoxaPortFlushData(int port, int mode);
1642 * int port : port number (0 - 127)
1643 * int mode
1644 * 0 : flush the Rx buffer
1645 * 1 : flush the Tx buffer
1646 * 2 : flush the Rx and Tx buffer
1647 *
1648 *
1649 * Function 20: Write data.
1650 * Syntax:
1651 * int MoxaPortWriteData(int port, unsigned char * buffer, int length);
1652 * int port : port number (0 - 127)
1653 * unsigned char * buffer : pointer to write data buffer.
1654 * int length : write data length
1655 *
1656 * return: 0 - length : real write data length
1657 *
1658 *
1659 * Function 21: Read data.
1660 * Syntax:
33f0f88f 1661 * int MoxaPortReadData(int port, struct tty_struct *tty);
1da177e4 1662 * int port : port number (0 - 127)
33f0f88f 1663 * struct tty_struct *tty : tty for data
1da177e4
LT		 1664 *
1665 * return: 0 - length : real read data length
1666 *
1667 *
1da177e4
LT		 1668 * Function 24: Get the Tx buffer current queued data bytes
1669 * Syntax:
1670 * int MoxaPortTxQueue(int port);
1671 * int port : port number (0 - 127)
1672 *
1673 * return: .. : Tx buffer current queued data bytes
1674 *
1675 *
1676 * Function 25: Get the Tx buffer current free space
1677 * Syntax:
1678 * int MoxaPortTxFree(int port);
1679 * int port : port number (0 - 127)
1680 *
1681 * return: .. : Tx buffer current free space
1682 *
1683 *
1684 * Function 26: Get the Rx buffer current queued data bytes
1685 * Syntax:
1686 * int MoxaPortRxQueue(int port);
1687 * int port : port number (0 - 127)
1688 *
1689 * return: .. : Rx buffer current queued data bytes
1690 *
1691 *
1da177e4
LT		 1692 * Function 28: Disable port data transmission.
1693 * Syntax:
1694 * void MoxaPortTxDisable(int port);
1695 * int port : port number (0 - 127)
1696 *
1697 *
1698 * Function 29: Enable port data transmission.
1699 * Syntax:
1700 * void MoxaPortTxEnable(int port);
1701 * int port : port number (0 - 127)
1702 *
1703 *
1da177e4
LT		 1704 * Function 31: Get the received BREAK signal count and reset it.
1705 * Syntax:
1706 * int MoxaPortResetBrkCnt(int port);
1707 * int port : port number (0 - 127)
1708 *
1709 * return: 0 - .. : BREAK signal count
1710 *
1711 *
1da177e4 1712 */
1da177e4 1713
b4173f45 1714static void MoxaPortEnable(struct moxa_port *port)
1da177e4
LT		 1715{
1716 void __iomem *ofsAddr;
eaa95a8d 1717 u16 lowwater = 512;
1da177e4 1718
b4173f45 1719 ofsAddr = port->tableAddr;
1da177e4 1720 writew(lowwater, ofsAddr + Low_water);
08d01c79 1721 if (MOXA_IS_320(port->board))
1da177e4 1722 moxafunc(ofsAddr, FC_SetBreakIrq, 0);
eaa95a8d
JS		 1723 else
1724 writew(readw(ofsAddr + HostStat) | WakeupBreak,
1725 ofsAddr + HostStat);
1da177e4
LT		 1726
1727 moxafunc(ofsAddr, FC_SetLineIrq, Magic_code);
1728 moxafunc(ofsAddr, FC_FlushQueue, 2);
1729
1730 moxafunc(ofsAddr, FC_EnableCH, Magic_code);
1731 MoxaPortLineStatus(port);
1732}
1733
b4173f45 1734static void MoxaPortDisable(struct moxa_port *port)
1da177e4 1735{
b4173f45 1736 void __iomem *ofsAddr = port->tableAddr;
1da177e4
LT		 1737
1738 moxafunc(ofsAddr, FC_SetFlowCtl, 0); /* disable flow control */
1739 moxafunc(ofsAddr, FC_ClrLineIrq, Magic_code);
1740 writew(0, ofsAddr + HostStat);
1741 moxafunc(ofsAddr, FC_DisableCH, Magic_code);
1742}
1743
08d01c79 1744static speed_t MoxaPortSetBaud(struct moxa_port *port, speed_t baud)
1da177e4 1745{
08d01c79
JS		 1746 void __iomem *ofsAddr = port->tableAddr;
1747 unsigned int clock, val;
1748 speed_t max;
1da177e4 1749
08d01c79
JS		 1750 max = MOXA_IS_320(port->board) ? 460800 : 921600;
1751 if (baud < 50)
eaa95a8d 1752 return 0;
1da177e4
LT		 1753 if (baud > max)
1754 baud = max;
08d01c79 1755 clock = 921600;
1da177e4
LT		 1756 val = clock / baud;
1757 moxafunc(ofsAddr, FC_SetBaud, val);
1758 baud = clock / val;
eaa95a8d 1759 return baud;
1da177e4
LT		 1760}
1761
b4173f45
JS		 1762static int MoxaPortSetTermio(struct moxa_port *port, struct ktermios *termio,
1763 speed_t baud)
1da177e4
LT		 1764{
1765 void __iomem *ofsAddr;
1da177e4
LT		 1766 tcflag_t mode = 0;
1767
b4173f45 1768 ofsAddr = port->tableAddr;
1da177e4
LT		 1769
1770 mode = termio->c_cflag & CSIZE;
1771 if (mode == CS5)
1772 mode = MX_CS5;
1773 else if (mode == CS6)
1774 mode = MX_CS6;
1775 else if (mode == CS7)
1776 mode = MX_CS7;
1777 else if (mode == CS8)
1778 mode = MX_CS8;
1779
1780 if (termio->c_cflag & CSTOPB) {
1781 if (mode == MX_CS5)
1782 mode |= MX_STOP15;
1783 else
1784 mode |= MX_STOP2;
1785 } else
1786 mode |= MX_STOP1;
1787
1788 if (termio->c_cflag & PARENB) {
1789 if (termio->c_cflag & PARODD)
1790 mode |= MX_PARODD;
1791 else
1792 mode |= MX_PAREVEN;
1793 } else
1794 mode |= MX_PARNONE;
1795
eaa95a8d 1796 moxafunc(ofsAddr, FC_SetDataMode, (u16)mode);
1da177e4 1797
08d01c79
JS		 1798 if (MOXA_IS_320(port->board) && baud >= 921600)
1799 return -1;
1800
db1acaa6 1801 baud = MoxaPortSetBaud(port, baud);
1da177e4
LT		 1802
1803 if (termio->c_iflag & (IXON | IXOFF | IXANY)) {
f5c5a36d 1804 spin_lock_irq(&moxafunc_lock);
1da177e4
LT		 1805 writeb(termio->c_cc[VSTART], ofsAddr + FuncArg);
1806 writeb(termio->c_cc[VSTOP], ofsAddr + FuncArg1);
1807 writeb(FC_SetXonXoff, ofsAddr + FuncCode);
6f56b658 1808 moxa_wait_finish(ofsAddr);
a808ac0c 1809 spin_unlock_irq(&moxafunc_lock);
1da177e4
LT		 1810
1811 }
eaa95a8d 1812 return baud;
1da177e4
LT		 1813}
1814
b4173f45
JS		 1815static int MoxaPortGetLineOut(struct moxa_port *port, int *dtrState,
1816 int *rtsState)
1da177e4 1817{
b4173f45
JS		 1818 if (dtrState)
1819 *dtrState = !!(port->lineCtrl & DTR_ON);
1820 if (rtsState)
1821 *rtsState = !!(port->lineCtrl & RTS_ON);
1822
eaa95a8d 1823 return 0;
1da177e4
LT		 1824}
1825
b4173f45 1826static void MoxaPortLineCtrl(struct moxa_port *port, int dtr, int rts)
1da177e4 1827{
eaa95a8d 1828 u8 mode = 0;
1da177e4 1829
1da177e4
LT		 1830 if (dtr)
1831 mode |= DTR_ON;
1832 if (rts)
1833 mode |= RTS_ON;
b4173f45
JS		 1834 port->lineCtrl = mode;
1835 moxafunc(port->tableAddr, FC_LineControl, mode);
1da177e4
LT		 1836}
1837
b4173f45
JS		 1838static void MoxaPortFlowCtrl(struct moxa_port *port, int rts, int cts,
1839 int txflow, int rxflow, int txany)
1da177e4 1840{
b4173f45 1841 int mode = 0;
1da177e4 1842
1da177e4
LT		 1843 if (rts)
1844 mode |= RTS_FlowCtl;
1845 if (cts)
1846 mode |= CTS_FlowCtl;
1847 if (txflow)
1848 mode |= Tx_FlowCtl;
1849 if (rxflow)
1850 mode |= Rx_FlowCtl;
1851 if (txany)
1852 mode |= IXM_IXANY;
b4173f45 1853 moxafunc(port->tableAddr, FC_SetFlowCtl, mode);
1da177e4
LT		 1854}
1855
b4173f45 1856static int MoxaPortLineStatus(struct moxa_port *port)
1da177e4
LT		 1857{
1858 void __iomem *ofsAddr;
1859 int val;
1860
b4173f45 1861 ofsAddr = port->tableAddr;
f5c5a36d
AC		 1862 if (MOXA_IS_320(port->board))
1863 val = moxafuncret(ofsAddr, FC_LineStatus, 0);
1864 else
1da177e4 1865 val = readw(ofsAddr + FlagStat) >> 4;
1da177e4 1866 val &= 0x0B;
7bcf97d1 1867 if (val & 8)
1da177e4 1868 val |= 4;
7bcf97d1 1869 moxa_new_dcdstate(port, val & 8);
1da177e4 1870 val &= 7;
7bcf97d1 1871 return val;
1da177e4
LT		 1872}
1873
d450b5a0 1874static int MoxaPortWriteData(struct tty_struct *tty,
2108eba5 1875 const unsigned char *buffer, int len)
1da177e4 1876{
d450b5a0 1877 struct moxa_port *port = tty->driver_data;
1da177e4 1878 void __iomem *baseAddr, *ofsAddr, *ofs;
2108eba5
JS		 1879 unsigned int c, total;
1880 u16 head, tail, tx_mask, spage, epage;
1881 u16 pageno, pageofs, bufhead;
1da177e4 1882
b4173f45
JS		 1883 ofsAddr = port->tableAddr;
1884 baseAddr = port->board->basemem;
1da177e4
LT		 1885 tx_mask = readw(ofsAddr + TX_mask);
1886 spage = readw(ofsAddr + Page_txb);
1887 epage = readw(ofsAddr + EndPage_txb);
1888 tail = readw(ofsAddr + TXwptr);
1889 head = readw(ofsAddr + TXrptr);
2108eba5 1890 c = (head > tail) ? (head - tail - 1) : (head - tail + tx_mask);
1da177e4
LT		 1891 if (c > len)
1892 c = len;
9de6a51f 1893 moxaLog.txcnt[port->port.tty->index] += c;
1da177e4
LT		 1894 total = c;
1895 if (spage == epage) {
1896 bufhead = readw(ofsAddr + Ofs_txb);
1897 writew(spage, baseAddr + Control_reg);
1898 while (c > 0) {
1899 if (head > tail)
1900 len = head - tail - 1;
1901 else
1902 len = tx_mask + 1 - tail;
1903 len = (c > len) ? len : c;
1904 ofs = baseAddr + DynPage_addr + bufhead + tail;
2108eba5
JS		 1905 memcpy_toio(ofs, buffer, len);
1906 buffer += len;
1da177e4
LT		 1907 tail = (tail + len) & tx_mask;
1908 c -= len;
1909 }
1da177e4 1910 } else {
1da177e4
LT		 1911 pageno = spage + (tail >> 13);
1912 pageofs = tail & Page_mask;
2108eba5
JS		 1913 while (c > 0) {
1914 len = Page_size - pageofs;
1915 if (len > c)
1916 len = c;
1da177e4
LT		 1917 writeb(pageno, baseAddr + Control_reg);
1918 ofs = baseAddr + DynPage_addr + pageofs;
2108eba5
JS		 1919 memcpy_toio(ofs, buffer, len);
1920 buffer += len;
1da177e4
LT		 1921 if (++pageno == epage)
1922 pageno = spage;
1923 pageofs = 0;
2108eba5
JS		 1924 c -= len;
1925 }
1926 tail = (tail + total) & tx_mask;
1da177e4 1927 }
2108eba5 1928 writew(tail, ofsAddr + TXwptr);
1da177e4 1929 writeb(1, ofsAddr + CD180TXirq); /* start to send */
2108eba5 1930 return total;
1da177e4
LT		 1931}
1932
7bcf97d1 1933static int MoxaPortReadData(struct moxa_port *port)
1da177e4 1934{
9de6a51f 1935 struct tty_struct *tty = port->port.tty;
2108eba5 1936 unsigned char *dst;
1da177e4 1937 void __iomem *baseAddr, *ofsAddr, *ofs;
2108eba5
JS		 1938 unsigned int count, len, total;
1939 u16 tail, rx_mask, spage, epage;
1940 u16 pageno, pageofs, bufhead, head;
1da177e4 1941
b4173f45
JS		 1942 ofsAddr = port->tableAddr;
1943 baseAddr = port->board->basemem;
1da177e4
LT		 1944 head = readw(ofsAddr + RXrptr);
1945 tail = readw(ofsAddr + RXwptr);
1946 rx_mask = readw(ofsAddr + RX_mask);
1947 spage = readw(ofsAddr + Page_rxb);
1948 epage = readw(ofsAddr + EndPage_rxb);
2108eba5 1949 count = (tail >= head) ? (tail - head) : (tail - head + rx_mask + 1);
1da177e4 1950 if (count == 0)
33f0f88f 1951 return 0;
1da177e4 1952
33f0f88f 1953 total = count;
7bcf97d1 1954 moxaLog.rxcnt[tty->index] += total;
1da177e4
LT		 1955 if (spage == epage) {
1956 bufhead = readw(ofsAddr + Ofs_rxb);
1957 writew(spage, baseAddr + Control_reg);
1958 while (count > 0) {
1da177e4 1959 ofs = baseAddr + DynPage_addr + bufhead + head;
2108eba5
JS		 1960 len = (tail >= head) ? (tail - head) :
1961 (rx_mask + 1 - head);
2f693357 1962 len = tty_prepare_flip_string(&port->port, &dst,
2108eba5
JS		 1963 min(len, count));
1964 memcpy_fromio(dst, ofs, len);
1da177e4
LT		 1965 head = (head + len) & rx_mask;
1966 count -= len;
1967 }
1da177e4 1968 } else {
1da177e4
LT		 1969 pageno = spage + (head >> 13);
1970 pageofs = head & Page_mask;
2108eba5 1971 while (count > 0) {
1da177e4
LT		 1972 writew(pageno, baseAddr + Control_reg);
1973 ofs = baseAddr + DynPage_addr + pageofs;
2f693357 1974 len = tty_prepare_flip_string(&port->port, &dst,
2108eba5
JS		 1975 min(Page_size - pageofs, count));
1976 memcpy_fromio(dst, ofs, len);
1977
1978 count -= len;
1979 pageofs = (pageofs + len) & Page_mask;
1980 if (pageofs == 0 && ++pageno == epage)
1da177e4 1981 pageno = spage;
2108eba5
JS		 1982 }
1983 head = (head + total) & rx_mask;
1da177e4 1984 }
2108eba5
JS		 1985 writew(head, ofsAddr + RXrptr);
1986 if (readb(ofsAddr + FlagStat) & Xoff_state) {
1da177e4 1987 moxaLowWaterChk = 1;
b4173f45 1988 port->lowChkFlag = 1;
1da177e4 1989 }
2108eba5 1990 return total;
1da177e4
LT		 1991}
1992
1993
b4173f45 1994static int MoxaPortTxQueue(struct moxa_port *port)
1da177e4 1995{
b4173f45 1996 void __iomem *ofsAddr = port->tableAddr;
2108eba5 1997 u16 rptr, wptr, mask;
1da177e4 1998
1da177e4
LT		 1999 rptr = readw(ofsAddr + TXrptr);
2000 wptr = readw(ofsAddr + TXwptr);
2001 mask = readw(ofsAddr + TX_mask);
2108eba5 2002 return (wptr - rptr) & mask;
1da177e4
LT		 2003}
2004
b4173f45 2005static int MoxaPortTxFree(struct moxa_port *port)
1da177e4 2006{
b4173f45 2007 void __iomem *ofsAddr = port->tableAddr;
2108eba5 2008 u16 rptr, wptr, mask;
1da177e4 2009
1da177e4
LT		 2010 rptr = readw(ofsAddr + TXrptr);
2011 wptr = readw(ofsAddr + TXwptr);
2012 mask = readw(ofsAddr + TX_mask);
2108eba5 2013 return mask - ((wptr - rptr) & mask);
1da177e4
LT		 2014}
2015
b4173f45 2016static int MoxaPortRxQueue(struct moxa_port *port)
1da177e4 2017{
b4173f45 2018 void __iomem *ofsAddr = port->tableAddr;
2108eba5 2019 u16 rptr, wptr, mask;
1da177e4 2020
1da177e4
LT		 2021 rptr = readw(ofsAddr + RXrptr);
2022 wptr = readw(ofsAddr + RXwptr);
2023 mask = readw(ofsAddr + RX_mask);
2108eba5 2024 return (wptr - rptr) & mask;
1da177e4
LT		 2025}
2026
b4173f45 2027static void MoxaPortTxDisable(struct moxa_port *port)
1da177e4 2028{
b4173f45 2029 moxafunc(port->tableAddr, FC_SetXoffState, Magic_code);
1da177e4
LT		 2030}
2031
b4173f45 2032static void MoxaPortTxEnable(struct moxa_port *port)
1da177e4 2033{
b4173f45 2034 moxafunc(port->tableAddr, FC_SetXonState, Magic_code);
1da177e4
LT		 2035}
2036
8f8ecbad 2037static int moxa_get_serial_info(struct moxa_port *info,
eaa95a8d 2038 struct serial_struct __user *retinfo)
1da177e4 2039{
eaa95a8d
JS		 2040 struct serial_struct tmp = {
2041 .type = info->type,
9de6a51f
AC		 2042 .line = info->port.tty->index,
2043 .flags = info->port.flags,
eaa95a8d 2044 .baud_base = 921600,
44b7d1b3 2045 .close_delay = info->port.close_delay
eaa95a8d
JS		 2046 };
2047 return copy_to_user(retinfo, &tmp, sizeof(*retinfo)) ? -EFAULT : 0;
1da177e4
LT		 2048}
2049
2050
8f8ecbad 2051static int moxa_set_serial_info(struct moxa_port *info,
eaa95a8d 2052 struct serial_struct __user *new_info)
1da177e4
LT		 2053{
2054 struct serial_struct new_serial;
2055
eaa95a8d 2056 if (copy_from_user(&new_serial, new_info, sizeof(new_serial)))
1da177e4
LT		 2057 return -EFAULT;
2058
eaa95a8d
JS		 2059 if (new_serial.irq != 0 || new_serial.port != 0 ||
2060 new_serial.custom_divisor != 0 ||
2061 new_serial.baud_base != 921600)
2062 return -EPERM;
1da177e4
LT		 2063
2064 if (!capable(CAP_SYS_ADMIN)) {
2065 if (((new_serial.flags & ~ASYNC_USR_MASK) !=
9de6a51f 2066 (info->port.flags & ~ASYNC_USR_MASK)))
eaa95a8d
JS		 2067 return -EPERM;
2068 } else
44b7d1b3 2069 info->port.close_delay = new_serial.close_delay * HZ / 100;
1da177e4
LT		 2070
2071 new_serial.flags = (new_serial.flags & ~ASYNC_FLAGS);
9de6a51f 2072 new_serial.flags |= (info->port.flags & ASYNC_FLAGS);
1da177e4 2073
eaa95a8d 2074 MoxaSetFifo(info, new_serial.type == PORT_16550A);
1da177e4
LT		 2075
2076 info->type = new_serial.type;
eaa95a8d 2077 return 0;
1da177e4
LT		 2078}
2079
2080
2081
2082/*****************************************************************************
2083 * Static local functions: *
2084 *****************************************************************************/
1da177e4 2085
b4173f45 2086static void MoxaSetFifo(struct moxa_port *port, int enable)
1da177e4 2087{
b4173f45 2088 void __iomem *ofsAddr = port->tableAddr;
1da177e4
LT		 2089
2090 if (!enable) {
2091 moxafunc(ofsAddr, FC_SetRxFIFOTrig, 0);
2092 moxafunc(ofsAddr, FC_SetTxFIFOCnt, 1);
2093 } else {
2094 moxafunc(ofsAddr, FC_SetRxFIFOTrig, 3);
2095 moxafunc(ofsAddr, FC_SetTxFIFOCnt, 16);
2096 }
2097}
Linux kernel - Deliverables
This page took 0.907782 seconds and 5 git commands to generate.