Commit | Line | Data |
---|---|---|
60bbfc84 VW |
1 | /* |
2 | * drivers/usb/host/ohci-pnx4008.c | |
3 | * | |
4 | * driver for Philips PNX4008 USB Host | |
5 | * | |
6 | * Authors: Dmitry Chigirev <source@mvista.com> | |
dd9048af | 7 | * Vitaly Wool <vitalywool@gmail.com> |
60bbfc84 VW |
8 | * |
9 | * register initialization is based on code examples provided by Philips | |
10 | * Copyright (c) 2005 Koninklijke Philips Electronics N.V. | |
11 | * | |
12 | * NOTE: This driver does not have suspend/resume functionality | |
13 | * This driver is intended for engineering development purposes only | |
14 | * | |
15 | * 2005-2006 (c) MontaVista Software, Inc. This file is licensed under | |
16 | * the terms of the GNU General Public License version 2. This program | |
17 | * is licensed "as is" without any warranty of any kind, whether express | |
18 | * or implied. | |
19 | */ | |
20 | #include <linux/clk.h> | |
21 | #include <linux/platform_device.h> | |
22 | #include <linux/i2c.h> | |
23 | ||
24 | #include <asm/hardware.h> | |
25 | #include <asm/io.h> | |
26 | #include <asm/mach-types.h> | |
27 | ||
28 | #include <asm/arch/platform.h> | |
29 | #include <asm/arch/irqs.h> | |
30 | #include <asm/arch/gpio.h> | |
31 | ||
dd9048af | 32 | #define USB_CTRL IO_ADDRESS(PNX4008_PWRMAN_BASE + 0x64) |
60bbfc84 VW |
33 | |
34 | /* USB_CTRL bit defines */ | |
35 | #define USB_SLAVE_HCLK_EN (1 << 24) | |
36 | #define USB_HOST_NEED_CLK_EN (1 << 21) | |
37 | ||
38 | #define USB_OTG_CLK_CTRL IO_ADDRESS(PNX4008_USB_CONFIG_BASE + 0xFF4) | |
39 | #define USB_OTG_CLK_STAT IO_ADDRESS(PNX4008_USB_CONFIG_BASE + 0xFF8) | |
40 | ||
41 | /* USB_OTG_CLK_CTRL bit defines */ | |
42 | #define AHB_M_CLOCK_ON (1 << 4) | |
43 | #define OTG_CLOCK_ON (1 << 3) | |
44 | #define I2C_CLOCK_ON (1 << 2) | |
45 | #define DEV_CLOCK_ON (1 << 1) | |
46 | #define HOST_CLOCK_ON (1 << 0) | |
47 | ||
48 | #define USB_OTG_STAT_CONTROL IO_ADDRESS(PNX4008_USB_CONFIG_BASE + 0x110) | |
49 | ||
50 | /* USB_OTG_STAT_CONTROL bit defines */ | |
51 | #define TRANSPARENT_I2C_EN (1 << 7) | |
52 | #define HOST_EN (1 << 0) | |
53 | ||
54 | /* ISP1301 USB transceiver I2C registers */ | |
55 | #define ISP1301_MODE_CONTROL_1 0x04 /* u8 read, set, +1 clear */ | |
56 | ||
57 | #define MC1_SPEED_REG (1 << 0) | |
58 | #define MC1_SUSPEND_REG (1 << 1) | |
59 | #define MC1_DAT_SE0 (1 << 2) | |
60 | #define MC1_TRANSPARENT (1 << 3) | |
61 | #define MC1_BDIS_ACON_EN (1 << 4) | |
62 | #define MC1_OE_INT_EN (1 << 5) | |
63 | #define MC1_UART_EN (1 << 6) | |
64 | #define MC1_MASK 0x7f | |
65 | ||
66 | #define ISP1301_MODE_CONTROL_2 0x12 /* u8 read, set, +1 clear */ | |
67 | ||
68 | #define MC2_GLOBAL_PWR_DN (1 << 0) | |
69 | #define MC2_SPD_SUSP_CTRL (1 << 1) | |
70 | #define MC2_BI_DI (1 << 2) | |
71 | #define MC2_TRANSP_BDIR0 (1 << 3) | |
72 | #define MC2_TRANSP_BDIR1 (1 << 4) | |
73 | #define MC2_AUDIO_EN (1 << 5) | |
74 | #define MC2_PSW_EN (1 << 6) | |
75 | #define MC2_EN2V7 (1 << 7) | |
76 | ||
77 | #define ISP1301_OTG_CONTROL_1 0x06 /* u8 read, set, +1 clear */ | |
78 | # define OTG1_DP_PULLUP (1 << 0) | |
79 | # define OTG1_DM_PULLUP (1 << 1) | |
80 | # define OTG1_DP_PULLDOWN (1 << 2) | |
81 | # define OTG1_DM_PULLDOWN (1 << 3) | |
82 | # define OTG1_ID_PULLDOWN (1 << 4) | |
83 | # define OTG1_VBUS_DRV (1 << 5) | |
84 | # define OTG1_VBUS_DISCHRG (1 << 6) | |
85 | # define OTG1_VBUS_CHRG (1 << 7) | |
86 | #define ISP1301_OTG_STATUS 0x10 /* u8 readonly */ | |
87 | # define OTG_B_SESS_END (1 << 6) | |
88 | # define OTG_B_SESS_VLD (1 << 7) | |
89 | ||
90 | #define ISP1301_I2C_ADDR 0x2C | |
91 | ||
92 | #define ISP1301_I2C_MODE_CONTROL_1 0x4 | |
93 | #define ISP1301_I2C_MODE_CONTROL_2 0x12 | |
94 | #define ISP1301_I2C_OTG_CONTROL_1 0x6 | |
95 | #define ISP1301_I2C_OTG_CONTROL_2 0x10 | |
96 | #define ISP1301_I2C_INTERRUPT_SOURCE 0x8 | |
97 | #define ISP1301_I2C_INTERRUPT_LATCH 0xA | |
98 | #define ISP1301_I2C_INTERRUPT_FALLING 0xC | |
99 | #define ISP1301_I2C_INTERRUPT_RISING 0xE | |
100 | #define ISP1301_I2C_REG_CLEAR_ADDR 1 | |
101 | ||
102 | struct i2c_driver isp1301_driver; | |
103 | struct i2c_client *isp1301_i2c_client; | |
104 | ||
105 | extern int usb_disabled(void); | |
106 | extern int ocpi_enable(void); | |
107 | ||
108 | static struct clk *usb_clk; | |
109 | ||
110 | static int isp1301_probe(struct i2c_adapter *adap); | |
111 | static int isp1301_detach(struct i2c_client *client); | |
112 | static int isp1301_command(struct i2c_client *client, unsigned int cmd, | |
113 | void *arg); | |
114 | ||
2cdddeb8 | 115 | static const unsigned short normal_i2c[] = |
60bbfc84 | 116 | { ISP1301_I2C_ADDR, ISP1301_I2C_ADDR + 1, I2C_CLIENT_END }; |
2cdddeb8 | 117 | static const unsigned short dummy_i2c_addrlist[] = { I2C_CLIENT_END }; |
60bbfc84 VW |
118 | |
119 | static struct i2c_client_address_data addr_data = { | |
120 | .normal_i2c = normal_i2c, | |
121 | .probe = dummy_i2c_addrlist, | |
122 | .ignore = dummy_i2c_addrlist, | |
123 | }; | |
124 | ||
125 | struct i2c_driver isp1301_driver = { | |
60bbfc84 VW |
126 | .class = I2C_CLASS_HWMON, |
127 | .attach_adapter = isp1301_probe, | |
128 | .detach_client = isp1301_detach, | |
129 | .command = isp1301_command | |
130 | }; | |
131 | ||
132 | static int isp1301_attach(struct i2c_adapter *adap, int addr, int kind) | |
133 | { | |
134 | struct i2c_client *c; | |
135 | ||
13f9966b | 136 | c = kzalloc(sizeof(*c), GFP_KERNEL); |
60bbfc84 VW |
137 | |
138 | if (!c) | |
139 | return -ENOMEM; | |
140 | ||
141 | strcpy(c->name, "isp1301"); | |
142 | c->flags = 0; | |
143 | c->addr = addr; | |
144 | c->adapter = adap; | |
145 | c->driver = &isp1301_driver; | |
146 | ||
147 | isp1301_i2c_client = c; | |
148 | ||
149 | return i2c_attach_client(c); | |
150 | } | |
151 | ||
152 | static int isp1301_probe(struct i2c_adapter *adap) | |
153 | { | |
154 | return i2c_probe(adap, &addr_data, isp1301_attach); | |
155 | } | |
156 | ||
157 | static int isp1301_detach(struct i2c_client *client) | |
158 | { | |
159 | i2c_detach_client(client); | |
160 | kfree(isp1301_i2c_client); | |
161 | return 0; | |
162 | } | |
163 | ||
164 | /* No commands defined */ | |
165 | static int isp1301_command(struct i2c_client *client, unsigned int cmd, | |
166 | void *arg) | |
167 | { | |
168 | return 0; | |
169 | } | |
170 | ||
171 | static void i2c_write(u8 buf, u8 subaddr) | |
172 | { | |
173 | char tmpbuf[2]; | |
174 | ||
175 | tmpbuf[0] = subaddr; /*register number */ | |
176 | tmpbuf[1] = buf; /*register data */ | |
177 | i2c_master_send(isp1301_i2c_client, &tmpbuf[0], 2); | |
178 | } | |
179 | ||
180 | static void isp1301_configure(void) | |
181 | { | |
182 | /* PNX4008 only supports DAT_SE0 USB mode */ | |
183 | /* PNX4008 R2A requires setting the MAX603 to output 3.6V */ | |
184 | /* Power up externel charge-pump */ | |
185 | ||
186 | i2c_write(MC1_DAT_SE0 | MC1_SPEED_REG, ISP1301_I2C_MODE_CONTROL_1); | |
187 | i2c_write(~(MC1_DAT_SE0 | MC1_SPEED_REG), | |
188 | ISP1301_I2C_MODE_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR); | |
189 | i2c_write(MC2_BI_DI | MC2_PSW_EN | MC2_SPD_SUSP_CTRL, | |
190 | ISP1301_I2C_MODE_CONTROL_2); | |
191 | i2c_write(~(MC2_BI_DI | MC2_PSW_EN | MC2_SPD_SUSP_CTRL), | |
192 | ISP1301_I2C_MODE_CONTROL_2 | ISP1301_I2C_REG_CLEAR_ADDR); | |
193 | i2c_write(OTG1_DM_PULLDOWN | OTG1_DP_PULLDOWN, | |
194 | ISP1301_I2C_OTG_CONTROL_1); | |
195 | i2c_write(~(OTG1_DM_PULLDOWN | OTG1_DP_PULLDOWN), | |
196 | ISP1301_I2C_OTG_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR); | |
197 | i2c_write(0xFF, | |
198 | ISP1301_I2C_INTERRUPT_LATCH | ISP1301_I2C_REG_CLEAR_ADDR); | |
199 | i2c_write(0xFF, | |
200 | ISP1301_I2C_INTERRUPT_FALLING | ISP1301_I2C_REG_CLEAR_ADDR); | |
201 | i2c_write(0xFF, | |
202 | ISP1301_I2C_INTERRUPT_RISING | ISP1301_I2C_REG_CLEAR_ADDR); | |
203 | ||
204 | } | |
205 | ||
206 | static inline void isp1301_vbus_on(void) | |
207 | { | |
208 | i2c_write(OTG1_VBUS_DRV, ISP1301_I2C_OTG_CONTROL_1); | |
209 | } | |
210 | ||
211 | static inline void isp1301_vbus_off(void) | |
212 | { | |
213 | i2c_write(OTG1_VBUS_DRV, | |
214 | ISP1301_I2C_OTG_CONTROL_1 | ISP1301_I2C_REG_CLEAR_ADDR); | |
215 | } | |
216 | ||
217 | static void pnx4008_start_hc(void) | |
218 | { | |
219 | unsigned long tmp = __raw_readl(USB_OTG_STAT_CONTROL) | HOST_EN; | |
220 | __raw_writel(tmp, USB_OTG_STAT_CONTROL); | |
221 | isp1301_vbus_on(); | |
222 | } | |
223 | ||
224 | static void pnx4008_stop_hc(void) | |
225 | { | |
226 | unsigned long tmp; | |
227 | isp1301_vbus_off(); | |
228 | tmp = __raw_readl(USB_OTG_STAT_CONTROL) & ~HOST_EN; | |
229 | __raw_writel(tmp, USB_OTG_STAT_CONTROL); | |
230 | } | |
231 | ||
232 | static int __devinit ohci_pnx4008_start(struct usb_hcd *hcd) | |
233 | { | |
234 | struct ohci_hcd *ohci = hcd_to_ohci(hcd); | |
235 | int ret; | |
236 | ||
237 | if ((ret = ohci_init(ohci)) < 0) | |
238 | return ret; | |
239 | ||
240 | if ((ret = ohci_run(ohci)) < 0) { | |
241 | dev_err(hcd->self.controller, "can't start\n"); | |
242 | ohci_stop(hcd); | |
243 | return ret; | |
244 | } | |
245 | return 0; | |
246 | } | |
247 | ||
248 | static const struct hc_driver ohci_pnx4008_hc_driver = { | |
249 | .description = hcd_name, | |
250 | .product_desc = "pnx4008 OHCI", | |
251 | ||
252 | /* | |
253 | * generic hardware linkage | |
254 | */ | |
255 | .irq = ohci_irq, | |
256 | .flags = HCD_USB11 | HCD_MEMORY, | |
257 | ||
258 | .hcd_priv_size = sizeof(struct ohci_hcd), | |
259 | /* | |
260 | * basic lifecycle operations | |
261 | */ | |
262 | .start = ohci_pnx4008_start, | |
263 | .stop = ohci_stop, | |
8442ae00 | 264 | .shutdown = ohci_shutdown, |
60bbfc84 VW |
265 | |
266 | /* | |
267 | * managing i/o requests and associated device resources | |
268 | */ | |
269 | .urb_enqueue = ohci_urb_enqueue, | |
270 | .urb_dequeue = ohci_urb_dequeue, | |
271 | .endpoint_disable = ohci_endpoint_disable, | |
272 | ||
273 | /* | |
274 | * scheduling support | |
275 | */ | |
276 | .get_frame_number = ohci_get_frame, | |
277 | ||
278 | /* | |
279 | * root hub support | |
280 | */ | |
281 | .hub_status_data = ohci_hub_status_data, | |
282 | .hub_control = ohci_hub_control, | |
8442ae00 DB |
283 | .hub_irq_enable = ohci_rhsc_enable, |
284 | #ifdef CONFIG_PM | |
285 | .bus_suspend = ohci_bus_suspend, | |
286 | .bus_resume = ohci_bus_resume, | |
287 | #endif | |
60bbfc84 VW |
288 | .start_port_reset = ohci_start_port_reset, |
289 | }; | |
290 | ||
291 | #define USB_CLOCK_MASK (AHB_M_CLOCK_ON| OTG_CLOCK_ON | HOST_CLOCK_ON | I2C_CLOCK_ON) | |
292 | ||
293 | static void pnx4008_set_usb_bits(void) | |
294 | { | |
295 | start_int_set_falling_edge(SE_USB_OTG_ATX_INT_N); | |
296 | start_int_ack(SE_USB_OTG_ATX_INT_N); | |
297 | start_int_umask(SE_USB_OTG_ATX_INT_N); | |
298 | ||
299 | start_int_set_rising_edge(SE_USB_OTG_TIMER_INT); | |
300 | start_int_ack(SE_USB_OTG_TIMER_INT); | |
301 | start_int_umask(SE_USB_OTG_TIMER_INT); | |
302 | ||
303 | start_int_set_rising_edge(SE_USB_I2C_INT); | |
304 | start_int_ack(SE_USB_I2C_INT); | |
305 | start_int_umask(SE_USB_I2C_INT); | |
306 | ||
307 | start_int_set_rising_edge(SE_USB_INT); | |
308 | start_int_ack(SE_USB_INT); | |
309 | start_int_umask(SE_USB_INT); | |
310 | ||
311 | start_int_set_rising_edge(SE_USB_NEED_CLK_INT); | |
312 | start_int_ack(SE_USB_NEED_CLK_INT); | |
313 | start_int_umask(SE_USB_NEED_CLK_INT); | |
314 | ||
315 | start_int_set_rising_edge(SE_USB_AHB_NEED_CLK_INT); | |
316 | start_int_ack(SE_USB_AHB_NEED_CLK_INT); | |
317 | start_int_umask(SE_USB_AHB_NEED_CLK_INT); | |
318 | } | |
319 | ||
320 | static void pnx4008_unset_usb_bits(void) | |
321 | { | |
322 | start_int_mask(SE_USB_OTG_ATX_INT_N); | |
323 | start_int_mask(SE_USB_OTG_TIMER_INT); | |
324 | start_int_mask(SE_USB_I2C_INT); | |
325 | start_int_mask(SE_USB_INT); | |
326 | start_int_mask(SE_USB_NEED_CLK_INT); | |
327 | start_int_mask(SE_USB_AHB_NEED_CLK_INT); | |
328 | } | |
329 | ||
330 | static int __devinit usb_hcd_pnx4008_probe(struct platform_device *pdev) | |
331 | { | |
332 | struct usb_hcd *hcd = 0; | |
333 | struct ohci_hcd *ohci; | |
334 | const struct hc_driver *driver = &ohci_pnx4008_hc_driver; | |
335 | ||
336 | int ret = 0, irq; | |
337 | ||
338 | dev_dbg(&pdev->dev, "%s: " DRIVER_INFO " (pnx4008)\n", hcd_name); | |
339 | if (usb_disabled()) { | |
340 | err("USB is disabled"); | |
341 | ret = -ENODEV; | |
342 | goto out; | |
343 | } | |
344 | ||
345 | if (pdev->num_resources != 2 | |
346 | || pdev->resource[0].flags != IORESOURCE_MEM | |
347 | || pdev->resource[1].flags != IORESOURCE_IRQ) { | |
348 | err("Invalid resource configuration"); | |
349 | ret = -ENODEV; | |
350 | goto out; | |
351 | } | |
352 | ||
353 | /* Enable AHB slave USB clock, needed for further USB clock control */ | |
354 | __raw_writel(USB_SLAVE_HCLK_EN | (1 << 19), USB_CTRL); | |
355 | ||
356 | ret = i2c_add_driver(&isp1301_driver); | |
357 | if (ret < 0) { | |
358 | err("failed to connect I2C to ISP1301 USB Transceiver"); | |
359 | goto out; | |
360 | } | |
361 | ||
362 | isp1301_configure(); | |
363 | ||
364 | /* Enable USB PLL */ | |
365 | usb_clk = clk_get(&pdev->dev, "ck_pll5"); | |
366 | if (IS_ERR(usb_clk)) { | |
367 | err("failed to acquire USB PLL"); | |
368 | ret = PTR_ERR(usb_clk); | |
369 | goto out1; | |
370 | } | |
371 | ||
372 | ret = clk_enable(usb_clk); | |
373 | if (ret < 0) { | |
374 | err("failed to start USB PLL"); | |
375 | goto out2; | |
376 | } | |
377 | ||
378 | ret = clk_set_rate(usb_clk, 48000); | |
379 | if (ret < 0) { | |
380 | err("failed to set USB clock rate"); | |
381 | goto out3; | |
382 | } | |
383 | ||
384 | __raw_writel(__raw_readl(USB_CTRL) | USB_HOST_NEED_CLK_EN, USB_CTRL); | |
385 | ||
386 | /* Set to enable all needed USB clocks */ | |
387 | __raw_writel(USB_CLOCK_MASK, USB_OTG_CLK_CTRL); | |
388 | ||
389 | while ((__raw_readl(USB_OTG_CLK_STAT) & USB_CLOCK_MASK) != | |
390 | USB_CLOCK_MASK) ; | |
391 | ||
392 | hcd = usb_create_hcd (driver, &pdev->dev, pdev->dev.bus_id); | |
393 | if (!hcd) { | |
394 | err("Failed to allocate HC buffer"); | |
395 | ret = -ENOMEM; | |
396 | goto out3; | |
397 | } | |
398 | ||
399 | /* Set all USB bits in the Start Enable register */ | |
400 | pnx4008_set_usb_bits(); | |
401 | ||
402 | hcd->rsrc_start = pdev->resource[0].start; | |
403 | hcd->rsrc_len = pdev->resource[0].end - pdev->resource[0].start + 1; | |
404 | if (!request_mem_region(hcd->rsrc_start, hcd->rsrc_len, hcd_name)) { | |
405 | dev_dbg(&pdev->dev, "request_mem_region failed\n"); | |
406 | ret = -ENOMEM; | |
407 | goto out4; | |
408 | } | |
409 | hcd->regs = (void __iomem *)pdev->resource[0].start; | |
410 | ||
411 | irq = platform_get_irq(pdev, 0); | |
412 | if (irq < 0) { | |
413 | ret = -ENXIO; | |
414 | goto out4; | |
415 | } | |
416 | ||
60bbfc84 VW |
417 | pnx4008_start_hc(); |
418 | platform_set_drvdata(pdev, hcd); | |
419 | ohci = hcd_to_ohci(hcd); | |
420 | ohci_hcd_init(ohci); | |
421 | ||
422 | dev_info(&pdev->dev, "at 0x%p, irq %d\n", hcd->regs, hcd->irq); | |
38515e90 | 423 | ret = usb_add_hcd(hcd, irq, IRQF_DISABLED); |
60bbfc84 VW |
424 | if (ret == 0) |
425 | return ret; | |
426 | ||
427 | pnx4008_stop_hc(); | |
428 | out4: | |
429 | pnx4008_unset_usb_bits(); | |
430 | usb_put_hcd(hcd); | |
431 | out3: | |
432 | clk_disable(usb_clk); | |
433 | out2: | |
434 | clk_put(usb_clk); | |
435 | out1: | |
436 | i2c_del_driver(&isp1301_driver); | |
437 | out: | |
438 | return ret; | |
439 | } | |
440 | ||
441 | static int usb_hcd_pnx4008_remove(struct platform_device *pdev) | |
442 | { | |
443 | struct usb_hcd *hcd = platform_get_drvdata(pdev); | |
444 | ||
445 | usb_remove_hcd(hcd); | |
446 | pnx4008_stop_hc(); | |
447 | release_mem_region(hcd->rsrc_start, hcd->rsrc_len); | |
448 | usb_put_hcd(hcd); | |
449 | pnx4008_unset_usb_bits(); | |
450 | clk_disable(usb_clk); | |
451 | clk_put(usb_clk); | |
452 | i2c_del_driver(&isp1301_driver); | |
453 | ||
454 | platform_set_drvdata(pdev, NULL); | |
455 | ||
456 | return 0; | |
457 | } | |
458 | ||
459 | static struct platform_driver usb_hcd_pnx4008_driver = { | |
460 | .driver = { | |
461 | .name = "usb-ohci", | |
462 | }, | |
463 | .probe = usb_hcd_pnx4008_probe, | |
464 | .remove = usb_hcd_pnx4008_remove, | |
465 | }; | |
466 |