projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
some kmalloc/memset ->kzalloc (tree wide)
[deliverable/linux.git] / drivers / video / savage / savagefb_driver.c
CommitLineData
1da177e4
LT		 1/*
2 * linux/drivers/video/savagefb.c -- S3 Savage Framebuffer Driver
3 *
4 * Copyright (c) 2001-2002 Denis Oliver Kropp <dok@directfb.org>
5 * Sven Neumann <neo@directfb.org>
6 *
7 *
8 * Card specific code is based on XFree86's savage driver.
9 * Framebuffer framework code is based on code of cyber2000fb and tdfxfb.
10 *
11 * This file is subject to the terms and conditions of the GNU General
12 * Public License. See the file COPYING in the main directory of this
13 * archive for more details.
14 *
15 * 0.4.0 (neo)
16 * - hardware accelerated clear and move
17 *
18 * 0.3.2 (dok)
19 * - wait for vertical retrace before writing to cr67
20 * at the beginning of savagefb_set_par
21 * - use synchronization registers cr23 and cr26
22 *
23 * 0.3.1 (dok)
24 * - reset 3D engine
25 * - don't return alpha bits for 32bit format
26 *
27 * 0.3.0 (dok)
28 * - added WaitIdle functions for all Savage types
29 * - do WaitIdle before mode switching
30 * - code cleanup
31 *
32 * 0.2.0 (dok)
33 * - first working version
34 *
35 *
36 * TODO
37 * - clock validations in decode_var
38 *
39 * BUGS
40 * - white margin on bootup
41 *
42 */
43
1da177e4
LT		 44#include <linux/module.h>
45#include <linux/kernel.h>
46#include <linux/errno.h>
47#include <linux/string.h>
48#include <linux/mm.h>
1da177e4
LT		 49#include <linux/slab.h>
50#include <linux/delay.h>
51#include <linux/fb.h>
52#include <linux/pci.h>
53#include <linux/init.h>
54#include <linux/console.h>
55
56#include <asm/io.h>
57#include <asm/irq.h>
58#include <asm/pgtable.h>
59#include <asm/system.h>
60#include <asm/uaccess.h>
61
62#ifdef CONFIG_MTRR
63#include <asm/mtrr.h>
64#endif
65
66#include "savagefb.h"
67
68
69#define SAVAGEFB_VERSION "0.4.0_2.6"
70
71/* --------------------------------------------------------------------- */
72
73
3e42f0b1 74static char *mode_option __devinitdata = NULL;
1da177e4
LT		 75
76#ifdef MODULE
77
78MODULE_AUTHOR("(c) 2001-2002 Denis Oliver Kropp <dok@directfb.org>");
79MODULE_LICENSE("GPL");
80MODULE_DESCRIPTION("FBDev driver for S3 Savage PCI/AGP Chips");
81
82#endif
83
84
85/* --------------------------------------------------------------------- */
86
026fbe16 87static void vgaHWSeqReset(struct savagefb_par *par, int start)
1da177e4
LT		 88{
89 if (start)
026fbe16 90 VGAwSEQ(0x00, 0x01, par); /* Synchronous Reset */
1da177e4 91 else
026fbe16 92 VGAwSEQ(0x00, 0x03, par); /* End Reset */
1da177e4
LT		 93}
94
026fbe16 95static void vgaHWProtect(struct savagefb_par *par, int on)
1da177e4
LT		 96{
97 unsigned char tmp;
98
99 if (on) {
100 /*
101 * Turn off screen and disable sequencer.
102 */
026fbe16 103 tmp = VGArSEQ(0x01, par);
1da177e4 104
026fbe16
AD		 105 vgaHWSeqReset(par, 1); /* start synchronous reset */
106 VGAwSEQ(0x01, tmp | 0x20, par);/* disable the display */
1da177e4 107
1cc650c6 108 VGAenablePalette(par);
1da177e4
LT		 109 } else {
110 /*
111 * Reenable sequencer, then turn on screen.
112 */
113
026fbe16 114 tmp = VGArSEQ(0x01, par);
1da177e4 115
026fbe16
AD		 116 VGAwSEQ(0x01, tmp & ~0x20, par);/* reenable display */
117 vgaHWSeqReset(par, 0); /* clear synchronous reset */
1da177e4 118
1cc650c6 119 VGAdisablePalette(par);
1da177e4
LT		 120 }
121}
122
026fbe16 123static void vgaHWRestore(struct savagefb_par *par, struct savage_reg *reg)
1da177e4
LT		 124{
125 int i;
126
026fbe16 127 VGAwMISC(reg->MiscOutReg, par);
1da177e4
LT		 128
129 for (i = 1; i < 5; i++)
026fbe16 130 VGAwSEQ(i, reg->Sequencer[i], par);
1da177e4
LT		 131
132 /* Ensure CRTC registers 0-7 are unlocked by clearing bit 7 or
133 CRTC[17] */
026fbe16 134 VGAwCR(17, reg->CRTC[17] & ~0x80, par);
1da177e4
LT		 135
136 for (i = 0; i < 25; i++)
026fbe16 137 VGAwCR(i, reg->CRTC[i], par);
1da177e4
LT		 138
139 for (i = 0; i < 9; i++)
026fbe16 140 VGAwGR(i, reg->Graphics[i], par);
1da177e4 141
1cc650c6 142 VGAenablePalette(par);
1da177e4
LT		 143
144 for (i = 0; i < 21; i++)
026fbe16 145 VGAwATTR(i, reg->Attribute[i], par);
1da177e4 146
1cc650c6 147 VGAdisablePalette(par);
1da177e4
LT		 148}
149
026fbe16
AD		 150static void vgaHWInit(struct fb_var_screeninfo *var,
151 struct savagefb_par *par,
152 struct xtimings *timings,
153 struct savage_reg *reg)
1da177e4 154{
2356614b 155 reg->MiscOutReg = 0x23;
1da177e4
LT		 156
157 if (!(timings->sync & FB_SYNC_HOR_HIGH_ACT))
2356614b 158 reg->MiscOutReg |= 0x40;
1da177e4
LT		 159
160 if (!(timings->sync & FB_SYNC_VERT_HIGH_ACT))
2356614b 161 reg->MiscOutReg |= 0x80;
1da177e4
LT		 162
163 /*
164 * Time Sequencer
165 */
2356614b
AD		 166 reg->Sequencer[0x00] = 0x00;
167 reg->Sequencer[0x01] = 0x01;
168 reg->Sequencer[0x02] = 0x0F;
169 reg->Sequencer[0x03] = 0x00; /* Font select */
170 reg->Sequencer[0x04] = 0x0E; /* Misc */
1da177e4
LT		 171
172 /*
173 * CRTC Controller
174 */
2356614b
AD		 175 reg->CRTC[0x00] = (timings->HTotal >> 3) - 5;
176 reg->CRTC[0x01] = (timings->HDisplay >> 3) - 1;
177 reg->CRTC[0x02] = (timings->HSyncStart >> 3) - 1;
178 reg->CRTC[0x03] = (((timings->HSyncEnd >> 3) - 1) & 0x1f) | 0x80;
179 reg->CRTC[0x04] = (timings->HSyncStart >> 3);
180 reg->CRTC[0x05] = ((((timings->HSyncEnd >> 3) - 1) & 0x20) << 2) |
1da177e4 181 (((timings->HSyncEnd >> 3)) & 0x1f);
2356614b
AD		 182 reg->CRTC[0x06] = (timings->VTotal - 2) & 0xFF;
183 reg->CRTC[0x07] = (((timings->VTotal - 2) & 0x100) >> 8) |
1da177e4
LT		 184 (((timings->VDisplay - 1) & 0x100) >> 7) |
185 ((timings->VSyncStart & 0x100) >> 6) |
186 (((timings->VSyncStart - 1) & 0x100) >> 5) |
187 0x10 |
188 (((timings->VTotal - 2) & 0x200) >> 4) |
189 (((timings->VDisplay - 1) & 0x200) >> 3) |
190 ((timings->VSyncStart & 0x200) >> 2);
2356614b
AD		 191 reg->CRTC[0x08] = 0x00;
192 reg->CRTC[0x09] = (((timings->VSyncStart - 1) & 0x200) >> 4) | 0x40;
1da177e4
LT		 193
194 if (timings->dblscan)
2356614b
AD		 195 reg->CRTC[0x09] |= 0x80;
196
197 reg->CRTC[0x0a] = 0x00;
198 reg->CRTC[0x0b] = 0x00;
199 reg->CRTC[0x0c] = 0x00;
200 reg->CRTC[0x0d] = 0x00;
201 reg->CRTC[0x0e] = 0x00;
202 reg->CRTC[0x0f] = 0x00;
203 reg->CRTC[0x10] = timings->VSyncStart & 0xff;
204 reg->CRTC[0x11] = (timings->VSyncEnd & 0x0f) | 0x20;
205 reg->CRTC[0x12] = (timings->VDisplay - 1) & 0xff;
206 reg->CRTC[0x13] = var->xres_virtual >> 4;
207 reg->CRTC[0x14] = 0x00;
208 reg->CRTC[0x15] = (timings->VSyncStart - 1) & 0xff;
209 reg->CRTC[0x16] = (timings->VSyncEnd - 1) & 0xff;
210 reg->CRTC[0x17] = 0xc3;
211 reg->CRTC[0x18] = 0xff;
1da177e4
LT		 212
213 /*
214 * are these unnecessary?
215 * vgaHWHBlankKGA(mode, regp, 0, KGA_FIX_OVERSCAN|KGA_ENABLE_ON_ZERO);
216 * vgaHWVBlankKGA(mode, regp, 0, KGA_FIX_OVERSCAN|KGA_ENABLE_ON_ZERO);
217 */
218
219 /*
220 * Graphics Display Controller
221 */
2356614b
AD		 222 reg->Graphics[0x00] = 0x00;
223 reg->Graphics[0x01] = 0x00;
224 reg->Graphics[0x02] = 0x00;
225 reg->Graphics[0x03] = 0x00;
226 reg->Graphics[0x04] = 0x00;
227 reg->Graphics[0x05] = 0x40;
228 reg->Graphics[0x06] = 0x05; /* only map 64k VGA memory !!!! */
229 reg->Graphics[0x07] = 0x0F;
230 reg->Graphics[0x08] = 0xFF;
231
232
233 reg->Attribute[0x00] = 0x00; /* standard colormap translation */
234 reg->Attribute[0x01] = 0x01;
235 reg->Attribute[0x02] = 0x02;
236 reg->Attribute[0x03] = 0x03;
237 reg->Attribute[0x04] = 0x04;
238 reg->Attribute[0x05] = 0x05;
239 reg->Attribute[0x06] = 0x06;
240 reg->Attribute[0x07] = 0x07;
241 reg->Attribute[0x08] = 0x08;
242 reg->Attribute[0x09] = 0x09;
243 reg->Attribute[0x0a] = 0x0A;
244 reg->Attribute[0x0b] = 0x0B;
245 reg->Attribute[0x0c] = 0x0C;
246 reg->Attribute[0x0d] = 0x0D;
247 reg->Attribute[0x0e] = 0x0E;
248 reg->Attribute[0x0f] = 0x0F;
249 reg->Attribute[0x10] = 0x41;
250 reg->Attribute[0x11] = 0xFF;
251 reg->Attribute[0x12] = 0x0F;
252 reg->Attribute[0x13] = 0x00;
253 reg->Attribute[0x14] = 0x00;
1da177e4
LT		 254}
255
256/* -------------------- Hardware specific routines ------------------------- */
257
258/*
259 * Hardware Acceleration for SavageFB
260 */
261
262/* Wait for fifo space */
263static void
264savage3D_waitfifo(struct savagefb_par *par, int space)
265{
266 int slots = MAXFIFO - space;
267
1cc650c6 268 while ((savage_in32(0x48C00, par) & 0x0000ffff) > slots);
1da177e4
LT		 269}
270
271static void
272savage4_waitfifo(struct savagefb_par *par, int space)
273{
274 int slots = MAXFIFO - space;
275
1cc650c6 276 while ((savage_in32(0x48C60, par) & 0x001fffff) > slots);
1da177e4
LT		 277}
278
279static void
280savage2000_waitfifo(struct savagefb_par *par, int space)
281{
282 int slots = MAXFIFO - space;
283
1cc650c6 284 while ((savage_in32(0x48C60, par) & 0x0000ffff) > slots);
1da177e4
LT		 285}
286
287/* Wait for idle accelerator */
288static void
289savage3D_waitidle(struct savagefb_par *par)
290{
1cc650c6 291 while ((savage_in32(0x48C00, par) & 0x0008ffff) != 0x80000);
1da177e4
LT		 292}
293
294static void
295savage4_waitidle(struct savagefb_par *par)
296{
1cc650c6 297 while ((savage_in32(0x48C60, par) & 0x00a00000) != 0x00a00000);
1da177e4
LT		 298}
299
300static void
301savage2000_waitidle(struct savagefb_par *par)
302{
1cc650c6 303 while ((savage_in32(0x48C60, par) & 0x009fffff));
1da177e4
LT		 304}
305
f8020dc5 306#ifdef CONFIG_FB_SAVAGE_ACCEL
1da177e4 307static void
026fbe16 308SavageSetup2DEngine(struct savagefb_par *par)
1da177e4
LT		 309{
310 unsigned long GlobalBitmapDescriptor;
311
312 GlobalBitmapDescriptor = 1 | 8 | BCI_BD_BW_DISABLE;
026fbe16
AD		 313 BCI_BD_SET_BPP(GlobalBitmapDescriptor, par->depth);
314 BCI_BD_SET_STRIDE(GlobalBitmapDescriptor, par->vwidth);
1da177e4
LT		 315
316 switch(par->chip) {
317 case S3_SAVAGE3D:
318 case S3_SAVAGE_MX:
319 /* Disable BCI */
1cc650c6 320 savage_out32(0x48C18, savage_in32(0x48C18, par) & 0x3FF0, par);
1da177e4 321 /* Setup BCI command overflow buffer */
1cc650c6
AD		 322 savage_out32(0x48C14,
323 (par->cob_offset >> 11) | (par->cob_index << 29),
324 par);
1da177e4 325 /* Program shadow status update. */
1cc650c6
AD		 326 savage_out32(0x48C10, 0x78207220, par);
327 savage_out32(0x48C0C, 0, par);
1da177e4 328 /* Enable BCI and command overflow buffer */
1cc650c6 329 savage_out32(0x48C18, savage_in32(0x48C18, par) | 0x0C, par);
1da177e4
LT		 330 break;
331 case S3_SAVAGE4:
332 case S3_PROSAVAGE:
333 case S3_SUPERSAVAGE:
334 /* Disable BCI */
1cc650c6 335 savage_out32(0x48C18, savage_in32(0x48C18, par) & 0x3FF0, par);
1da177e4 336 /* Program shadow status update */
1cc650c6
AD		 337 savage_out32(0x48C10, 0x00700040, par);
338 savage_out32(0x48C0C, 0, par);
1da177e4 339 /* Enable BCI without the COB */
1cc650c6 340 savage_out32(0x48C18, savage_in32(0x48C18, par) | 0x08, par);
1da177e4
LT		 341 break;
342 case S3_SAVAGE2000:
343 /* Disable BCI */
1cc650c6 344 savage_out32(0x48C18, 0, par);
1da177e4 345 /* Setup BCI command overflow buffer */
1cc650c6
AD		 346 savage_out32(0x48C18,
347 (par->cob_offset >> 7) | (par->cob_index),
348 par);
1da177e4 349 /* Disable shadow status update */
1cc650c6 350 savage_out32(0x48A30, 0, par);
1da177e4 351 /* Enable BCI and command overflow buffer */
1cc650c6
AD		 352 savage_out32(0x48C18, savage_in32(0x48C18, par) | 0x00280000,
353 par);
1da177e4
LT		 354 break;
355 default:
356 break;
357 }
358 /* Turn on 16-bit register access. */
1cc650c6
AD		 359 vga_out8(0x3d4, 0x31, par);
360 vga_out8(0x3d5, 0x0c, par);
1da177e4
LT		 361
362 /* Set stride to use GBD. */
026fbe16
AD		 363 vga_out8(0x3d4, 0x50, par);
364 vga_out8(0x3d5, vga_in8(0x3d5, par) | 0xC1, par);
1da177e4
LT		 365
366 /* Enable 2D engine. */
026fbe16
AD		 367 vga_out8(0x3d4, 0x40, par);
368 vga_out8(0x3d5, 0x01, par);
1da177e4 369
026fbe16
AD		 370 savage_out32(MONO_PAT_0, ~0, par);
371 savage_out32(MONO_PAT_1, ~0, par);
1da177e4
LT		 372
373 /* Setup plane masks */
026fbe16
AD		 374 savage_out32(0x8128, ~0, par); /* enable all write planes */
375 savage_out32(0x812C, ~0, par); /* enable all read planes */
376 savage_out16(0x8134, 0x27, par);
377 savage_out16(0x8136, 0x07, par);
1da177e4
LT		 378
379 /* Now set the GBD */
380 par->bci_ptr = 0;
026fbe16 381 par->SavageWaitFifo(par, 4);
1da177e4 382
026fbe16
AD		 383 BCI_SEND(BCI_CMD_SETREG | (1 << 16) | BCI_GBD1);
384 BCI_SEND(0);
385 BCI_SEND(BCI_CMD_SETREG | (1 << 16) | BCI_GBD2);
386 BCI_SEND(GlobalBitmapDescriptor);
5b600464
AD		 387
388 /*
389 * I don't know why, sending this twice fixes the intial black screen,
390 * prevents X from crashing at least in Toshiba laptops with SavageIX.
391 * --Tony
392 */
393 par->bci_ptr = 0;
394 par->SavageWaitFifo(par, 4);
395
396 BCI_SEND(BCI_CMD_SETREG | (1 << 16) | BCI_GBD1);
397 BCI_SEND(0);
398 BCI_SEND(BCI_CMD_SETREG | (1 << 16) | BCI_GBD2);
399 BCI_SEND(GlobalBitmapDescriptor);
1da177e4
LT		 400}
401
f8020dc5
AD		 402static void savagefb_set_clip(struct fb_info *info)
403{
404 struct savagefb_par *par = info->par;
405 int cmd;
406
407 cmd = BCI_CMD_NOP | BCI_CMD_CLIP_NEW;
408 par->bci_ptr = 0;
409 par->SavageWaitFifo(par,3);
410 BCI_SEND(cmd);
411 BCI_SEND(BCI_CLIP_TL(0, 0));
412 BCI_SEND(BCI_CLIP_BR(0xfff, 0xfff));
413}
414#else
026fbe16 415static void SavageSetup2DEngine(struct savagefb_par *par) {}
f8020dc5
AD		 416
417#endif
1da177e4
LT		 418
419static void SavageCalcClock(long freq, int min_m, int min_n1, int max_n1,
420 int min_n2, int max_n2, long freq_min,
421 long freq_max, unsigned int *mdiv,
422 unsigned int *ndiv, unsigned int *r)
423{
424 long diff, best_diff;
425 unsigned int m;
426 unsigned char n1, n2, best_n1=16+2, best_n2=2, best_m=125+2;
427
428 if (freq < freq_min / (1 << max_n2)) {
026fbe16 429 printk(KERN_ERR "invalid frequency %ld Khz\n", freq);
1da177e4
LT		 430 freq = freq_min / (1 << max_n2);
431 }
432 if (freq > freq_max / (1 << min_n2)) {
026fbe16 433 printk(KERN_ERR "invalid frequency %ld Khz\n", freq);
1da177e4
LT		 434 freq = freq_max / (1 << min_n2);
435 }
436
437 /* work out suitable timings */
438 best_diff = freq;
439
440 for (n2=min_n2; n2<=max_n2; n2++) {
441 for (n1=min_n1+2; n1<=max_n1+2; n1++) {
442 m = (freq * n1 * (1 << n2) + HALF_BASE_FREQ) /
443 BASE_FREQ;
444 if (m < min_m+2 || m > 127+2)
445 continue;
446 if ((m * BASE_FREQ >= freq_min * n1) &&
447 (m * BASE_FREQ <= freq_max * n1)) {
448 diff = freq * (1 << n2) * n1 - BASE_FREQ * m;
449 if (diff < 0)
450 diff = -diff;
451 if (diff < best_diff) {
452 best_diff = diff;
453 best_m = m;
454 best_n1 = n1;
455 best_n2 = n2;
456 }
457 }
458 }
459 }
460
461 *ndiv = best_n1 - 2;
462 *r = best_n2;
463 *mdiv = best_m - 2;
464}
465
466static int common_calc_clock(long freq, int min_m, int min_n1, int max_n1,
467 int min_n2, int max_n2, long freq_min,
468 long freq_max, unsigned char *mdiv,
469 unsigned char *ndiv)
470{
471 long diff, best_diff;
472 unsigned int m;
473 unsigned char n1, n2;
474 unsigned char best_n1 = 16+2, best_n2 = 2, best_m = 125+2;
475
476 best_diff = freq;
477
478 for (n2 = min_n2; n2 <= max_n2; n2++) {
479 for (n1 = min_n1+2; n1 <= max_n1+2; n1++) {
480 m = (freq * n1 * (1 << n2) + HALF_BASE_FREQ) /
481 BASE_FREQ;
482 if (m < min_m + 2 || m > 127+2)
483 continue;
026fbe16
AD		 484 if ((m * BASE_FREQ >= freq_min * n1) &&
485 (m * BASE_FREQ <= freq_max * n1)) {
1da177e4 486 diff = freq * (1 << n2) * n1 - BASE_FREQ * m;
026fbe16 487 if (diff < 0)
1da177e4 488 diff = -diff;
026fbe16 489 if (diff < best_diff) {
1da177e4
LT		 490 best_diff = diff;
491 best_m = m;
492 best_n1 = n1;
493 best_n2 = n2;
494 }
495 }
496 }
497 }
498
026fbe16 499 if (max_n1 == 63)
1da177e4
LT		 500 *ndiv = (best_n1 - 2) | (best_n2 << 6);
501 else
502 *ndiv = (best_n1 - 2) | (best_n2 << 5);
503
504 *mdiv = best_m - 2;
505
506 return 0;
507}
508
509#ifdef SAVAGEFB_DEBUG
510/* This function is used to debug, it prints out the contents of s3 regs */
511
d8ad7e0b 512static void SavagePrintRegs(struct savagefb_par *par)
1da177e4
LT		 513{
514 unsigned char i;
515 int vgaCRIndex = 0x3d4;
516 int vgaCRReg = 0x3d5;
517
518 printk(KERN_DEBUG "SR x0 x1 x2 x3 x4 x5 x6 x7 x8 x9 xA xB xC xD xE "
026fbe16 519 "xF");
1da177e4 520
026fbe16
AD		 521 for (i = 0; i < 0x70; i++) {
522 if (!(i % 16))
523 printk(KERN_DEBUG "\nSR%xx ", i >> 4);
524 vga_out8(0x3c4, i, par);
525 printk(KERN_DEBUG " %02x", vga_in8(0x3c5, par));
1da177e4
LT		 526 }
527
528 printk(KERN_DEBUG "\n\nCR x0 x1 x2 x3 x4 x5 x6 x7 x8 x9 xA xB xC "
026fbe16 529 "xD xE xF");
1da177e4 530
026fbe16
AD		 531 for (i = 0; i < 0xB7; i++) {
532 if (!(i % 16))
533 printk(KERN_DEBUG "\nCR%xx ", i >> 4);
534 vga_out8(vgaCRIndex, i, par);
535 printk(KERN_DEBUG " %02x", vga_in8(vgaCRReg, par));
1da177e4
LT		 536 }
537
538 printk(KERN_DEBUG "\n\n");
539}
540#endif
541
542/* --------------------------------------------------------------------- */
543
2356614b 544static void savage_get_default_par(struct savagefb_par *par, struct savage_reg *reg)
1da177e4
LT		 545{
546 unsigned char cr3a, cr53, cr66;
547
026fbe16
AD		 548 vga_out16(0x3d4, 0x4838, par);
549 vga_out16(0x3d4, 0xa039, par);
550 vga_out16(0x3c4, 0x0608, par);
551
552 vga_out8(0x3d4, 0x66, par);
553 cr66 = vga_in8(0x3d5, par);
554 vga_out8(0x3d5, cr66 | 0x80, par);
555 vga_out8(0x3d4, 0x3a, par);
556 cr3a = vga_in8(0x3d5, par);
557 vga_out8(0x3d5, cr3a | 0x80, par);
558 vga_out8(0x3d4, 0x53, par);
559 cr53 = vga_in8(0x3d5, par);
560 vga_out8(0x3d5, cr53 & 0x7f, par);
561
562 vga_out8(0x3d4, 0x66, par);
563 vga_out8(0x3d5, cr66, par);
564 vga_out8(0x3d4, 0x3a, par);
565 vga_out8(0x3d5, cr3a, par);
566
567 vga_out8(0x3d4, 0x66, par);
568 vga_out8(0x3d5, cr66, par);
569 vga_out8(0x3d4, 0x3a, par);
570 vga_out8(0x3d5, cr3a, par);
1da177e4
LT		 571
572 /* unlock extended seq regs */
026fbe16
AD		 573 vga_out8(0x3c4, 0x08, par);
574 reg->SR08 = vga_in8(0x3c5, par);
575 vga_out8(0x3c5, 0x06, par);
1da177e4
LT		 576
577 /* now save all the extended regs we need */
026fbe16
AD		 578 vga_out8(0x3d4, 0x31, par);
579 reg->CR31 = vga_in8(0x3d5, par);
580 vga_out8(0x3d4, 0x32, par);
581 reg->CR32 = vga_in8(0x3d5, par);
582 vga_out8(0x3d4, 0x34, par);
583 reg->CR34 = vga_in8(0x3d5, par);
584 vga_out8(0x3d4, 0x36, par);
585 reg->CR36 = vga_in8(0x3d5, par);
586 vga_out8(0x3d4, 0x3a, par);
587 reg->CR3A = vga_in8(0x3d5, par);
588 vga_out8(0x3d4, 0x40, par);
589 reg->CR40 = vga_in8(0x3d5, par);
590 vga_out8(0x3d4, 0x42, par);
591 reg->CR42 = vga_in8(0x3d5, par);
592 vga_out8(0x3d4, 0x45, par);
593 reg->CR45 = vga_in8(0x3d5, par);
594 vga_out8(0x3d4, 0x50, par);
595 reg->CR50 = vga_in8(0x3d5, par);
596 vga_out8(0x3d4, 0x51, par);
597 reg->CR51 = vga_in8(0x3d5, par);
598 vga_out8(0x3d4, 0x53, par);
599 reg->CR53 = vga_in8(0x3d5, par);
600 vga_out8(0x3d4, 0x58, par);
601 reg->CR58 = vga_in8(0x3d5, par);
602 vga_out8(0x3d4, 0x60, par);
603 reg->CR60 = vga_in8(0x3d5, par);
604 vga_out8(0x3d4, 0x66, par);
605 reg->CR66 = vga_in8(0x3d5, par);
606 vga_out8(0x3d4, 0x67, par);
607 reg->CR67 = vga_in8(0x3d5, par);
608 vga_out8(0x3d4, 0x68, par);
609 reg->CR68 = vga_in8(0x3d5, par);
610 vga_out8(0x3d4, 0x69, par);
611 reg->CR69 = vga_in8(0x3d5, par);
612 vga_out8(0x3d4, 0x6f, par);
613 reg->CR6F = vga_in8(0x3d5, par);
614
615 vga_out8(0x3d4, 0x33, par);
616 reg->CR33 = vga_in8(0x3d5, par);
617 vga_out8(0x3d4, 0x86, par);
618 reg->CR86 = vga_in8(0x3d5, par);
619 vga_out8(0x3d4, 0x88, par);
620 reg->CR88 = vga_in8(0x3d5, par);
621 vga_out8(0x3d4, 0x90, par);
622 reg->CR90 = vga_in8(0x3d5, par);
623 vga_out8(0x3d4, 0x91, par);
624 reg->CR91 = vga_in8(0x3d5, par);
625 vga_out8(0x3d4, 0xb0, par);
626 reg->CRB0 = vga_in8(0x3d5, par) | 0x80;
1da177e4
LT		 627
628 /* extended mode timing regs */
026fbe16
AD		 629 vga_out8(0x3d4, 0x3b, par);
630 reg->CR3B = vga_in8(0x3d5, par);
631 vga_out8(0x3d4, 0x3c, par);
632 reg->CR3C = vga_in8(0x3d5, par);
633 vga_out8(0x3d4, 0x43, par);
634 reg->CR43 = vga_in8(0x3d5, par);
635 vga_out8(0x3d4, 0x5d, par);
636 reg->CR5D = vga_in8(0x3d5, par);
637 vga_out8(0x3d4, 0x5e, par);
638 reg->CR5E = vga_in8(0x3d5, par);
639 vga_out8(0x3d4, 0x65, par);
640 reg->CR65 = vga_in8(0x3d5, par);
1da177e4
LT		 641
642 /* save seq extended regs for DCLK PLL programming */
026fbe16
AD		 643 vga_out8(0x3c4, 0x0e, par);
644 reg->SR0E = vga_in8(0x3c5, par);
645 vga_out8(0x3c4, 0x0f, par);
646 reg->SR0F = vga_in8(0x3c5, par);
647 vga_out8(0x3c4, 0x10, par);
648 reg->SR10 = vga_in8(0x3c5, par);
649 vga_out8(0x3c4, 0x11, par);
650 reg->SR11 = vga_in8(0x3c5, par);
651 vga_out8(0x3c4, 0x12, par);
652 reg->SR12 = vga_in8(0x3c5, par);
653 vga_out8(0x3c4, 0x13, par);
654 reg->SR13 = vga_in8(0x3c5, par);
655 vga_out8(0x3c4, 0x29, par);
656 reg->SR29 = vga_in8(0x3c5, par);
657
658 vga_out8(0x3c4, 0x15, par);
659 reg->SR15 = vga_in8(0x3c5, par);
660 vga_out8(0x3c4, 0x30, par);
661 reg->SR30 = vga_in8(0x3c5, par);
662 vga_out8(0x3c4, 0x18, par);
663 reg->SR18 = vga_in8(0x3c5, par);
1da177e4
LT		 664
665 /* Save flat panel expansion regsters. */
666 if (par->chip == S3_SAVAGE_MX) {
667 int i;
668
669 for (i = 0; i < 8; i++) {
026fbe16
AD		 670 vga_out8(0x3c4, 0x54+i, par);
671 reg->SR54[i] = vga_in8(0x3c5, par);
1da177e4
LT		 672 }
673 }
674
026fbe16
AD		 675 vga_out8(0x3d4, 0x66, par);
676 cr66 = vga_in8(0x3d5, par);
677 vga_out8(0x3d5, cr66 | 0x80, par);
678 vga_out8(0x3d4, 0x3a, par);
679 cr3a = vga_in8(0x3d5, par);
680 vga_out8(0x3d5, cr3a | 0x80, par);
1da177e4
LT		 681
682 /* now save MIU regs */
683 if (par->chip != S3_SAVAGE_MX) {
2356614b
AD		 684 reg->MMPR0 = savage_in32(FIFO_CONTROL_REG, par);
685 reg->MMPR1 = savage_in32(MIU_CONTROL_REG, par);
686 reg->MMPR2 = savage_in32(STREAMS_TIMEOUT_REG, par);
687 reg->MMPR3 = savage_in32(MISC_TIMEOUT_REG, par);
1da177e4
LT		 688 }
689
026fbe16
AD		 690 vga_out8(0x3d4, 0x3a, par);
691 vga_out8(0x3d5, cr3a, par);
692 vga_out8(0x3d4, 0x66, par);
693 vga_out8(0x3d5, cr66, par);
1da177e4
LT		 694}
695
f8020dc5
AD		 696static void savage_set_default_par(struct savagefb_par *par,
697 struct savage_reg *reg)
698{
699 unsigned char cr3a, cr53, cr66;
700
701 vga_out16(0x3d4, 0x4838, par);
702 vga_out16(0x3d4, 0xa039, par);
703 vga_out16(0x3c4, 0x0608, par);
704
705 vga_out8(0x3d4, 0x66, par);
706 cr66 = vga_in8(0x3d5, par);
707 vga_out8(0x3d5, cr66 | 0x80, par);
708 vga_out8(0x3d4, 0x3a, par);
709 cr3a = vga_in8(0x3d5, par);
710 vga_out8(0x3d5, cr3a | 0x80, par);
711 vga_out8(0x3d4, 0x53, par);
712 cr53 = vga_in8(0x3d5, par);
713 vga_out8(0x3d5, cr53 & 0x7f, par);
714
715 vga_out8(0x3d4, 0x66, par);
716 vga_out8(0x3d5, cr66, par);
717 vga_out8(0x3d4, 0x3a, par);
718 vga_out8(0x3d5, cr3a, par);
719
720 vga_out8(0x3d4, 0x66, par);
721 vga_out8(0x3d5, cr66, par);
722 vga_out8(0x3d4, 0x3a, par);
723 vga_out8(0x3d5, cr3a, par);
724
725 /* unlock extended seq regs */
726 vga_out8(0x3c4, 0x08, par);
727 vga_out8(0x3c5, reg->SR08, par);
728 vga_out8(0x3c5, 0x06, par);
729
730 /* now restore all the extended regs we need */
731 vga_out8(0x3d4, 0x31, par);
732 vga_out8(0x3d5, reg->CR31, par);
733 vga_out8(0x3d4, 0x32, par);
734 vga_out8(0x3d5, reg->CR32, par);
735 vga_out8(0x3d4, 0x34, par);
736 vga_out8(0x3d5, reg->CR34, par);
737 vga_out8(0x3d4, 0x36, par);
738 vga_out8(0x3d5,reg->CR36, par);
739 vga_out8(0x3d4, 0x3a, par);
740 vga_out8(0x3d5, reg->CR3A, par);
741 vga_out8(0x3d4, 0x40, par);
742 vga_out8(0x3d5, reg->CR40, par);
743 vga_out8(0x3d4, 0x42, par);
744 vga_out8(0x3d5, reg->CR42, par);
745 vga_out8(0x3d4, 0x45, par);
746 vga_out8(0x3d5, reg->CR45, par);
747 vga_out8(0x3d4, 0x50, par);
748 vga_out8(0x3d5, reg->CR50, par);
749 vga_out8(0x3d4, 0x51, par);
750 vga_out8(0x3d5, reg->CR51, par);
751 vga_out8(0x3d4, 0x53, par);
752 vga_out8(0x3d5, reg->CR53, par);
753 vga_out8(0x3d4, 0x58, par);
754 vga_out8(0x3d5, reg->CR58, par);
755 vga_out8(0x3d4, 0x60, par);
756 vga_out8(0x3d5, reg->CR60, par);
757 vga_out8(0x3d4, 0x66, par);
758 vga_out8(0x3d5, reg->CR66, par);
759 vga_out8(0x3d4, 0x67, par);
760 vga_out8(0x3d5, reg->CR67, par);
761 vga_out8(0x3d4, 0x68, par);
762 vga_out8(0x3d5, reg->CR68, par);
763 vga_out8(0x3d4, 0x69, par);
764 vga_out8(0x3d5, reg->CR69, par);
765 vga_out8(0x3d4, 0x6f, par);
766 vga_out8(0x3d5, reg->CR6F, par);
767
768 vga_out8(0x3d4, 0x33, par);
769 vga_out8(0x3d5, reg->CR33, par);
770 vga_out8(0x3d4, 0x86, par);
771 vga_out8(0x3d5, reg->CR86, par);
772 vga_out8(0x3d4, 0x88, par);
773 vga_out8(0x3d5, reg->CR88, par);
774 vga_out8(0x3d4, 0x90, par);
775 vga_out8(0x3d5, reg->CR90, par);
776 vga_out8(0x3d4, 0x91, par);
777 vga_out8(0x3d5, reg->CR91, par);
778 vga_out8(0x3d4, 0xb0, par);
779 vga_out8(0x3d5, reg->CRB0, par);
780
781 /* extended mode timing regs */
782 vga_out8(0x3d4, 0x3b, par);
783 vga_out8(0x3d5, reg->CR3B, par);
784 vga_out8(0x3d4, 0x3c, par);
785 vga_out8(0x3d5, reg->CR3C, par);
786 vga_out8(0x3d4, 0x43, par);
787 vga_out8(0x3d5, reg->CR43, par);
788 vga_out8(0x3d4, 0x5d, par);
789 vga_out8(0x3d5, reg->CR5D, par);
790 vga_out8(0x3d4, 0x5e, par);
791 vga_out8(0x3d5, reg->CR5E, par);
792 vga_out8(0x3d4, 0x65, par);
793 vga_out8(0x3d5, reg->CR65, par);
794
795 /* save seq extended regs for DCLK PLL programming */
796 vga_out8(0x3c4, 0x0e, par);
797 vga_out8(0x3c5, reg->SR0E, par);
798 vga_out8(0x3c4, 0x0f, par);
799 vga_out8(0x3c5, reg->SR0F, par);
800 vga_out8(0x3c4, 0x10, par);
801 vga_out8(0x3c5, reg->SR10, par);
802 vga_out8(0x3c4, 0x11, par);
803 vga_out8(0x3c5, reg->SR11, par);
804 vga_out8(0x3c4, 0x12, par);
805 vga_out8(0x3c5, reg->SR12, par);
806 vga_out8(0x3c4, 0x13, par);
807 vga_out8(0x3c5, reg->SR13, par);
808 vga_out8(0x3c4, 0x29, par);
809 vga_out8(0x3c5, reg->SR29, par);
810
811 vga_out8(0x3c4, 0x15, par);
812 vga_out8(0x3c5, reg->SR15, par);
813 vga_out8(0x3c4, 0x30, par);
814 vga_out8(0x3c5, reg->SR30, par);
815 vga_out8(0x3c4, 0x18, par);
816 vga_out8(0x3c5, reg->SR18, par);
817
818 /* Save flat panel expansion regsters. */
819 if (par->chip == S3_SAVAGE_MX) {
820 int i;
821
822 for (i = 0; i < 8; i++) {
823 vga_out8(0x3c4, 0x54+i, par);
824 vga_out8(0x3c5, reg->SR54[i], par);
825 }
826 }
827
828 vga_out8(0x3d4, 0x66, par);
829 cr66 = vga_in8(0x3d5, par);
830 vga_out8(0x3d5, cr66 | 0x80, par);
831 vga_out8(0x3d4, 0x3a, par);
832 cr3a = vga_in8(0x3d5, par);
833 vga_out8(0x3d5, cr3a | 0x80, par);
834
835 /* now save MIU regs */
836 if (par->chip != S3_SAVAGE_MX) {
837 savage_out32(FIFO_CONTROL_REG, reg->MMPR0, par);
838 savage_out32(MIU_CONTROL_REG, reg->MMPR1, par);
839 savage_out32(STREAMS_TIMEOUT_REG, reg->MMPR2, par);
840 savage_out32(MISC_TIMEOUT_REG, reg->MMPR3, par);
841 }
842
843 vga_out8(0x3d4, 0x3a, par);
844 vga_out8(0x3d5, cr3a, par);
845 vga_out8(0x3d4, 0x66, par);
846 vga_out8(0x3d5, cr66, par);
847}
848
9791d763
GU		 849static void savage_update_var(struct fb_var_screeninfo *var,
850 const struct fb_videomode *modedb)
1da177e4
LT		 851{
852 var->xres = var->xres_virtual = modedb->xres;
853 var->yres = modedb->yres;
854 if (var->yres_virtual < var->yres)
855 var->yres_virtual = var->yres;
856 var->xoffset = var->yoffset = 0;
857 var->pixclock = modedb->pixclock;
858 var->left_margin = modedb->left_margin;
859 var->right_margin = modedb->right_margin;
860 var->upper_margin = modedb->upper_margin;
861 var->lower_margin = modedb->lower_margin;
862 var->hsync_len = modedb->hsync_len;
863 var->vsync_len = modedb->vsync_len;
864 var->sync = modedb->sync;
865 var->vmode = modedb->vmode;
866}
867
026fbe16
AD		 868static int savagefb_check_var(struct fb_var_screeninfo *var,
869 struct fb_info *info)
1da177e4 870{
b8901b09 871 struct savagefb_par *par = info->par;
1da177e4
LT		 872 int memlen, vramlen, mode_valid = 0;
873
874 DBG("savagefb_check_var");
875
876 var->transp.offset = 0;
877 var->transp.length = 0;
878 switch (var->bits_per_pixel) {
879 case 8:
880 var->red.offset = var->green.offset =
881 var->blue.offset = 0;
882 var->red.length = var->green.length =
883 var->blue.length = var->bits_per_pixel;
884 break;
885 case 16:
886 var->red.offset = 11;
887 var->red.length = 5;
888 var->green.offset = 5;
889 var->green.length = 6;
890 var->blue.offset = 0;
891 var->blue.length = 5;
892 break;
893 case 32:
894 var->transp.offset = 24;
895 var->transp.length = 8;
896 var->red.offset = 16;
897 var->red.length = 8;
898 var->green.offset = 8;
899 var->green.length = 8;
900 var->blue.offset = 0;
901 var->blue.length = 8;
902 break;
903
904 default:
905 return -EINVAL;
906 }
907
908 if (!info->monspecs.hfmax || !info->monspecs.vfmax ||
909 !info->monspecs.dclkmax || !fb_validate_mode(var, info))
910 mode_valid = 1;
911
912 /* calculate modeline if supported by monitor */
913 if (!mode_valid && info->monspecs.gtf) {
914 if (!fb_get_mode(FB_MAXTIMINGS, 0, var, info))
915 mode_valid = 1;
916 }
917
918 if (!mode_valid) {
9791d763 919 const struct fb_videomode *mode;
1da177e4
LT		 920
921 mode = fb_find_best_mode(var, &info->modelist);
922 if (mode) {
923 savage_update_var(var, mode);
924 mode_valid = 1;
925 }
926 }
927
928 if (!mode_valid && info->monspecs.modedb_len)
929 return -EINVAL;
930
931 /* Is the mode larger than the LCD panel? */
932 if (par->SavagePanelWidth &&
933 (var->xres > par->SavagePanelWidth ||
934 var->yres > par->SavagePanelHeight)) {
026fbe16
AD		 935 printk(KERN_INFO "Mode (%dx%d) larger than the LCD panel "
936 "(%dx%d)\n", var->xres, var->yres,
937 par->SavagePanelWidth,
938 par->SavagePanelHeight);
1da177e4
LT		 939 return -1;
940 }
941
942 if (var->yres_virtual < var->yres)
943 var->yres_virtual = var->yres;
944 if (var->xres_virtual < var->xres)
945 var->xres_virtual = var->xres;
946
947 vramlen = info->fix.smem_len;
948
949 memlen = var->xres_virtual * var->bits_per_pixel *
950 var->yres_virtual / 8;
951 if (memlen > vramlen) {
952 var->yres_virtual = vramlen * 8 /
953 (var->xres_virtual * var->bits_per_pixel);
954 memlen = var->xres_virtual * var->bits_per_pixel *
955 var->yres_virtual / 8;
956 }
957
958 /* we must round yres/xres down, we already rounded y/xres_virtual up
959 if it was possible. We should return -EINVAL, but I disagree */
960 if (var->yres_virtual < var->yres)
961 var->yres = var->yres_virtual;
962 if (var->xres_virtual < var->xres)
963 var->xres = var->xres_virtual;
964 if (var->xoffset + var->xres > var->xres_virtual)
965 var->xoffset = var->xres_virtual - var->xres;
966 if (var->yoffset + var->yres > var->yres_virtual)
967 var->yoffset = var->yres_virtual - var->yres;
968
969 return 0;
970}
971
972
026fbe16
AD		 973static int savagefb_decode_var(struct fb_var_screeninfo *var,
974 struct savagefb_par *par,
975 struct savage_reg *reg)
1da177e4
LT		 976{
977 struct xtimings timings;
978 int width, dclk, i, j; /*, refresh; */
979 unsigned int m, n, r;
980 unsigned char tmp = 0;
981 unsigned int pixclock = var->pixclock;
982
983 DBG("savagefb_decode_var");
984
026fbe16 985 memset(&timings, 0, sizeof(timings));
1da177e4
LT		 986
987 if (!pixclock) pixclock = 10000; /* 10ns = 100MHz */
988 timings.Clock = 1000000000 / pixclock;
989 if (timings.Clock < 1) timings.Clock = 1;
990 timings.dblscan = var->vmode & FB_VMODE_DOUBLE;
991 timings.interlaced = var->vmode & FB_VMODE_INTERLACED;
992 timings.HDisplay = var->xres;
993 timings.HSyncStart = timings.HDisplay + var->right_margin;
994 timings.HSyncEnd = timings.HSyncStart + var->hsync_len;
995 timings.HTotal = timings.HSyncEnd + var->left_margin;
996 timings.VDisplay = var->yres;
997 timings.VSyncStart = timings.VDisplay + var->lower_margin;
998 timings.VSyncEnd = timings.VSyncStart + var->vsync_len;
999 timings.VTotal = timings.VSyncEnd + var->upper_margin;
1000 timings.sync = var->sync;
1001
1002
1003 par->depth = var->bits_per_pixel;
1004 par->vwidth = var->xres_virtual;
1005
1006 if (var->bits_per_pixel == 16 && par->chip == S3_SAVAGE3D) {
1007 timings.HDisplay *= 2;
1008 timings.HSyncStart *= 2;
1009 timings.HSyncEnd *= 2;
1010 timings.HTotal *= 2;
1011 }
1012
1013 /*
1014 * This will allocate the datastructure and initialize all of the
1015 * generic VGA registers.
1016 */
026fbe16 1017 vgaHWInit(var, par, &timings, reg);
1da177e4
LT		 1018
1019 /* We need to set CR67 whether or not we use the BIOS. */
1020
1021 dclk = timings.Clock;
2356614b 1022 reg->CR67 = 0x00;
1da177e4 1023
026fbe16 1024 switch(var->bits_per_pixel) {
1da177e4 1025 case 8:
026fbe16 1026 if ((par->chip == S3_SAVAGE2000) && (dclk >= 230000))
2356614b 1027 reg->CR67 = 0x10; /* 8bpp, 2 pixels/clock */
1da177e4 1028 else
2356614b 1029 reg->CR67 = 0x00; /* 8bpp, 1 pixel/clock */
1da177e4
LT		 1030 break;
1031 case 15:
026fbe16
AD		 1032 if (S3_SAVAGE_MOBILE_SERIES(par->chip) ||
1033 ((par->chip == S3_SAVAGE2000) && (dclk >= 230000)))
2356614b 1034 reg->CR67 = 0x30; /* 15bpp, 2 pixel/clock */
1da177e4 1035 else
2356614b 1036 reg->CR67 = 0x20; /* 15bpp, 1 pixels/clock */
1da177e4
LT		 1037 break;
1038 case 16:
026fbe16
AD		 1039 if (S3_SAVAGE_MOBILE_SERIES(par->chip) ||
1040 ((par->chip == S3_SAVAGE2000) && (dclk >= 230000)))
2356614b 1041 reg->CR67 = 0x50; /* 16bpp, 2 pixel/clock */
1da177e4 1042 else
2356614b 1043 reg->CR67 = 0x40; /* 16bpp, 1 pixels/clock */
1da177e4
LT		 1044 break;
1045 case 24:
2356614b 1046 reg->CR67 = 0x70;
1da177e4
LT		 1047 break;
1048 case 32:
2356614b 1049 reg->CR67 = 0xd0;
1da177e4
LT		 1050 break;
1051 }
1052
1053 /*
1054 * Either BIOS use is disabled, or we failed to find a suitable
1055 * match. Fall back to traditional register-crunching.
1056 */
1057
026fbe16
AD		 1058 vga_out8(0x3d4, 0x3a, par);
1059 tmp = vga_in8(0x3d5, par);
1da177e4 1060 if (1 /*FIXME:psav->pci_burst*/)
2356614b 1061 reg->CR3A = (tmp & 0x7f) | 0x15;
1da177e4 1062 else
2356614b 1063 reg->CR3A = tmp | 0x95;
1da177e4 1064
2356614b
AD		 1065 reg->CR53 = 0x00;
1066 reg->CR31 = 0x8c;
1067 reg->CR66 = 0x89;
1da177e4 1068
026fbe16
AD		 1069 vga_out8(0x3d4, 0x58, par);
1070 reg->CR58 = vga_in8(0x3d5, par) & 0x80;
2356614b 1071 reg->CR58 |= 0x13;
1da177e4 1072
2356614b
AD		 1073 reg->SR15 = 0x03 | 0x80;
1074 reg->SR18 = 0x00;
1075 reg->CR43 = reg->CR45 = reg->CR65 = 0x00;
1da177e4 1076
026fbe16
AD		 1077 vga_out8(0x3d4, 0x40, par);
1078 reg->CR40 = vga_in8(0x3d5, par) & ~0x01;
1da177e4 1079
2356614b
AD		 1080 reg->MMPR0 = 0x010400;
1081 reg->MMPR1 = 0x00;
1082 reg->MMPR2 = 0x0808;
1083 reg->MMPR3 = 0x08080810;
1da177e4 1084
026fbe16 1085 SavageCalcClock(dclk, 1, 1, 127, 0, 4, 180000, 360000, &m, &n, &r);
1da177e4
LT		 1086 /* m = 107; n = 4; r = 2; */
1087
1088 if (par->MCLK <= 0) {
2356614b
AD		 1089 reg->SR10 = 255;
1090 reg->SR11 = 255;
1da177e4 1091 } else {
026fbe16 1092 common_calc_clock(par->MCLK, 1, 1, 31, 0, 3, 135000, 270000,
2356614b
AD		 1093 &reg->SR11, &reg->SR10);
1094 /* reg->SR10 = 80; // MCLK == 286000 */
1095 /* reg->SR11 = 125; */
1da177e4
LT		 1096 }
1097
2356614b
AD		 1098 reg->SR12 = (r << 6) | (n & 0x3f);
1099 reg->SR13 = m & 0xff;
1100 reg->SR29 = (r & 4) | (m & 0x100) >> 5 | (n & 0x40) >> 2;
1da177e4
LT		 1101
1102 if (var->bits_per_pixel < 24)
2356614b 1103 reg->MMPR0 -= 0x8000;
1da177e4 1104 else
2356614b 1105 reg->MMPR0 -= 0x4000;
1da177e4
LT		 1106
1107 if (timings.interlaced)
2356614b 1108 reg->CR42 = 0x20;
1da177e4 1109 else
2356614b 1110 reg->CR42 = 0x00;
1da177e4 1111
2356614b 1112 reg->CR34 = 0x10; /* display fifo */
1da177e4
LT		 1113
1114 i = ((((timings.HTotal >> 3) - 5) & 0x100) >> 8) |
1115 ((((timings.HDisplay >> 3) - 1) & 0x100) >> 7) |
1116 ((((timings.HSyncStart >> 3) - 1) & 0x100) >> 6) |
1117 ((timings.HSyncStart & 0x800) >> 7);
1118
1119 if ((timings.HSyncEnd >> 3) - (timings.HSyncStart >> 3) > 64)
1120 i |= 0x08;
1121 if ((timings.HSyncEnd >> 3) - (timings.HSyncStart >> 3) > 32)
1122 i |= 0x20;
1123
2356614b
AD		 1124 j = (reg->CRTC[0] + ((i & 0x01) << 8) +
1125 reg->CRTC[4] + ((i & 0x10) << 4) + 1) / 2;
1da177e4 1126
2356614b
AD		 1127 if (j - (reg->CRTC[4] + ((i & 0x10) << 4)) < 4) {
1128 if (reg->CRTC[4] + ((i & 0x10) << 4) + 4 <=
1129 reg->CRTC[0] + ((i & 0x01) << 8))
1130 j = reg->CRTC[4] + ((i & 0x10) << 4) + 4;
1da177e4 1131 else
2356614b 1132 j = reg->CRTC[0] + ((i & 0x01) << 8) + 1;
1da177e4
LT		 1133 }
1134
2356614b 1135 reg->CR3B = j & 0xff;
1da177e4 1136 i |= (j & 0x100) >> 2;
2356614b
AD		 1137 reg->CR3C = (reg->CRTC[0] + ((i & 0x01) << 8)) / 2;
1138 reg->CR5D = i;
1139 reg->CR5E = (((timings.VTotal - 2) & 0x400) >> 10) |
1da177e4
LT		 1140 (((timings.VDisplay - 1) & 0x400) >> 9) |
1141 (((timings.VSyncStart) & 0x400) >> 8) |
1142 (((timings.VSyncStart) & 0x400) >> 6) | 0x40;
1143 width = (var->xres_virtual * ((var->bits_per_pixel+7) / 8)) >> 3;
2356614b
AD		 1144 reg->CR91 = reg->CRTC[19] = 0xff & width;
1145 reg->CR51 = (0x300 & width) >> 4;
1146 reg->CR90 = 0x80 | (width >> 8);
1147 reg->MiscOutReg |= 0x0c;
1da177e4
LT		 1148
1149 /* Set frame buffer description. */
1150
1151 if (var->bits_per_pixel <= 8)
2356614b 1152 reg->CR50 = 0;
1da177e4 1153 else if (var->bits_per_pixel <= 16)
2356614b 1154 reg->CR50 = 0x10;
1da177e4 1155 else
2356614b 1156 reg->CR50 = 0x30;
1da177e4
LT		 1157
1158 if (var->xres_virtual <= 640)
2356614b 1159 reg->CR50 |= 0x40;
1da177e4 1160 else if (var->xres_virtual == 800)
2356614b 1161 reg->CR50 |= 0x80;
1da177e4 1162 else if (var->xres_virtual == 1024)
2356614b 1163 reg->CR50 |= 0x00;
1da177e4 1164 else if (var->xres_virtual == 1152)
2356614b 1165 reg->CR50 |= 0x01;
1da177e4 1166 else if (var->xres_virtual == 1280)
2356614b 1167 reg->CR50 |= 0xc0;
1da177e4 1168 else if (var->xres_virtual == 1600)
2356614b 1169 reg->CR50 |= 0x81;
1da177e4 1170 else
2356614b 1171 reg->CR50 |= 0xc1; /* Use GBD */
1da177e4 1172
026fbe16 1173 if (par->chip == S3_SAVAGE2000)
2356614b 1174 reg->CR33 = 0x08;
1da177e4 1175 else
2356614b 1176 reg->CR33 = 0x20;
1da177e4 1177
2356614b 1178 reg->CRTC[0x17] = 0xeb;
1da177e4 1179
2356614b 1180 reg->CR67 |= 1;
1da177e4 1181
1cc650c6 1182 vga_out8(0x3d4, 0x36, par);
026fbe16
AD		 1183 reg->CR36 = vga_in8(0x3d5, par);
1184 vga_out8(0x3d4, 0x68, par);
1185 reg->CR68 = vga_in8(0x3d5, par);
2356614b 1186 reg->CR69 = 0;
026fbe16
AD		 1187 vga_out8(0x3d4, 0x6f, par);
1188 reg->CR6F = vga_in8(0x3d5, par);
1189 vga_out8(0x3d4, 0x86, par);
1190 reg->CR86 = vga_in8(0x3d5, par);
1191 vga_out8(0x3d4, 0x88, par);
1192 reg->CR88 = vga_in8(0x3d5, par) | 0x08;
1193 vga_out8(0x3d4, 0xb0, par);
1194 reg->CRB0 = vga_in8(0x3d5, par) | 0x80;
1da177e4
LT		 1195
1196 return 0;
1197}
1198
1199/* --------------------------------------------------------------------- */
1200
1201/*
1202 * Set a single color register. Return != 0 for invalid regno.
1203 */
1204static int savagefb_setcolreg(unsigned regno,
1205 unsigned red,
1206 unsigned green,
1207 unsigned blue,
1208 unsigned transp,
1209 struct fb_info *info)
1210{
b8901b09 1211 struct savagefb_par *par = info->par;
1da177e4
LT		 1212
1213 if (regno >= NR_PALETTE)
1214 return -EINVAL;
1215
1216 par->palette[regno].red = red;
1217 par->palette[regno].green = green;
1218 par->palette[regno].blue = blue;
1219 par->palette[regno].transp = transp;
1220
1221 switch (info->var.bits_per_pixel) {
1222 case 8:
026fbe16 1223 vga_out8(0x3c8, regno, par);
1da177e4 1224
026fbe16
AD		 1225 vga_out8(0x3c9, red >> 10, par);
1226 vga_out8(0x3c9, green >> 10, par);
1227 vga_out8(0x3c9, blue >> 10, par);
1da177e4
LT		 1228 break;
1229
1230 case 16:
1231 if (regno < 16)
1232 ((u32 *)info->pseudo_palette)[regno] =
1233 ((red & 0xf800) ) |
1234 ((green & 0xfc00) >> 5) |
1235 ((blue & 0xf800) >> 11);
1236 break;
1237
1238 case 24:
1239 if (regno < 16)
1240 ((u32 *)info->pseudo_palette)[regno] =
1241 ((red & 0xff00) << 8) |
1242 ((green & 0xff00) ) |
1243 ((blue & 0xff00) >> 8);
1244 break;
1245 case 32:
1246 if (regno < 16)
1247 ((u32 *)info->pseudo_palette)[regno] =
1248 ((transp & 0xff00) << 16) |
1249 ((red & 0xff00) << 8) |
1250 ((green & 0xff00) ) |
1251 ((blue & 0xff00) >> 8);
1252 break;
1253
1254 default:
1255 return 1;
1256 }
1257
1258 return 0;
1259}
1260
026fbe16 1261static void savagefb_set_par_int(struct savagefb_par *par, struct savage_reg *reg)
1da177e4
LT		 1262{
1263 unsigned char tmp, cr3a, cr66, cr67;
1264
026fbe16 1265 DBG("savagefb_set_par_int");
1da177e4 1266
026fbe16 1267 par->SavageWaitIdle(par);
1da177e4 1268
026fbe16 1269 vga_out8(0x3c2, 0x23, par);
1da177e4 1270
026fbe16
AD		 1271 vga_out16(0x3d4, 0x4838, par);
1272 vga_out16(0x3d4, 0xa539, par);
1273 vga_out16(0x3c4, 0x0608, par);
1da177e4 1274
026fbe16 1275 vgaHWProtect(par, 1);
1da177e4
LT		 1276
1277 /*
1278 * Some Savage/MX and /IX systems go nuts when trying to exit the
1279 * server after WindowMaker has displayed a gradient background. I
1280 * haven't been able to find what causes it, but a non-destructive
1281 * switch to mode 3 here seems to eliminate the issue.
1282 */
1283
1cc650c6 1284 VerticalRetraceWait(par);
026fbe16
AD		 1285 vga_out8(0x3d4, 0x67, par);
1286 cr67 = vga_in8(0x3d5, par);
1287 vga_out8(0x3d5, cr67/*par->CR67*/ & ~0x0c, par); /* no STREAMS yet */
1da177e4 1288
026fbe16
AD		 1289 vga_out8(0x3d4, 0x23, par);
1290 vga_out8(0x3d5, 0x00, par);
1291 vga_out8(0x3d4, 0x26, par);
1292 vga_out8(0x3d5, 0x00, par);
1da177e4
LT		 1293
1294 /* restore extended regs */
026fbe16
AD		 1295 vga_out8(0x3d4, 0x66, par);
1296 vga_out8(0x3d5, reg->CR66, par);
1297 vga_out8(0x3d4, 0x3a, par);
1298 vga_out8(0x3d5, reg->CR3A, par);
1299 vga_out8(0x3d4, 0x31, par);
1300 vga_out8(0x3d5, reg->CR31, par);
1301 vga_out8(0x3d4, 0x32, par);
1302 vga_out8(0x3d5, reg->CR32, par);
1303 vga_out8(0x3d4, 0x58, par);
1304 vga_out8(0x3d5, reg->CR58, par);
1305 vga_out8(0x3d4, 0x53, par);
1306 vga_out8(0x3d5, reg->CR53 & 0x7f, par);
1307
1308 vga_out16(0x3c4, 0x0608, par);
1da177e4
LT		 1309
1310 /* Restore DCLK registers. */
1311
026fbe16
AD		 1312 vga_out8(0x3c4, 0x0e, par);
1313 vga_out8(0x3c5, reg->SR0E, par);
1314 vga_out8(0x3c4, 0x0f, par);
1315 vga_out8(0x3c5, reg->SR0F, par);
1316 vga_out8(0x3c4, 0x29, par);
1317 vga_out8(0x3c5, reg->SR29, par);
1318 vga_out8(0x3c4, 0x15, par);
1319 vga_out8(0x3c5, reg->SR15, par);
1da177e4
LT		 1320
1321 /* Restore flat panel expansion regsters. */
026fbe16 1322 if (par->chip == S3_SAVAGE_MX) {
1da177e4
LT		 1323 int i;
1324
026fbe16
AD		 1325 for (i = 0; i < 8; i++) {
1326 vga_out8(0x3c4, 0x54+i, par);
1327 vga_out8(0x3c5, reg->SR54[i], par);
1da177e4
LT		 1328 }
1329 }
1330
2356614b 1331 vgaHWRestore (par, reg);
1da177e4
LT		 1332
1333 /* extended mode timing registers */
026fbe16
AD		 1334 vga_out8(0x3d4, 0x53, par);
1335 vga_out8(0x3d5, reg->CR53, par);
1336 vga_out8(0x3d4, 0x5d, par);
1337 vga_out8(0x3d5, reg->CR5D, par);
1338 vga_out8(0x3d4, 0x5e, par);
1339 vga_out8(0x3d5, reg->CR5E, par);
1340 vga_out8(0x3d4, 0x3b, par);
1341 vga_out8(0x3d5, reg->CR3B, par);
1342 vga_out8(0x3d4, 0x3c, par);
1343 vga_out8(0x3d5, reg->CR3C, par);
1344 vga_out8(0x3d4, 0x43, par);
1345 vga_out8(0x3d5, reg->CR43, par);
1346 vga_out8(0x3d4, 0x65, par);
1347 vga_out8(0x3d5, reg->CR65, par);
1da177e4
LT		 1348
1349 /* restore the desired video mode with cr67 */
026fbe16 1350 vga_out8(0x3d4, 0x67, par);
1da177e4 1351 /* following part not present in X11 driver */
026fbe16
AD		 1352 cr67 = vga_in8(0x3d5, par) & 0xf;
1353 vga_out8(0x3d5, 0x50 | cr67, par);
1354 udelay(10000);
1355 vga_out8(0x3d4, 0x67, par);
1da177e4 1356 /* end of part */
026fbe16 1357 vga_out8(0x3d5, reg->CR67 & ~0x0c, par);
1da177e4
LT		 1358
1359 /* other mode timing and extended regs */
026fbe16
AD		 1360 vga_out8(0x3d4, 0x34, par);
1361 vga_out8(0x3d5, reg->CR34, par);
1362 vga_out8(0x3d4, 0x40, par);
1363 vga_out8(0x3d5, reg->CR40, par);
1364 vga_out8(0x3d4, 0x42, par);
1365 vga_out8(0x3d5, reg->CR42, par);
1366 vga_out8(0x3d4, 0x45, par);
1367 vga_out8(0x3d5, reg->CR45, par);
1368 vga_out8(0x3d4, 0x50, par);
1369 vga_out8(0x3d5, reg->CR50, par);
1370 vga_out8(0x3d4, 0x51, par);
1371 vga_out8(0x3d5, reg->CR51, par);
1da177e4
LT		 1372
1373 /* memory timings */
026fbe16
AD		 1374 vga_out8(0x3d4, 0x36, par);
1375 vga_out8(0x3d5, reg->CR36, par);
1376 vga_out8(0x3d4, 0x60, par);
1377 vga_out8(0x3d5, reg->CR60, par);
1378 vga_out8(0x3d4, 0x68, par);
1379 vga_out8(0x3d5, reg->CR68, par);
1380 vga_out8(0x3d4, 0x69, par);
1381 vga_out8(0x3d5, reg->CR69, par);
1382 vga_out8(0x3d4, 0x6f, par);
1383 vga_out8(0x3d5, reg->CR6F, par);
1384
1385 vga_out8(0x3d4, 0x33, par);
1386 vga_out8(0x3d5, reg->CR33, par);
1387 vga_out8(0x3d4, 0x86, par);
1388 vga_out8(0x3d5, reg->CR86, par);
1389 vga_out8(0x3d4, 0x88, par);
1390 vga_out8(0x3d5, reg->CR88, par);
1391 vga_out8(0x3d4, 0x90, par);
1392 vga_out8(0x3d5, reg->CR90, par);
1393 vga_out8(0x3d4, 0x91, par);
1394 vga_out8(0x3d5, reg->CR91, par);
1da177e4
LT		 1395
1396 if (par->chip == S3_SAVAGE4) {
026fbe16
AD		 1397 vga_out8(0x3d4, 0xb0, par);
1398 vga_out8(0x3d5, reg->CRB0, par);
1da177e4
LT		 1399 }
1400
026fbe16
AD		 1401 vga_out8(0x3d4, 0x32, par);
1402 vga_out8(0x3d5, reg->CR32, par);
1da177e4
LT		 1403
1404 /* unlock extended seq regs */
026fbe16
AD		 1405 vga_out8(0x3c4, 0x08, par);
1406 vga_out8(0x3c5, 0x06, par);
1da177e4
LT		 1407
1408 /* Restore extended sequencer regs for MCLK. SR10 == 255 indicates
1409 * that we should leave the default SR10 and SR11 values there.
1410 */
2356614b 1411 if (reg->SR10 != 255) {
026fbe16
AD		 1412 vga_out8(0x3c4, 0x10, par);
1413 vga_out8(0x3c5, reg->SR10, par);
1414 vga_out8(0x3c4, 0x11, par);
1415 vga_out8(0x3c5, reg->SR11, par);
1da177e4
LT		 1416 }
1417
1418 /* restore extended seq regs for dclk */
026fbe16
AD		 1419 vga_out8(0x3c4, 0x0e, par);
1420 vga_out8(0x3c5, reg->SR0E, par);
1421 vga_out8(0x3c4, 0x0f, par);
1422 vga_out8(0x3c5, reg->SR0F, par);
1423 vga_out8(0x3c4, 0x12, par);
1424 vga_out8(0x3c5, reg->SR12, par);
1425 vga_out8(0x3c4, 0x13, par);
1426 vga_out8(0x3c5, reg->SR13, par);
1427 vga_out8(0x3c4, 0x29, par);
1428 vga_out8(0x3c5, reg->SR29, par);
1429 vga_out8(0x3c4, 0x18, par);
1430 vga_out8(0x3c5, reg->SR18, par);
1da177e4
LT		 1431
1432 /* load new m, n pll values for dclk & mclk */
026fbe16
AD		 1433 vga_out8(0x3c4, 0x15, par);
1434 tmp = vga_in8(0x3c5, par) & ~0x21;
1da177e4 1435
026fbe16
AD		 1436 vga_out8(0x3c5, tmp | 0x03, par);
1437 vga_out8(0x3c5, tmp | 0x23, par);
1438 vga_out8(0x3c5, tmp | 0x03, par);
1439 vga_out8(0x3c5, reg->SR15, par);
1440 udelay(100);
1da177e4 1441
026fbe16
AD		 1442 vga_out8(0x3c4, 0x30, par);
1443 vga_out8(0x3c5, reg->SR30, par);
1444 vga_out8(0x3c4, 0x08, par);
1445 vga_out8(0x3c5, reg->SR08, par);
1da177e4
LT		 1446
1447 /* now write out cr67 in full, possibly starting STREAMS */
1cc650c6 1448 VerticalRetraceWait(par);
026fbe16
AD		 1449 vga_out8(0x3d4, 0x67, par);
1450 vga_out8(0x3d5, reg->CR67, par);
1da177e4 1451
026fbe16
AD		 1452 vga_out8(0x3d4, 0x66, par);
1453 cr66 = vga_in8(0x3d5, par);
1454 vga_out8(0x3d5, cr66 | 0x80, par);
1455 vga_out8(0x3d4, 0x3a, par);
1456 cr3a = vga_in8(0x3d5, par);
1457 vga_out8(0x3d5, cr3a | 0x80, par);
1da177e4
LT		 1458
1459 if (par->chip != S3_SAVAGE_MX) {
1cc650c6 1460 VerticalRetraceWait(par);
026fbe16
AD		 1461 savage_out32(FIFO_CONTROL_REG, reg->MMPR0, par);
1462 par->SavageWaitIdle(par);
1463 savage_out32(MIU_CONTROL_REG, reg->MMPR1, par);
1464 par->SavageWaitIdle(par);
1465 savage_out32(STREAMS_TIMEOUT_REG, reg->MMPR2, par);
1466 par->SavageWaitIdle(par);
1467 savage_out32(MISC_TIMEOUT_REG, reg->MMPR3, par);
1da177e4
LT		 1468 }
1469
026fbe16
AD		 1470 vga_out8(0x3d4, 0x66, par);
1471 vga_out8(0x3d5, cr66, par);
1472 vga_out8(0x3d4, 0x3a, par);
1473 vga_out8(0x3d5, cr3a, par);
1da177e4 1474
026fbe16
AD		 1475 SavageSetup2DEngine(par);
1476 vgaHWProtect(par, 0);
1da177e4
LT		 1477}
1478
026fbe16
AD		 1479static void savagefb_update_start(struct savagefb_par *par,
1480 struct fb_var_screeninfo *var)
1da177e4
LT		 1481{
1482 int base;
1483
1484 base = ((var->yoffset * var->xres_virtual + (var->xoffset & ~1))
1485 * ((var->bits_per_pixel+7) / 8)) >> 2;
1486
1487 /* now program the start address registers */
1cc650c6
AD		 1488 vga_out16(0x3d4, (base & 0x00ff00) | 0x0c, par);
1489 vga_out16(0x3d4, ((base & 0x00ff) << 8) | 0x0d, par);
026fbe16
AD		 1490 vga_out8(0x3d4, 0x69, par);
1491 vga_out8(0x3d5, (base & 0x7f0000) >> 16, par);
1da177e4
LT		 1492}
1493
1494
1495static void savagefb_set_fix(struct fb_info *info)
1496{
1497 info->fix.line_length = info->var.xres_virtual *
1498 info->var.bits_per_pixel / 8;
1499
6d83b0bb 1500 if (info->var.bits_per_pixel == 8) {
1da177e4 1501 info->fix.visual = FB_VISUAL_PSEUDOCOLOR;
6d83b0bb
AD		 1502 info->fix.xpanstep = 4;
1503 } else {
1da177e4 1504 info->fix.visual = FB_VISUAL_TRUECOLOR;
6d83b0bb
AD		 1505 info->fix.xpanstep = 2;
1506 }
1507
1da177e4
LT		 1508}
1509
026fbe16 1510static int savagefb_set_par(struct fb_info *info)
1da177e4 1511{
b8901b09 1512 struct savagefb_par *par = info->par;
1da177e4
LT		 1513 struct fb_var_screeninfo *var = &info->var;
1514 int err;
1515
1516 DBG("savagefb_set_par");
026fbe16 1517 err = savagefb_decode_var(var, par, &par->state);
1da177e4
LT		 1518 if (err)
1519 return err;
1520
1521 if (par->dacSpeedBpp <= 0) {
1522 if (var->bits_per_pixel > 24)
1523 par->dacSpeedBpp = par->clock[3];
1524 else if (var->bits_per_pixel >= 24)
1525 par->dacSpeedBpp = par->clock[2];
1526 else if ((var->bits_per_pixel > 8) && (var->bits_per_pixel < 24))
1527 par->dacSpeedBpp = par->clock[1];
1528 else if (var->bits_per_pixel <= 8)
1529 par->dacSpeedBpp = par->clock[0];
1530 }
1531
1532 /* Set ramdac limits */
1533 par->maxClock = par->dacSpeedBpp;
1534 par->minClock = 10000;
1535
026fbe16
AD		 1536 savagefb_set_par_int(par, &par->state);
1537 fb_set_cmap(&info->cmap, info);
1da177e4
LT		 1538 savagefb_set_fix(info);
1539 savagefb_set_clip(info);
1540
d8ad7e0b 1541 SavagePrintRegs(par);
1da177e4
LT		 1542 return 0;
1543}
1544
1545/*
1546 * Pan or Wrap the Display
1547 */
026fbe16
AD		 1548static int savagefb_pan_display(struct fb_var_screeninfo *var,
1549 struct fb_info *info)
1da177e4 1550{
b8901b09 1551 struct savagefb_par *par = info->par;
1da177e4 1552
026fbe16 1553 savagefb_update_start(par, var);
1da177e4
LT		 1554 return 0;
1555}
1556
13776711
AD		 1557static int savagefb_blank(int blank, struct fb_info *info)
1558{
1559 struct savagefb_par *par = info->par;
1560 u8 sr8 = 0, srd = 0;
1561
1562 if (par->display_type == DISP_CRT) {
1cc650c6
AD		 1563 vga_out8(0x3c4, 0x08, par);
1564 sr8 = vga_in8(0x3c5, par);
13776711 1565 sr8 |= 0x06;
1cc650c6
AD		 1566 vga_out8(0x3c5, sr8, par);
1567 vga_out8(0x3c4, 0x0d, par);
1568 srd = vga_in8(0x3c5, par);
13776711
AD		 1569 srd &= 0x03;
1570
1571 switch (blank) {
1572 case FB_BLANK_UNBLANK:
1573 case FB_BLANK_NORMAL:
1574 break;
1575 case FB_BLANK_VSYNC_SUSPEND:
1576 srd |= 0x10;
1577 break;
1578 case FB_BLANK_HSYNC_SUSPEND:
1579 srd |= 0x40;
1580 break;
1581 case FB_BLANK_POWERDOWN:
1582 srd |= 0x50;
1583 break;
1584 }
1585
1cc650c6
AD		 1586 vga_out8(0x3c4, 0x0d, par);
1587 vga_out8(0x3c5, srd, par);
13776711
AD		 1588 }
1589
1590 if (par->display_type == DISP_LCD ||
1591 par->display_type == DISP_DFP) {
1592 switch(blank) {
1593 case FB_BLANK_UNBLANK:
1594 case FB_BLANK_NORMAL:
1cc650c6
AD		 1595 vga_out8(0x3c4, 0x31, par); /* SR31 bit 4 - FP enable */
1596 vga_out8(0x3c5, vga_in8(0x3c5, par) | 0x10, par);
13776711
AD		 1597 break;
1598 case FB_BLANK_VSYNC_SUSPEND:
1599 case FB_BLANK_HSYNC_SUSPEND:
1600 case FB_BLANK_POWERDOWN:
1cc650c6
AD		 1601 vga_out8(0x3c4, 0x31, par); /* SR31 bit 4 - FP enable */
1602 vga_out8(0x3c5, vga_in8(0x3c5, par) & ~0x10, par);
13776711
AD		 1603 break;
1604 }
1605 }
1606
1607 return (blank == FB_BLANK_NORMAL) ? 1 : 0;
1608}
1da177e4 1609
f8020dc5
AD		 1610static void savagefb_save_state(struct fb_info *info)
1611{
1612 struct savagefb_par *par = info->par;
1613
1614 savage_get_default_par(par, &par->save);
1615}
1616
1617static void savagefb_restore_state(struct fb_info *info)
1618{
1619 struct savagefb_par *par = info->par;
1620
1621 savagefb_blank(FB_BLANK_POWERDOWN, info);
1622 savage_set_default_par(par, &par->save);
1623 savagefb_blank(FB_BLANK_UNBLANK, info);
1624}
1625
22d832ed
AD		 1626static int savagefb_open(struct fb_info *info, int user)
1627{
1628 struct savagefb_par *par = info->par;
1629
1630 mutex_lock(&par->open_lock);
1631
1632 if (!par->open_count) {
1633 memset(&par->vgastate, 0, sizeof(par->vgastate));
1634 par->vgastate.flags = VGA_SAVE_CMAP | VGA_SAVE_FONTS |
1635 VGA_SAVE_MODE;
1636 par->vgastate.vgabase = par->mmio.vbase + 0x8000;
1637 save_vga(&par->vgastate);
1638 savage_get_default_par(par, &par->initial);
1639 }
1640
1641 par->open_count++;
1642 mutex_unlock(&par->open_lock);
1643 return 0;
1644}
1645
1646static int savagefb_release(struct fb_info *info, int user)
1647{
1648 struct savagefb_par *par = info->par;
1649
1650 mutex_lock(&par->open_lock);
1651
1652 if (par->open_count == 1) {
1653 savage_set_default_par(par, &par->initial);
1654 restore_vga(&par->vgastate);
1655 }
1656
1657 par->open_count--;
1658 mutex_unlock(&par->open_lock);
1659 return 0;
1660}
1661
1da177e4
LT		 1662static struct fb_ops savagefb_ops = {
1663 .owner = THIS_MODULE,
22d832ed
AD		 1664 .fb_open = savagefb_open,
1665 .fb_release = savagefb_release,
1da177e4
LT		 1666 .fb_check_var = savagefb_check_var,
1667 .fb_set_par = savagefb_set_par,
1668 .fb_setcolreg = savagefb_setcolreg,
1669 .fb_pan_display = savagefb_pan_display,
13776711 1670 .fb_blank = savagefb_blank,
f8020dc5
AD		 1671 .fb_save_state = savagefb_save_state,
1672 .fb_restore_state = savagefb_restore_state,
1da177e4
LT		 1673#if defined(CONFIG_FB_SAVAGE_ACCEL)
1674 .fb_fillrect = savagefb_fillrect,
1675 .fb_copyarea = savagefb_copyarea,
1676 .fb_imageblit = savagefb_imageblit,
1677 .fb_sync = savagefb_sync,
1678#else
1679 .fb_fillrect = cfb_fillrect,
1680 .fb_copyarea = cfb_copyarea,
1681 .fb_imageblit = cfb_imageblit,
1682#endif
1da177e4
LT		 1683};
1684
1685/* --------------------------------------------------------------------- */
1686
1687static struct fb_var_screeninfo __devinitdata savagefb_var800x600x8 = {
1688 .accel_flags = FB_ACCELF_TEXT,
1689 .xres = 800,
1690 .yres = 600,
1691 .xres_virtual = 800,
1692 .yres_virtual = 600,
1693 .bits_per_pixel = 8,
1694 .pixclock = 25000,
1695 .left_margin = 88,
1696 .right_margin = 40,
1697 .upper_margin = 23,
1698 .lower_margin = 1,
1699 .hsync_len = 128,
1700 .vsync_len = 4,
1701 .sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
1702 .vmode = FB_VMODE_NONINTERLACED
1703};
1704
026fbe16 1705static void savage_enable_mmio(struct savagefb_par *par)
1da177e4
LT		 1706{
1707 unsigned char val;
1708
026fbe16 1709 DBG("savage_enable_mmio\n");
1da177e4 1710
026fbe16
AD		 1711 val = vga_in8(0x3c3, par);
1712 vga_out8(0x3c3, val | 0x01, par);
1713 val = vga_in8(0x3cc, par);
1714 vga_out8(0x3c2, val | 0x01, par);
1da177e4
LT		 1715
1716 if (par->chip >= S3_SAVAGE4) {
026fbe16
AD		 1717 vga_out8(0x3d4, 0x40, par);
1718 val = vga_in8(0x3d5, par);
1719 vga_out8(0x3d5, val | 1, par);
1da177e4
LT		 1720 }
1721}
1722
1723
026fbe16 1724static void savage_disable_mmio(struct savagefb_par *par)
1da177e4
LT		 1725{
1726 unsigned char val;
1727
026fbe16 1728 DBG("savage_disable_mmio\n");
1da177e4 1729
026fbe16
AD		 1730 if (par->chip >= S3_SAVAGE4) {
1731 vga_out8(0x3d4, 0x40, par);
1732 val = vga_in8(0x3d5, par);
1733 vga_out8(0x3d5, val | 1, par);
1da177e4
LT		 1734 }
1735}
1736
1737
026fbe16 1738static int __devinit savage_map_mmio(struct fb_info *info)
1da177e4 1739{
b8901b09 1740 struct savagefb_par *par = info->par;
026fbe16 1741 DBG("savage_map_mmio");
1da177e4 1742
026fbe16
AD		 1743 if (S3_SAVAGE3D_SERIES(par->chip))
1744 par->mmio.pbase = pci_resource_start(par->pcidev, 0) +
1da177e4
LT		 1745 SAVAGE_NEWMMIO_REGBASE_S3;
1746 else
026fbe16 1747 par->mmio.pbase = pci_resource_start(par->pcidev, 0) +
1da177e4
LT		 1748 SAVAGE_NEWMMIO_REGBASE_S4;
1749
1750 par->mmio.len = SAVAGE_NEWMMIO_REGSIZE;
1751
026fbe16 1752 par->mmio.vbase = ioremap(par->mmio.pbase, par->mmio.len);
1da177e4 1753 if (!par->mmio.vbase) {
026fbe16 1754 printk("savagefb: unable to map memory mapped IO\n");
1da177e4
LT		 1755 return -ENOMEM;
1756 } else
026fbe16 1757 printk(KERN_INFO "savagefb: mapped io at %p\n",
1da177e4
LT		 1758 par->mmio.vbase);
1759
1760 info->fix.mmio_start = par->mmio.pbase;
1761 info->fix.mmio_len = par->mmio.len;
1762
0d3e8fe6 1763 par->bci_base = (u32 __iomem *)(par->mmio.vbase + BCI_BUFFER_OFFSET);
1da177e4
LT		 1764 par->bci_ptr = 0;
1765
026fbe16 1766 savage_enable_mmio(par);
1da177e4
LT		 1767
1768 return 0;
1769}
1770
026fbe16 1771static void savage_unmap_mmio(struct fb_info *info)
1da177e4 1772{
b8901b09 1773 struct savagefb_par *par = info->par;
026fbe16 1774 DBG("savage_unmap_mmio");
1da177e4
LT		 1775
1776 savage_disable_mmio(par);
1777
1778 if (par->mmio.vbase) {
0d3e8fe6 1779 iounmap(par->mmio.vbase);
1da177e4
LT		 1780 par->mmio.vbase = NULL;
1781 }
1782}
1783
026fbe16
AD		 1784static int __devinit savage_map_video(struct fb_info *info,
1785 int video_len)
1da177e4 1786{
b8901b09 1787 struct savagefb_par *par = info->par;
1da177e4
LT		 1788 int resource;
1789
1790 DBG("savage_map_video");
1791
026fbe16 1792 if (S3_SAVAGE3D_SERIES(par->chip))
1da177e4
LT		 1793 resource = 0;
1794 else
1795 resource = 1;
1796
026fbe16 1797 par->video.pbase = pci_resource_start(par->pcidev, resource);
1da177e4 1798 par->video.len = video_len;
026fbe16 1799 par->video.vbase = ioremap(par->video.pbase, par->video.len);
1da177e4
LT		 1800
1801 if (!par->video.vbase) {
026fbe16 1802 printk("savagefb: unable to map screen memory\n");
1da177e4
LT		 1803 return -ENOMEM;
1804 } else
026fbe16
AD		 1805 printk(KERN_INFO "savagefb: mapped framebuffer at %p, "
1806 "pbase == %x\n", par->video.vbase, par->video.pbase);
1da177e4
LT		 1807
1808 info->fix.smem_start = par->video.pbase;
1809 info->fix.smem_len = par->video.len - par->cob_size;
1810 info->screen_base = par->video.vbase;
1811
1812#ifdef CONFIG_MTRR
026fbe16
AD		 1813 par->video.mtrr = mtrr_add(par->video.pbase, video_len,
1814 MTRR_TYPE_WRCOMB, 1);
1da177e4
LT		 1815#endif
1816
1817 /* Clear framebuffer, it's all white in memory after boot */
026fbe16 1818 memset_io(par->video.vbase, 0, par->video.len);
1da177e4
LT		 1819
1820 return 0;
1821}
1822
026fbe16 1823static void savage_unmap_video(struct fb_info *info)
1da177e4 1824{
b8901b09 1825 struct savagefb_par *par = info->par;
1da177e4
LT		 1826
1827 DBG("savage_unmap_video");
1828
1829 if (par->video.vbase) {
1830#ifdef CONFIG_MTRR
026fbe16 1831 mtrr_del(par->video.mtrr, par->video.pbase, par->video.len);
1da177e4
LT		 1832#endif
1833
026fbe16 1834 iounmap(par->video.vbase);
1da177e4
LT		 1835 par->video.vbase = NULL;
1836 info->screen_base = NULL;
1837 }
1838}
1839
026fbe16 1840static int savage_init_hw(struct savagefb_par *par)
1da177e4
LT		 1841{
1842 unsigned char config1, m, n, n1, n2, sr8, cr3f, cr66 = 0, tmp;
1843
1844 static unsigned char RamSavage3D[] = { 8, 4, 4, 2 };
1845 static unsigned char RamSavage4[] = { 2, 4, 8, 12, 16, 32, 64, 32 };
1846 static unsigned char RamSavageMX[] = { 2, 8, 4, 16, 8, 16, 4, 16 };
1847 static unsigned char RamSavageNB[] = { 0, 2, 4, 8, 16, 32, 2, 2 };
13776711 1848 int videoRam, videoRambytes, dvi;
1da177e4
LT		 1849
1850 DBG("savage_init_hw");
1851
1852 /* unprotect CRTC[0-7] */
1cc650c6
AD		 1853 vga_out8(0x3d4, 0x11, par);
1854 tmp = vga_in8(0x3d5, par);
1855 vga_out8(0x3d5, tmp & 0x7f, par);
1da177e4
LT		 1856
1857 /* unlock extended regs */
1cc650c6
AD		 1858 vga_out16(0x3d4, 0x4838, par);
1859 vga_out16(0x3d4, 0xa039, par);
1860 vga_out16(0x3c4, 0x0608, par);
1da177e4 1861
1cc650c6
AD		 1862 vga_out8(0x3d4, 0x40, par);
1863 tmp = vga_in8(0x3d5, par);
1864 vga_out8(0x3d5, tmp & ~0x01, par);
1da177e4
LT		 1865
1866 /* unlock sys regs */
1cc650c6
AD		 1867 vga_out8(0x3d4, 0x38, par);
1868 vga_out8(0x3d5, 0x48, par);
1da177e4
LT		 1869
1870 /* Unlock system registers. */
1cc650c6 1871 vga_out16(0x3d4, 0x4838, par);
1da177e4
LT		 1872
1873 /* Next go on to detect amount of installed ram */
1874
1cc650c6
AD		 1875 vga_out8(0x3d4, 0x36, par); /* for register CR36 (CONFG_REG1), */
1876 config1 = vga_in8(0x3d5, par); /* get amount of vram installed */
1da177e4
LT		 1877
1878 /* Compute the amount of video memory and offscreen memory. */
1879
1880 switch (par->chip) {
1881 case S3_SAVAGE3D:
026fbe16 1882 videoRam = RamSavage3D[(config1 & 0xC0) >> 6 ] * 1024;
1da177e4
LT		 1883 break;
1884
1885 case S3_SAVAGE4:
1886 /*
1887 * The Savage4 has one ugly special case to consider. On
1888 * systems with 4 banks of 2Mx32 SDRAM, the BIOS says 4MB
1889 * when it really means 8MB. Why do it the same when you
1890 * can do it different...
1891 */
1cc650c6 1892 vga_out8(0x3d4, 0x68, par); /* memory control 1 */
026fbe16 1893 if ((vga_in8(0x3d5, par) & 0xC0) == (0x01 << 6))
1da177e4
LT		 1894 RamSavage4[1] = 8;
1895
1896 /*FALLTHROUGH*/
1897
1898 case S3_SAVAGE2000:
026fbe16 1899 videoRam = RamSavage4[(config1 & 0xE0) >> 5] * 1024;
1da177e4
LT		 1900 break;
1901
1902 case S3_SAVAGE_MX:
1903 case S3_SUPERSAVAGE:
026fbe16 1904 videoRam = RamSavageMX[(config1 & 0x0E) >> 1] * 1024;
1da177e4
LT		 1905 break;
1906
1907 case S3_PROSAVAGE:
026fbe16 1908 videoRam = RamSavageNB[(config1 & 0xE0) >> 5] * 1024;
1da177e4
LT		 1909 break;
1910
1911 default:
1912 /* How did we get here? */
1913 videoRam = 0;
1914 break;
1915 }
1916
1917 videoRambytes = videoRam * 1024;
1918
026fbe16 1919 printk(KERN_INFO "savagefb: probed videoram: %dk\n", videoRam);
1da177e4
LT		 1920
1921 /* reset graphics engine to avoid memory corruption */
026fbe16
AD		 1922 vga_out8(0x3d4, 0x66, par);
1923 cr66 = vga_in8(0x3d5, par);
1924 vga_out8(0x3d5, cr66 | 0x02, par);
1925 udelay(10000);
1da177e4 1926
026fbe16
AD		 1927 vga_out8(0x3d4, 0x66, par);
1928 vga_out8(0x3d5, cr66 & ~0x02, par); /* clear reset flag */
1929 udelay(10000);
1da177e4
LT		 1930
1931
1932 /*
1933 * reset memory interface, 3D engine, AGP master, PCI master,
1934 * master engine unit, motion compensation/LPB
1935 */
026fbe16
AD		 1936 vga_out8(0x3d4, 0x3f, par);
1937 cr3f = vga_in8(0x3d5, par);
1938 vga_out8(0x3d5, cr3f | 0x08, par);
1939 udelay(10000);
1da177e4 1940
026fbe16
AD		 1941 vga_out8(0x3d4, 0x3f, par);
1942 vga_out8(0x3d5, cr3f & ~0x08, par); /* clear reset flags */
1943 udelay(10000);
1da177e4
LT		 1944
1945 /* Savage ramdac speeds */
1946 par->numClocks = 4;
1947 par->clock[0] = 250000;
1948 par->clock[1] = 250000;
1949 par->clock[2] = 220000;
1950 par->clock[3] = 220000;
1951
1952 /* detect current mclk */
1cc650c6
AD		 1953 vga_out8(0x3c4, 0x08, par);
1954 sr8 = vga_in8(0x3c5, par);
1955 vga_out8(0x3c5, 0x06, par);
1956 vga_out8(0x3c4, 0x10, par);
1957 n = vga_in8(0x3c5, par);
1958 vga_out8(0x3c4, 0x11, par);
1959 m = vga_in8(0x3c5, par);
1960 vga_out8(0x3c4, 0x08, par);
1961 vga_out8(0x3c5, sr8, par);
1da177e4
LT		 1962 m &= 0x7f;
1963 n1 = n & 0x1f;
1964 n2 = (n >> 5) & 0x03;
1965 par->MCLK = ((1431818 * (m+2)) / (n1+2) / (1 << n2) + 50) / 100;
026fbe16 1966 printk(KERN_INFO "savagefb: Detected current MCLK value of %d kHz\n",
1da177e4
LT		 1967 par->MCLK);
1968
13776711
AD		 1969 /* check for DVI/flat panel */
1970 dvi = 0;
1971
1972 if (par->chip == S3_SAVAGE4) {
1973 unsigned char sr30 = 0x00;
1974
1cc650c6 1975 vga_out8(0x3c4, 0x30, par);
13776711 1976 /* clear bit 1 */
1cc650c6
AD		 1977 vga_out8(0x3c5, vga_in8(0x3c5, par) & ~0x02, par);
1978 sr30 = vga_in8(0x3c5, par);
13776711
AD		 1979 if (sr30 & 0x02 /*0x04 */) {
1980 dvi = 1;
1981 printk("savagefb: Digital Flat Panel Detected\n");
1982 }
1983 }
1984
7b6a186d 1985 if (S3_SAVAGE_MOBILE_SERIES(par->chip) && !par->crtonly)
13776711
AD		 1986 par->display_type = DISP_LCD;
1987 else if (dvi || (par->chip == S3_SAVAGE4 && par->dvi))
1988 par->display_type = DISP_DFP;
1989 else
1990 par->display_type = DISP_CRT;
1991
1da177e4
LT		 1992 /* Check LCD panel parrmation */
1993
7b6a186d 1994 if (par->display_type == DISP_LCD) {
026fbe16 1995 unsigned char cr6b = VGArCR(0x6b, par);
1da177e4 1996
026fbe16
AD		 1997 int panelX = (VGArSEQ(0x61, par) +
1998 ((VGArSEQ(0x66, par) & 0x02) << 7) + 1) * 8;
1999 int panelY = (VGArSEQ(0x69, par) +
2000 ((VGArSEQ(0x6e, par) & 0x70) << 4) + 1);
1da177e4
LT		 2001
2002 char * sTechnology = "Unknown";
2003
2004 /* OK, I admit it. I don't know how to limit the max dot clock
2005 * for LCD panels of various sizes. I thought I copied the
2006 * formula from the BIOS, but many users have parrmed me of
2007 * my folly.
2008 *
2009 * Instead, I'll abandon any attempt to automatically limit the
2010 * clock, and add an LCDClock option to XF86Config. Some day,
2011 * I should come back to this.
2012 */
2013
2014 enum ACTIVE_DISPLAYS { /* These are the bits in CR6B */
2015 ActiveCRT = 0x01,
2016 ActiveLCD = 0x02,
2017 ActiveTV = 0x04,
2018 ActiveCRT2 = 0x20,
2019 ActiveDUO = 0x80
2020 };
2021
026fbe16 2022 if ((VGArSEQ(0x39, par) & 0x03) == 0) {
1da177e4 2023 sTechnology = "TFT";
026fbe16 2024 } else if ((VGArSEQ(0x30, par) & 0x01) == 0) {
1da177e4
LT		 2025 sTechnology = "DSTN";
2026 } else {
2027 sTechnology = "STN";
2028 }
2029
026fbe16
AD		 2030 printk(KERN_INFO "savagefb: %dx%d %s LCD panel detected %s\n",
2031 panelX, panelY, sTechnology,
2032 cr6b & ActiveLCD ? "and active" : "but not active");
1da177e4 2033
026fbe16 2034 if (cr6b & ActiveLCD) {
1da177e4
LT		 2035 /*
2036 * If the LCD is active and panel expansion is enabled,
2037 * we probably want to kill the HW cursor.
2038 */
2039
026fbe16
AD		 2040 printk(KERN_INFO "savagefb: Limiting video mode to "
2041 "%dx%d\n", panelX, panelY);
1da177e4
LT		 2042
2043 par->SavagePanelWidth = panelX;
2044 par->SavagePanelHeight = panelY;
2045
13776711
AD		 2046 } else
2047 par->display_type = DISP_CRT;
1da177e4
LT		 2048 }
2049
026fbe16 2050 savage_get_default_par(par, &par->state);
2356614b 2051 par->save = par->state;
1da177e4 2052
026fbe16 2053 if (S3_SAVAGE4_SERIES(par->chip)) {
1da177e4
LT		 2054 /*
2055 * The Savage4 and ProSavage have COB coherency bugs which
2056 * render the buffer useless. We disable it.
2057 */
2058 par->cob_index = 2;
2059 par->cob_size = 0x8000 << par->cob_index;
2060 par->cob_offset = videoRambytes;
2061 } else {
2062 /* We use 128kB for the COB on all chips. */
2063
2064 par->cob_index = 7;
2065 par->cob_size = 0x400 << par->cob_index;
2066 par->cob_offset = videoRambytes - par->cob_size;
2067 }
2068
2069 return videoRambytes;
2070}
2071
026fbe16
AD		 2072static int __devinit savage_init_fb_info(struct fb_info *info,
2073 struct pci_dev *dev,
2074 const struct pci_device_id *id)
1da177e4 2075{
b8901b09 2076 struct savagefb_par *par = info->par;
1da177e4
LT		 2077 int err = 0;
2078
2079 par->pcidev = dev;
2080
2081 info->fix.type = FB_TYPE_PACKED_PIXELS;
2082 info->fix.type_aux = 0;
1da177e4
LT		 2083 info->fix.ypanstep = 1;
2084 info->fix.ywrapstep = 0;
2085 info->fix.accel = id->driver_data;
2086
2087 switch (info->fix.accel) {
2088 case FB_ACCEL_SUPERSAVAGE:
2089 par->chip = S3_SUPERSAVAGE;
026fbe16 2090 snprintf(info->fix.id, 16, "SuperSavage");
1da177e4
LT		 2091 break;
2092 case FB_ACCEL_SAVAGE4:
2093 par->chip = S3_SAVAGE4;
026fbe16 2094 snprintf(info->fix.id, 16, "Savage4");
1da177e4
LT		 2095 break;
2096 case FB_ACCEL_SAVAGE3D:
2097 par->chip = S3_SAVAGE3D;
026fbe16 2098 snprintf(info->fix.id, 16, "Savage3D");
1da177e4
LT		 2099 break;
2100 case FB_ACCEL_SAVAGE3D_MV:
2101 par->chip = S3_SAVAGE3D;
026fbe16 2102 snprintf(info->fix.id, 16, "Savage3D-MV");
1da177e4
LT		 2103 break;
2104 case FB_ACCEL_SAVAGE2000:
2105 par->chip = S3_SAVAGE2000;
026fbe16 2106 snprintf(info->fix.id, 16, "Savage2000");
1da177e4
LT		 2107 break;
2108 case FB_ACCEL_SAVAGE_MX_MV:
2109 par->chip = S3_SAVAGE_MX;
026fbe16 2110 snprintf(info->fix.id, 16, "Savage/MX-MV");
1da177e4
LT		 2111 break;
2112 case FB_ACCEL_SAVAGE_MX:
2113 par->chip = S3_SAVAGE_MX;
026fbe16 2114 snprintf(info->fix.id, 16, "Savage/MX");
1da177e4
LT		 2115 break;
2116 case FB_ACCEL_SAVAGE_IX_MV:
2117 par->chip = S3_SAVAGE_MX;
026fbe16 2118 snprintf(info->fix.id, 16, "Savage/IX-MV");
1da177e4
LT		 2119 break;
2120 case FB_ACCEL_SAVAGE_IX:
2121 par->chip = S3_SAVAGE_MX;
026fbe16 2122 snprintf(info->fix.id, 16, "Savage/IX");
1da177e4
LT		 2123 break;
2124 case FB_ACCEL_PROSAVAGE_PM:
2125 par->chip = S3_PROSAVAGE;
026fbe16 2126 snprintf(info->fix.id, 16, "ProSavagePM");
1da177e4
LT		 2127 break;
2128 case FB_ACCEL_PROSAVAGE_KM:
2129 par->chip = S3_PROSAVAGE;
026fbe16 2130 snprintf(info->fix.id, 16, "ProSavageKM");
1da177e4
LT		 2131 break;
2132 case FB_ACCEL_S3TWISTER_P:
7b6a186d 2133 par->chip = S3_PROSAVAGE;
026fbe16 2134 snprintf(info->fix.id, 16, "TwisterP");
1da177e4
LT		 2135 break;
2136 case FB_ACCEL_S3TWISTER_K:
7b6a186d 2137 par->chip = S3_PROSAVAGE;
026fbe16 2138 snprintf(info->fix.id, 16, "TwisterK");
1da177e4
LT		 2139 break;
2140 case FB_ACCEL_PROSAVAGE_DDR:
7b6a186d 2141 par->chip = S3_PROSAVAGE;
026fbe16 2142 snprintf(info->fix.id, 16, "ProSavageDDR");
1da177e4
LT		 2143 break;
2144 case FB_ACCEL_PROSAVAGE_DDRK:
2145 par->chip = S3_PROSAVAGE;
026fbe16 2146 snprintf(info->fix.id, 16, "ProSavage8");
1da177e4
LT		 2147 break;
2148 }
2149
2150 if (S3_SAVAGE3D_SERIES(par->chip)) {
2151 par->SavageWaitIdle = savage3D_waitidle;
2152 par->SavageWaitFifo = savage3D_waitfifo;
2153 } else if (S3_SAVAGE4_SERIES(par->chip) ||
2154 S3_SUPERSAVAGE == par->chip) {
2155 par->SavageWaitIdle = savage4_waitidle;
2156 par->SavageWaitFifo = savage4_waitfifo;
2157 } else {
2158 par->SavageWaitIdle = savage2000_waitidle;
2159 par->SavageWaitFifo = savage2000_waitfifo;
2160 }
2161
2162 info->var.nonstd = 0;
2163 info->var.activate = FB_ACTIVATE_NOW;
2164 info->var.width = -1;
2165 info->var.height = -1;
2166 info->var.accel_flags = 0;
2167
2168 info->fbops = &savagefb_ops;
2169 info->flags = FBINFO_DEFAULT |
2170 FBINFO_HWACCEL_YPAN |
2171 FBINFO_HWACCEL_XPAN;
2172
2173 info->pseudo_palette = par->pseudo_palette;
2174
2175#if defined(CONFIG_FB_SAVAGE_ACCEL)
2176 /* FIFO size + padding for commands */
dd00cc48 2177 info->pixmap.addr = kcalloc(8, 1024, GFP_KERNEL);
1da177e4
LT		 2178
2179 err = -ENOMEM;
2180 if (info->pixmap.addr) {
1da177e4
LT		 2181 info->pixmap.size = 8*1024;
2182 info->pixmap.scan_align = 4;
2183 info->pixmap.buf_align = 4;
58a60643 2184 info->pixmap.access_align = 32;
1da177e4 2185
026fbe16 2186 err = fb_alloc_cmap(&info->cmap, NR_PALETTE, 0);
6062bfa1 2187 if (!err)
1da177e4
LT		 2188 info->flags |= FBINFO_HWACCEL_COPYAREA |
2189 FBINFO_HWACCEL_FILLRECT |
2190 FBINFO_HWACCEL_IMAGEBLIT;
1da177e4
LT		 2191 }
2192#endif
2193 return err;
2194}
2195
2196/* --------------------------------------------------------------------- */
2197
026fbe16
AD		 2198static int __devinit savagefb_probe(struct pci_dev* dev,
2199 const struct pci_device_id* id)
1da177e4
LT		 2200{
2201 struct fb_info *info;
2202 struct savagefb_par *par;
2203 u_int h_sync, v_sync;
2204 int err, lpitch;
2205 int video_len;
2206
2207 DBG("savagefb_probe");
1da177e4
LT		 2208
2209 info = framebuffer_alloc(sizeof(struct savagefb_par), &dev->dev);
2210 if (!info)
2211 return -ENOMEM;
2212 par = info->par;
22d832ed 2213 mutex_init(&par->open_lock);
1da177e4
LT		 2214 err = pci_enable_device(dev);
2215 if (err)
2216 goto failed_enable;
2217
6062bfa1 2218 if ((err = pci_request_regions(dev, "savagefb"))) {
1da177e4
LT		 2219 printk(KERN_ERR "cannot request PCI regions\n");
2220 goto failed_enable;
2221 }
2222
2223 err = -ENOMEM;
2224
6062bfa1 2225 if ((err = savage_init_fb_info(info, dev, id)))
1da177e4
LT		 2226 goto failed_init;
2227
2228 err = savage_map_mmio(info);
2229 if (err)
2230 goto failed_mmio;
2231
2232 video_len = savage_init_hw(par);
6062bfa1 2233 /* FIXME: cant be negative */
1da177e4
LT		 2234 if (video_len < 0) {
2235 err = video_len;
2236 goto failed_mmio;
2237 }
2238
2239 err = savage_map_video(info, video_len);
2240 if (err)
2241 goto failed_video;
2242
2243 INIT_LIST_HEAD(&info->modelist);
2244#if defined(CONFIG_FB_SAVAGE_I2C)
2245 savagefb_create_i2c_busses(info);
13776711 2246 savagefb_probe_i2c_connector(info, &par->edid);
1da177e4 2247 fb_edid_to_monspecs(par->edid, &info->monspecs);
8d57f221 2248 kfree(par->edid);
1da177e4
LT		 2249 fb_videomode_to_modelist(info->monspecs.modedb,
2250 info->monspecs.modedb_len,
2251 &info->modelist);
2252#endif
2253 info->var = savagefb_var800x600x8;
2254
2255 if (mode_option) {
2256 fb_find_mode(&info->var, info, mode_option,
2257 info->monspecs.modedb, info->monspecs.modedb_len,
2258 NULL, 8);
2259 } else if (info->monspecs.modedb != NULL) {
9791d763 2260 const struct fb_videomode *mode;
1da177e4 2261
9791d763
GU		 2262 mode = fb_find_best_display(&info->monspecs, &info->modelist);
2263 savage_update_var(&info->var, mode);
1da177e4
LT		 2264 }
2265
2266 /* maximize virtual vertical length */
2267 lpitch = info->var.xres_virtual*((info->var.bits_per_pixel + 7) >> 3);
2268 info->var.yres_virtual = info->fix.smem_len/lpitch;
2269
2270 if (info->var.yres_virtual < info->var.yres)
2271 goto failed;
2272
2273#if defined(CONFIG_FB_SAVAGE_ACCEL)
2274 /*
2275 * The clipping coordinates are masked with 0xFFF, so limit our
2276 * virtual resolutions to these sizes.
2277 */
2278 if (info->var.yres_virtual > 0x1000)
2279 info->var.yres_virtual = 0x1000;
2280
2281 if (info->var.xres_virtual > 0x1000)
2282 info->var.xres_virtual = 0x1000;
2283#endif
2284 savagefb_check_var(&info->var, info);
2285 savagefb_set_fix(info);
2286
2287 /*
2288 * Calculate the hsync and vsync frequencies. Note that
2289 * we split the 1e12 constant up so that we can preserve
2290 * the precision and fit the results into 32-bit registers.
2291 * (1953125000 * 512 = 1e12)
2292 */
2293 h_sync = 1953125000 / info->var.pixclock;
2294 h_sync = h_sync * 512 / (info->var.xres + info->var.left_margin +
2295 info->var.right_margin +
2296 info->var.hsync_len);
2297 v_sync = h_sync / (info->var.yres + info->var.upper_margin +
2298 info->var.lower_margin + info->var.vsync_len);
2299
2300 printk(KERN_INFO "savagefb v" SAVAGEFB_VERSION ": "
2301 "%dkB VRAM, using %dx%d, %d.%03dkHz, %dHz\n",
2302 info->fix.smem_len >> 10,
2303 info->var.xres, info->var.yres,
2304 h_sync / 1000, h_sync % 1000, v_sync);
2305
2306
2307 fb_destroy_modedb(info->monspecs.modedb);
2308 info->monspecs.modedb = NULL;
2309
026fbe16 2310 err = register_framebuffer(info);
1da177e4
LT		 2311 if (err < 0)
2312 goto failed;
2313
026fbe16
AD		 2314 printk(KERN_INFO "fb: S3 %s frame buffer device\n",
2315 info->fix.id);
1da177e4
LT		 2316
2317 /*
2318 * Our driver data
2319 */
2320 pci_set_drvdata(dev, info);
2321
2322 return 0;
2323
2324 failed:
2325#ifdef CONFIG_FB_SAVAGE_I2C
2326 savagefb_delete_i2c_busses(info);
2327#endif
026fbe16 2328 fb_alloc_cmap(&info->cmap, 0, 0);
1da177e4
LT		 2329 savage_unmap_video(info);
2330 failed_video:
026fbe16 2331 savage_unmap_mmio(info);
1da177e4
LT		 2332 failed_mmio:
2333 kfree(info->pixmap.addr);
2334 failed_init:
2335 pci_release_regions(dev);
2336 failed_enable:
2337 framebuffer_release(info);
2338
2339 return err;
2340}
2341
026fbe16 2342static void __devexit savagefb_remove(struct pci_dev *dev)
1da177e4 2343{
b8901b09 2344 struct fb_info *info = pci_get_drvdata(dev);
1da177e4
LT		 2345
2346 DBG("savagefb_remove");
2347
2348 if (info) {
2349 /*
2350 * If unregister_framebuffer fails, then
2351 * we will be leaving hooks that could cause
2352 * oopsen laying around.
2353 */
026fbe16
AD		 2354 if (unregister_framebuffer(info))
2355 printk(KERN_WARNING "savagefb: danger danger! "
2356 "Oopsen imminent!\n");
1da177e4
LT		 2357
2358#ifdef CONFIG_FB_SAVAGE_I2C
2359 savagefb_delete_i2c_busses(info);
2360#endif
026fbe16
AD		 2361 fb_alloc_cmap(&info->cmap, 0, 0);
2362 savage_unmap_video(info);
2363 savage_unmap_mmio(info);
1da177e4
LT		 2364 kfree(info->pixmap.addr);
2365 pci_release_regions(dev);
2366 framebuffer_release(info);
2367
2368 /*
2369 * Ensure that the driver data is no longer
2370 * valid.
2371 */
2372 pci_set_drvdata(dev, NULL);
2373 }
2374}
2375
c78a7c2d 2376static int savagefb_suspend(struct pci_dev *dev, pm_message_t mesg)
1da177e4 2377{
b8901b09
AD		 2378 struct fb_info *info = pci_get_drvdata(dev);
2379 struct savagefb_par *par = info->par;
1da177e4
LT		 2380
2381 DBG("savagefb_suspend");
1da177e4 2382
c78a7c2d
DB		 2383 if (mesg.event == PM_EVENT_PRETHAW)
2384 mesg.event = PM_EVENT_FREEZE;
2385 par->pm_state = mesg.event;
2386 dev->dev.power.power_state = mesg;
13776711
AD		 2387
2388 /*
2389 * For PM_EVENT_FREEZE, do not power down so the console
2390 * can remain active.
2391 */
c78a7c2d 2392 if (mesg.event == PM_EVENT_FREEZE)
13776711 2393 return 0;
13776711 2394
1da177e4 2395 acquire_console_sem();
13776711 2396 fb_set_suspend(info, 1);
1da177e4 2397
13776711
AD		 2398 if (info->fbops->fb_sync)
2399 info->fbops->fb_sync(info);
2400
2401 savagefb_blank(FB_BLANK_POWERDOWN, info);
f8020dc5 2402 savage_set_default_par(par, &par->save);
13776711
AD		 2403 savage_disable_mmio(par);
2404 pci_save_state(dev);
1da177e4 2405 pci_disable_device(dev);
c78a7c2d 2406 pci_set_power_state(dev, pci_choose_state(dev, mesg));
13776711 2407 release_console_sem();
1da177e4
LT		 2408
2409 return 0;
2410}
2411
026fbe16 2412static int savagefb_resume(struct pci_dev* dev)
1da177e4 2413{
b8901b09
AD		 2414 struct fb_info *info = pci_get_drvdata(dev);
2415 struct savagefb_par *par = info->par;
13776711 2416 int cur_state = par->pm_state;
1da177e4
LT		 2417
2418 DBG("savage_resume");
2419
13776711 2420 par->pm_state = PM_EVENT_ON;
1da177e4 2421
13776711
AD		 2422 /*
2423 * The adapter was not powered down coming back from a
2424 * PM_EVENT_FREEZE.
2425 */
2426 if (cur_state == PM_EVENT_FREEZE) {
2427 pci_set_power_state(dev, PCI_D0);
2428 return 0;
2429 }
1da177e4
LT		 2430
2431 acquire_console_sem();
2432
13776711
AD		 2433 pci_set_power_state(dev, PCI_D0);
2434 pci_restore_state(dev);
2435
026fbe16 2436 if (pci_enable_device(dev))
13776711
AD		 2437 DBG("err");
2438
2439 pci_set_master(dev);
1da177e4
LT		 2440 savage_enable_mmio(par);
2441 savage_init_hw(par);
f8020dc5 2442 savagefb_set_par(info);
026fbe16 2443 fb_set_suspend(info, 0);
f8020dc5 2444 savagefb_blank(FB_BLANK_UNBLANK, info);
1da177e4
LT		 2445 release_console_sem();
2446
2447 return 0;
2448}
2449
2450
2451static struct pci_device_id savagefb_devices[] __devinitdata = {
2452 {PCI_VENDOR_ID_S3, PCI_CHIP_SUPSAV_MX128,
2453 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SUPERSAVAGE},
2454
2455 {PCI_VENDOR_ID_S3, PCI_CHIP_SUPSAV_MX64,
2456 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SUPERSAVAGE},
2457
2458 {PCI_VENDOR_ID_S3, PCI_CHIP_SUPSAV_MX64C,
2459 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SUPERSAVAGE},
2460
2461 {PCI_VENDOR_ID_S3, PCI_CHIP_SUPSAV_IX128SDR,
2462 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SUPERSAVAGE},
2463
2464 {PCI_VENDOR_ID_S3, PCI_CHIP_SUPSAV_IX128DDR,
2465 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SUPERSAVAGE},
2466
2467 {PCI_VENDOR_ID_S3, PCI_CHIP_SUPSAV_IX64SDR,
2468 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SUPERSAVAGE},
2469
2470 {PCI_VENDOR_ID_S3, PCI_CHIP_SUPSAV_IX64DDR,
2471 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SUPERSAVAGE},
2472
2473 {PCI_VENDOR_ID_S3, PCI_CHIP_SUPSAV_IXCSDR,
2474 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SUPERSAVAGE},
2475
2476 {PCI_VENDOR_ID_S3, PCI_CHIP_SUPSAV_IXCDDR,
2477 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SUPERSAVAGE},
2478
2479 {PCI_VENDOR_ID_S3, PCI_CHIP_SAVAGE4,
2480 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SAVAGE4},
2481
2482 {PCI_VENDOR_ID_S3, PCI_CHIP_SAVAGE3D,
2483 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SAVAGE3D},
2484
2485 {PCI_VENDOR_ID_S3, PCI_CHIP_SAVAGE3D_MV,
2486 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SAVAGE3D_MV},
2487
2488 {PCI_VENDOR_ID_S3, PCI_CHIP_SAVAGE2000,
2489 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SAVAGE2000},
2490
2491 {PCI_VENDOR_ID_S3, PCI_CHIP_SAVAGE_MX_MV,
2492 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SAVAGE_MX_MV},
2493
2494 {PCI_VENDOR_ID_S3, PCI_CHIP_SAVAGE_MX,
2495 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SAVAGE_MX},
2496
2497 {PCI_VENDOR_ID_S3, PCI_CHIP_SAVAGE_IX_MV,
2498 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SAVAGE_IX_MV},
2499
2500 {PCI_VENDOR_ID_S3, PCI_CHIP_SAVAGE_IX,
2501 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_SAVAGE_IX},
2502
2503 {PCI_VENDOR_ID_S3, PCI_CHIP_PROSAVAGE_PM,
2504 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_PROSAVAGE_PM},
2505
2506 {PCI_VENDOR_ID_S3, PCI_CHIP_PROSAVAGE_KM,
2507 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_PROSAVAGE_KM},
2508
2509 {PCI_VENDOR_ID_S3, PCI_CHIP_S3TWISTER_P,
2510 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_S3TWISTER_P},
2511
2512 {PCI_VENDOR_ID_S3, PCI_CHIP_S3TWISTER_K,
2513 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_S3TWISTER_K},
2514
2515 {PCI_VENDOR_ID_S3, PCI_CHIP_PROSAVAGE_DDR,
2516 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_PROSAVAGE_DDR},
2517
2518 {PCI_VENDOR_ID_S3, PCI_CHIP_PROSAVAGE_DDRK,
2519 PCI_ANY_ID, PCI_ANY_ID, 0, 0, FB_ACCEL_PROSAVAGE_DDRK},
2520
2521 {0, 0, 0, 0, 0, 0, 0}
2522};
2523
2524MODULE_DEVICE_TABLE(pci, savagefb_devices);
2525
2526static struct pci_driver savagefb_driver = {
2527 .name = "savagefb",
2528 .id_table = savagefb_devices,
2529 .probe = savagefb_probe,
2530 .suspend = savagefb_suspend,
2531 .resume = savagefb_resume,
2532 .remove = __devexit_p(savagefb_remove)
2533};
2534
2535/* **************************** exit-time only **************************** */
2536
026fbe16 2537static void __exit savage_done(void)
1da177e4
LT		 2538{
2539 DBG("savage_done");
026fbe16 2540 pci_unregister_driver(&savagefb_driver);
1da177e4
LT		 2541}
2542
2543
2544/* ************************* init in-kernel code ************************** */
2545
2546static int __init savagefb_setup(char *options)
2547{
2548#ifndef MODULE
2549 char *this_opt;
2550
2551 if (!options || !*options)
2552 return 0;
2553
2554 while ((this_opt = strsep(&options, ",")) != NULL) {
2555 mode_option = this_opt;
2556 }
2557#endif /* !MODULE */
2558 return 0;
2559}
2560
2561static int __init savagefb_init(void)
2562{
2563 char *option;
2564
2565 DBG("savagefb_init");
2566
2567 if (fb_get_options("savagefb", &option))
2568 return -ENODEV;
2569
2570 savagefb_setup(option);
026fbe16 2571 return pci_register_driver(&savagefb_driver);
1da177e4
LT		 2572
2573}
2574
2575module_init(savagefb_init);
2576module_exit(savage_done);
c52890cc
AD		 2577
2578module_param(mode_option, charp, 0);
2579MODULE_PARM_DESC(mode_option, "Specify initial video mode");
Linux kernel - Deliverables
This page took 0.686048 seconds and 5 git commands to generate.