Commit | Line | Data |
---|---|---|
60479690 MW |
1 | /* |
2 | * Support for the Tundra Universe I/II VME-PCI Bridge Chips | |
3 | * | |
66bd8db5 MW |
4 | * Author: Martyn Welch <martyn.welch@ge.com> |
5 | * Copyright 2008 GE Intelligent Platforms Embedded Systems, Inc. | |
60479690 MW |
6 | * |
7 | * Based on work by Tom Armistead and Ajit Prem | |
8 | * Copyright 2004 Motorola Inc. | |
9 | * | |
10 | * Derived from ca91c042.c by Michael Wyrick | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or modify it | |
13 | * under the terms of the GNU General Public License as published by the | |
14 | * Free Software Foundation; either version 2 of the License, or (at your | |
15 | * option) any later version. | |
16 | */ | |
17 | ||
60479690 MW |
18 | #include <linux/module.h> |
19 | #include <linux/mm.h> | |
20 | #include <linux/types.h> | |
21 | #include <linux/errno.h> | |
60479690 MW |
22 | #include <linux/pci.h> |
23 | #include <linux/dma-mapping.h> | |
24 | #include <linux/poll.h> | |
25 | #include <linux/interrupt.h> | |
26 | #include <linux/spinlock.h> | |
6af783c8 | 27 | #include <linux/sched.h> |
5a0e3ad6 | 28 | #include <linux/slab.h> |
7946328f MW |
29 | #include <linux/time.h> |
30 | #include <linux/io.h> | |
31 | #include <linux/uaccess.h> | |
db3b9e99 | 32 | #include <linux/vme.h> |
60479690 | 33 | |
60479690 MW |
34 | #include "../vme_bridge.h" |
35 | #include "vme_ca91cx42.h" | |
36 | ||
3d0f8bc7 MW |
37 | static int ca91cx42_probe(struct pci_dev *, const struct pci_device_id *); |
38 | static void ca91cx42_remove(struct pci_dev *); | |
60479690 | 39 | |
12b2d5c0 MW |
40 | /* Module parameters */ |
41 | static int geoid; | |
42 | ||
584721ca | 43 | static const char driver_name[] = "vme_ca91cx42"; |
60479690 | 44 | |
c3a09c18 | 45 | static const struct pci_device_id ca91cx42_ids[] = { |
3d0f8bc7 MW |
46 | { PCI_DEVICE(PCI_VENDOR_ID_TUNDRA, PCI_DEVICE_ID_TUNDRA_CA91C142) }, |
47 | { }, | |
60479690 MW |
48 | }; |
49 | ||
553ebb8e AIB |
50 | MODULE_DEVICE_TABLE(pci, ca91cx42_ids); |
51 | ||
3d0f8bc7 MW |
52 | static struct pci_driver ca91cx42_driver = { |
53 | .name = driver_name, | |
54 | .id_table = ca91cx42_ids, | |
55 | .probe = ca91cx42_probe, | |
56 | .remove = ca91cx42_remove, | |
60479690 MW |
57 | }; |
58 | ||
29848ac9 | 59 | static u32 ca91cx42_DMA_irqhandler(struct ca91cx42_driver *bridge) |
60479690 | 60 | { |
886953e9 | 61 | wake_up(&bridge->dma_queue); |
60479690 | 62 | |
3d0f8bc7 MW |
63 | return CA91CX42_LINT_DMA; |
64 | } | |
60479690 | 65 | |
29848ac9 | 66 | static u32 ca91cx42_LM_irqhandler(struct ca91cx42_driver *bridge, u32 stat) |
3d0f8bc7 MW |
67 | { |
68 | int i; | |
69 | u32 serviced = 0; | |
60479690 | 70 | |
3d0f8bc7 MW |
71 | for (i = 0; i < 4; i++) { |
72 | if (stat & CA91CX42_LINT_LM[i]) { | |
73 | /* We only enable interrupts if the callback is set */ | |
fa54b326 | 74 | bridge->lm_callback[i](bridge->lm_data[i]); |
3d0f8bc7 | 75 | serviced |= CA91CX42_LINT_LM[i]; |
60479690 | 76 | } |
60479690 | 77 | } |
60479690 | 78 | |
3d0f8bc7 MW |
79 | return serviced; |
80 | } | |
60479690 | 81 | |
3d0f8bc7 | 82 | /* XXX This needs to be split into 4 queues */ |
29848ac9 | 83 | static u32 ca91cx42_MB_irqhandler(struct ca91cx42_driver *bridge, int mbox_mask) |
3d0f8bc7 | 84 | { |
886953e9 | 85 | wake_up(&bridge->mbox_queue); |
60479690 | 86 | |
3d0f8bc7 MW |
87 | return CA91CX42_LINT_MBOX; |
88 | } | |
60479690 | 89 | |
29848ac9 | 90 | static u32 ca91cx42_IACK_irqhandler(struct ca91cx42_driver *bridge) |
3d0f8bc7 | 91 | { |
886953e9 | 92 | wake_up(&bridge->iack_queue); |
60479690 | 93 | |
3d0f8bc7 | 94 | return CA91CX42_LINT_SW_IACK; |
60479690 MW |
95 | } |
96 | ||
48d9356e | 97 | static u32 ca91cx42_VERR_irqhandler(struct vme_bridge *ca91cx42_bridge) |
60479690 MW |
98 | { |
99 | int val; | |
48d9356e MW |
100 | struct ca91cx42_driver *bridge; |
101 | ||
102 | bridge = ca91cx42_bridge->driver_priv; | |
60479690 | 103 | |
29848ac9 | 104 | val = ioread32(bridge->base + DGCS); |
60479690 MW |
105 | |
106 | if (!(val & 0x00000800)) { | |
48d9356e MW |
107 | dev_err(ca91cx42_bridge->parent, "ca91cx42_VERR_irqhandler DMA " |
108 | "Read Error DGCS=%08X\n", val); | |
60479690 | 109 | } |
3d0f8bc7 MW |
110 | |
111 | return CA91CX42_LINT_VERR; | |
60479690 MW |
112 | } |
113 | ||
48d9356e | 114 | static u32 ca91cx42_LERR_irqhandler(struct vme_bridge *ca91cx42_bridge) |
60479690 MW |
115 | { |
116 | int val; | |
48d9356e | 117 | struct ca91cx42_driver *bridge; |
60479690 | 118 | |
48d9356e | 119 | bridge = ca91cx42_bridge->driver_priv; |
60479690 | 120 | |
48d9356e | 121 | val = ioread32(bridge->base + DGCS); |
60479690 | 122 | |
48d9356e MW |
123 | if (!(val & 0x00000800)) |
124 | dev_err(ca91cx42_bridge->parent, "ca91cx42_LERR_irqhandler DMA " | |
125 | "Read Error DGCS=%08X\n", val); | |
60479690 | 126 | |
3d0f8bc7 | 127 | return CA91CX42_LINT_LERR; |
60479690 MW |
128 | } |
129 | ||
3d0f8bc7 | 130 | |
29848ac9 MW |
131 | static u32 ca91cx42_VIRQ_irqhandler(struct vme_bridge *ca91cx42_bridge, |
132 | int stat) | |
60479690 | 133 | { |
3d0f8bc7 | 134 | int vec, i, serviced = 0; |
29848ac9 MW |
135 | struct ca91cx42_driver *bridge; |
136 | ||
137 | bridge = ca91cx42_bridge->driver_priv; | |
138 | ||
60479690 MW |
139 | |
140 | for (i = 7; i > 0; i--) { | |
3d0f8bc7 | 141 | if (stat & (1 << i)) { |
29848ac9 | 142 | vec = ioread32(bridge->base + |
3d0f8bc7 MW |
143 | CA91CX42_V_STATID[i]) & 0xff; |
144 | ||
c813f592 | 145 | vme_irq_handler(ca91cx42_bridge, i, vec); |
3d0f8bc7 MW |
146 | |
147 | serviced |= (1 << i); | |
60479690 MW |
148 | } |
149 | } | |
3d0f8bc7 MW |
150 | |
151 | return serviced; | |
60479690 MW |
152 | } |
153 | ||
29848ac9 | 154 | static irqreturn_t ca91cx42_irqhandler(int irq, void *ptr) |
60479690 | 155 | { |
3d0f8bc7 | 156 | u32 stat, enable, serviced = 0; |
29848ac9 MW |
157 | struct vme_bridge *ca91cx42_bridge; |
158 | struct ca91cx42_driver *bridge; | |
60479690 | 159 | |
29848ac9 | 160 | ca91cx42_bridge = ptr; |
60479690 | 161 | |
29848ac9 MW |
162 | bridge = ca91cx42_bridge->driver_priv; |
163 | ||
164 | enable = ioread32(bridge->base + LINT_EN); | |
165 | stat = ioread32(bridge->base + LINT_STAT); | |
60479690 | 166 | |
3d0f8bc7 MW |
167 | /* Only look at unmasked interrupts */ |
168 | stat &= enable; | |
169 | ||
170 | if (unlikely(!stat)) | |
171 | return IRQ_NONE; | |
172 | ||
173 | if (stat & CA91CX42_LINT_DMA) | |
29848ac9 | 174 | serviced |= ca91cx42_DMA_irqhandler(bridge); |
3d0f8bc7 MW |
175 | if (stat & (CA91CX42_LINT_LM0 | CA91CX42_LINT_LM1 | CA91CX42_LINT_LM2 | |
176 | CA91CX42_LINT_LM3)) | |
29848ac9 | 177 | serviced |= ca91cx42_LM_irqhandler(bridge, stat); |
3d0f8bc7 | 178 | if (stat & CA91CX42_LINT_MBOX) |
29848ac9 | 179 | serviced |= ca91cx42_MB_irqhandler(bridge, stat); |
3d0f8bc7 | 180 | if (stat & CA91CX42_LINT_SW_IACK) |
29848ac9 | 181 | serviced |= ca91cx42_IACK_irqhandler(bridge); |
3d0f8bc7 | 182 | if (stat & CA91CX42_LINT_VERR) |
48d9356e | 183 | serviced |= ca91cx42_VERR_irqhandler(ca91cx42_bridge); |
3d0f8bc7 | 184 | if (stat & CA91CX42_LINT_LERR) |
48d9356e | 185 | serviced |= ca91cx42_LERR_irqhandler(ca91cx42_bridge); |
3d0f8bc7 MW |
186 | if (stat & (CA91CX42_LINT_VIRQ1 | CA91CX42_LINT_VIRQ2 | |
187 | CA91CX42_LINT_VIRQ3 | CA91CX42_LINT_VIRQ4 | | |
188 | CA91CX42_LINT_VIRQ5 | CA91CX42_LINT_VIRQ6 | | |
189 | CA91CX42_LINT_VIRQ7)) | |
29848ac9 | 190 | serviced |= ca91cx42_VIRQ_irqhandler(ca91cx42_bridge, stat); |
3d0f8bc7 MW |
191 | |
192 | /* Clear serviced interrupts */ | |
56fc5081 | 193 | iowrite32(serviced, bridge->base + LINT_STAT); |
60479690 MW |
194 | |
195 | return IRQ_HANDLED; | |
196 | } | |
197 | ||
29848ac9 | 198 | static int ca91cx42_irq_init(struct vme_bridge *ca91cx42_bridge) |
60479690 | 199 | { |
3d0f8bc7 MW |
200 | int result, tmp; |
201 | struct pci_dev *pdev; | |
29848ac9 MW |
202 | struct ca91cx42_driver *bridge; |
203 | ||
204 | bridge = ca91cx42_bridge->driver_priv; | |
60479690 | 205 | |
3d0f8bc7 | 206 | /* Need pdev */ |
445f8249 | 207 | pdev = to_pci_dev(ca91cx42_bridge->parent); |
60479690 | 208 | |
3d0f8bc7 MW |
209 | /* Disable interrupts from PCI to VME */ |
210 | iowrite32(0, bridge->base + VINT_EN); | |
60479690 | 211 | |
3d0f8bc7 MW |
212 | /* Disable PCI interrupts */ |
213 | iowrite32(0, bridge->base + LINT_EN); | |
214 | /* Clear Any Pending PCI Interrupts */ | |
215 | iowrite32(0x00FFFFFF, bridge->base + LINT_STAT); | |
60479690 | 216 | |
3d0f8bc7 | 217 | result = request_irq(pdev->irq, ca91cx42_irqhandler, IRQF_SHARED, |
29848ac9 | 218 | driver_name, ca91cx42_bridge); |
3d0f8bc7 MW |
219 | if (result) { |
220 | dev_err(&pdev->dev, "Can't get assigned pci irq vector %02X\n", | |
221 | pdev->irq); | |
222 | return result; | |
60479690 MW |
223 | } |
224 | ||
3d0f8bc7 MW |
225 | /* Ensure all interrupts are mapped to PCI Interrupt 0 */ |
226 | iowrite32(0, bridge->base + LINT_MAP0); | |
227 | iowrite32(0, bridge->base + LINT_MAP1); | |
228 | iowrite32(0, bridge->base + LINT_MAP2); | |
229 | ||
230 | /* Enable DMA, mailbox & LM Interrupts */ | |
231 | tmp = CA91CX42_LINT_MBOX3 | CA91CX42_LINT_MBOX2 | CA91CX42_LINT_MBOX1 | | |
232 | CA91CX42_LINT_MBOX0 | CA91CX42_LINT_SW_IACK | | |
233 | CA91CX42_LINT_VERR | CA91CX42_LINT_LERR | CA91CX42_LINT_DMA; | |
234 | ||
235 | iowrite32(tmp, bridge->base + LINT_EN); | |
60479690 | 236 | |
3d0f8bc7 | 237 | return 0; |
60479690 MW |
238 | } |
239 | ||
29848ac9 MW |
240 | static void ca91cx42_irq_exit(struct ca91cx42_driver *bridge, |
241 | struct pci_dev *pdev) | |
60479690 | 242 | { |
ef22d576 WY |
243 | struct vme_bridge *ca91cx42_bridge; |
244 | ||
3d0f8bc7 | 245 | /* Disable interrupts from PCI to VME */ |
29848ac9 | 246 | iowrite32(0, bridge->base + VINT_EN); |
60479690 | 247 | |
3d0f8bc7 | 248 | /* Disable PCI interrupts */ |
29848ac9 | 249 | iowrite32(0, bridge->base + LINT_EN); |
3d0f8bc7 | 250 | /* Clear Any Pending PCI Interrupts */ |
29848ac9 | 251 | iowrite32(0x00FFFFFF, bridge->base + LINT_STAT); |
60479690 | 252 | |
ef22d576 WY |
253 | ca91cx42_bridge = container_of((void *)bridge, struct vme_bridge, |
254 | driver_priv); | |
255 | free_irq(pdev->irq, ca91cx42_bridge); | |
3d0f8bc7 | 256 | } |
60479690 | 257 | |
54b4a779 VB |
258 | static int ca91cx42_iack_received(struct ca91cx42_driver *bridge, int level) |
259 | { | |
260 | u32 tmp; | |
261 | ||
262 | tmp = ioread32(bridge->base + LINT_STAT); | |
263 | ||
264 | if (tmp & (1 << level)) | |
265 | return 0; | |
266 | else | |
267 | return 1; | |
268 | } | |
269 | ||
3d0f8bc7 MW |
270 | /* |
271 | * Set up an VME interrupt | |
272 | */ | |
efbb979d EC |
273 | static void ca91cx42_irq_set(struct vme_bridge *ca91cx42_bridge, int level, |
274 | int state, int sync) | |
c813f592 | 275 | |
3d0f8bc7 | 276 | { |
c813f592 | 277 | struct pci_dev *pdev; |
3d0f8bc7 | 278 | u32 tmp; |
29848ac9 MW |
279 | struct ca91cx42_driver *bridge; |
280 | ||
281 | bridge = ca91cx42_bridge->driver_priv; | |
60479690 | 282 | |
3d0f8bc7 | 283 | /* Enable IRQ level */ |
29848ac9 | 284 | tmp = ioread32(bridge->base + LINT_EN); |
3d0f8bc7 | 285 | |
c813f592 | 286 | if (state == 0) |
3d0f8bc7 | 287 | tmp &= ~CA91CX42_LINT_VIRQ[level]; |
c813f592 MW |
288 | else |
289 | tmp |= CA91CX42_LINT_VIRQ[level]; | |
60479690 | 290 | |
29848ac9 | 291 | iowrite32(tmp, bridge->base + LINT_EN); |
c813f592 MW |
292 | |
293 | if ((state == 0) && (sync != 0)) { | |
445f8249 | 294 | pdev = to_pci_dev(ca91cx42_bridge->parent); |
3d0f8bc7 MW |
295 | |
296 | synchronize_irq(pdev->irq); | |
60479690 | 297 | } |
60479690 MW |
298 | } |
299 | ||
efbb979d | 300 | static int ca91cx42_irq_generate(struct vme_bridge *ca91cx42_bridge, int level, |
29848ac9 | 301 | int statid) |
60479690 | 302 | { |
3d0f8bc7 | 303 | u32 tmp; |
29848ac9 MW |
304 | struct ca91cx42_driver *bridge; |
305 | ||
306 | bridge = ca91cx42_bridge->driver_priv; | |
60479690 | 307 | |
3d0f8bc7 MW |
308 | /* Universe can only generate even vectors */ |
309 | if (statid & 1) | |
310 | return -EINVAL; | |
60479690 | 311 | |
886953e9 | 312 | mutex_lock(&bridge->vme_int); |
60479690 | 313 | |
29848ac9 | 314 | tmp = ioread32(bridge->base + VINT_EN); |
60479690 | 315 | |
3d0f8bc7 | 316 | /* Set Status/ID */ |
29848ac9 | 317 | iowrite32(statid << 24, bridge->base + STATID); |
3d0f8bc7 MW |
318 | |
319 | /* Assert VMEbus IRQ */ | |
320 | tmp = tmp | (1 << (level + 24)); | |
29848ac9 | 321 | iowrite32(tmp, bridge->base + VINT_EN); |
60479690 | 322 | |
3d0f8bc7 | 323 | /* Wait for IACK */ |
54b4a779 VB |
324 | wait_event_interruptible(bridge->iack_queue, |
325 | ca91cx42_iack_received(bridge, level)); | |
3d0f8bc7 MW |
326 | |
327 | /* Return interrupt to low state */ | |
29848ac9 | 328 | tmp = ioread32(bridge->base + VINT_EN); |
3d0f8bc7 | 329 | tmp = tmp & ~(1 << (level + 24)); |
29848ac9 | 330 | iowrite32(tmp, bridge->base + VINT_EN); |
3d0f8bc7 | 331 | |
886953e9 | 332 | mutex_unlock(&bridge->vme_int); |
3d0f8bc7 MW |
333 | |
334 | return 0; | |
60479690 MW |
335 | } |
336 | ||
efbb979d | 337 | static int ca91cx42_slave_set(struct vme_slave_resource *image, int enabled, |
3d0f8bc7 | 338 | unsigned long long vme_base, unsigned long long size, |
6af04b06 | 339 | dma_addr_t pci_base, u32 aspace, u32 cycle) |
60479690 | 340 | { |
21e0cf6d | 341 | unsigned int i, addr = 0, granularity; |
3d0f8bc7 MW |
342 | unsigned int temp_ctl = 0; |
343 | unsigned int vme_bound, pci_offset; | |
48d9356e | 344 | struct vme_bridge *ca91cx42_bridge; |
29848ac9 MW |
345 | struct ca91cx42_driver *bridge; |
346 | ||
48d9356e MW |
347 | ca91cx42_bridge = image->parent; |
348 | ||
349 | bridge = ca91cx42_bridge->driver_priv; | |
60479690 | 350 | |
3d0f8bc7 | 351 | i = image->number; |
60479690 | 352 | |
3d0f8bc7 MW |
353 | switch (aspace) { |
354 | case VME_A16: | |
355 | addr |= CA91CX42_VSI_CTL_VAS_A16; | |
356 | break; | |
357 | case VME_A24: | |
358 | addr |= CA91CX42_VSI_CTL_VAS_A24; | |
359 | break; | |
360 | case VME_A32: | |
361 | addr |= CA91CX42_VSI_CTL_VAS_A32; | |
362 | break; | |
363 | case VME_USER1: | |
364 | addr |= CA91CX42_VSI_CTL_VAS_USER1; | |
365 | break; | |
366 | case VME_USER2: | |
367 | addr |= CA91CX42_VSI_CTL_VAS_USER2; | |
368 | break; | |
369 | case VME_A64: | |
370 | case VME_CRCSR: | |
371 | case VME_USER3: | |
372 | case VME_USER4: | |
373 | default: | |
48d9356e | 374 | dev_err(ca91cx42_bridge->parent, "Invalid address space\n"); |
3d0f8bc7 MW |
375 | return -EINVAL; |
376 | break; | |
60479690 MW |
377 | } |
378 | ||
3d0f8bc7 MW |
379 | /* |
380 | * Bound address is a valid address for the window, adjust | |
381 | * accordingly | |
382 | */ | |
21e0cf6d | 383 | vme_bound = vme_base + size; |
3d0f8bc7 MW |
384 | pci_offset = pci_base - vme_base; |
385 | ||
3d0f8bc7 MW |
386 | if ((i == 0) || (i == 4)) |
387 | granularity = 0x1000; | |
388 | else | |
389 | granularity = 0x10000; | |
390 | ||
391 | if (vme_base & (granularity - 1)) { | |
48d9356e MW |
392 | dev_err(ca91cx42_bridge->parent, "Invalid VME base " |
393 | "alignment\n"); | |
3d0f8bc7 MW |
394 | return -EINVAL; |
395 | } | |
396 | if (vme_bound & (granularity - 1)) { | |
48d9356e MW |
397 | dev_err(ca91cx42_bridge->parent, "Invalid VME bound " |
398 | "alignment\n"); | |
3d0f8bc7 MW |
399 | return -EINVAL; |
400 | } | |
401 | if (pci_offset & (granularity - 1)) { | |
48d9356e MW |
402 | dev_err(ca91cx42_bridge->parent, "Invalid PCI Offset " |
403 | "alignment\n"); | |
3d0f8bc7 | 404 | return -EINVAL; |
60479690 MW |
405 | } |
406 | ||
3d0f8bc7 | 407 | /* Disable while we are mucking around */ |
29848ac9 | 408 | temp_ctl = ioread32(bridge->base + CA91CX42_VSI_CTL[i]); |
3d0f8bc7 | 409 | temp_ctl &= ~CA91CX42_VSI_CTL_EN; |
29848ac9 | 410 | iowrite32(temp_ctl, bridge->base + CA91CX42_VSI_CTL[i]); |
60479690 | 411 | |
3d0f8bc7 | 412 | /* Setup mapping */ |
29848ac9 MW |
413 | iowrite32(vme_base, bridge->base + CA91CX42_VSI_BS[i]); |
414 | iowrite32(vme_bound, bridge->base + CA91CX42_VSI_BD[i]); | |
415 | iowrite32(pci_offset, bridge->base + CA91CX42_VSI_TO[i]); | |
3d0f8bc7 | 416 | |
3d0f8bc7 MW |
417 | /* Setup address space */ |
418 | temp_ctl &= ~CA91CX42_VSI_CTL_VAS_M; | |
419 | temp_ctl |= addr; | |
420 | ||
421 | /* Setup cycle types */ | |
422 | temp_ctl &= ~(CA91CX42_VSI_CTL_PGM_M | CA91CX42_VSI_CTL_SUPER_M); | |
423 | if (cycle & VME_SUPER) | |
424 | temp_ctl |= CA91CX42_VSI_CTL_SUPER_SUPR; | |
425 | if (cycle & VME_USER) | |
426 | temp_ctl |= CA91CX42_VSI_CTL_SUPER_NPRIV; | |
427 | if (cycle & VME_PROG) | |
428 | temp_ctl |= CA91CX42_VSI_CTL_PGM_PGM; | |
429 | if (cycle & VME_DATA) | |
430 | temp_ctl |= CA91CX42_VSI_CTL_PGM_DATA; | |
431 | ||
432 | /* Write ctl reg without enable */ | |
29848ac9 | 433 | iowrite32(temp_ctl, bridge->base + CA91CX42_VSI_CTL[i]); |
3d0f8bc7 MW |
434 | |
435 | if (enabled) | |
436 | temp_ctl |= CA91CX42_VSI_CTL_EN; | |
437 | ||
29848ac9 | 438 | iowrite32(temp_ctl, bridge->base + CA91CX42_VSI_CTL[i]); |
3d0f8bc7 MW |
439 | |
440 | return 0; | |
60479690 MW |
441 | } |
442 | ||
efbb979d | 443 | static int ca91cx42_slave_get(struct vme_slave_resource *image, int *enabled, |
3d0f8bc7 | 444 | unsigned long long *vme_base, unsigned long long *size, |
6af04b06 | 445 | dma_addr_t *pci_base, u32 *aspace, u32 *cycle) |
60479690 | 446 | { |
3d0f8bc7 MW |
447 | unsigned int i, granularity = 0, ctl = 0; |
448 | unsigned long long vme_bound, pci_offset; | |
29848ac9 MW |
449 | struct ca91cx42_driver *bridge; |
450 | ||
451 | bridge = image->parent->driver_priv; | |
3d0f8bc7 MW |
452 | |
453 | i = image->number; | |
60479690 | 454 | |
3d0f8bc7 MW |
455 | if ((i == 0) || (i == 4)) |
456 | granularity = 0x1000; | |
457 | else | |
458 | granularity = 0x10000; | |
459 | ||
460 | /* Read Registers */ | |
29848ac9 | 461 | ctl = ioread32(bridge->base + CA91CX42_VSI_CTL[i]); |
3d0f8bc7 | 462 | |
29848ac9 MW |
463 | *vme_base = ioread32(bridge->base + CA91CX42_VSI_BS[i]); |
464 | vme_bound = ioread32(bridge->base + CA91CX42_VSI_BD[i]); | |
465 | pci_offset = ioread32(bridge->base + CA91CX42_VSI_TO[i]); | |
3d0f8bc7 MW |
466 | |
467 | *pci_base = (dma_addr_t)vme_base + pci_offset; | |
468 | *size = (unsigned long long)((vme_bound - *vme_base) + granularity); | |
469 | ||
470 | *enabled = 0; | |
471 | *aspace = 0; | |
472 | *cycle = 0; | |
473 | ||
474 | if (ctl & CA91CX42_VSI_CTL_EN) | |
475 | *enabled = 1; | |
476 | ||
477 | if ((ctl & CA91CX42_VSI_CTL_VAS_M) == CA91CX42_VSI_CTL_VAS_A16) | |
478 | *aspace = VME_A16; | |
479 | if ((ctl & CA91CX42_VSI_CTL_VAS_M) == CA91CX42_VSI_CTL_VAS_A24) | |
480 | *aspace = VME_A24; | |
481 | if ((ctl & CA91CX42_VSI_CTL_VAS_M) == CA91CX42_VSI_CTL_VAS_A32) | |
482 | *aspace = VME_A32; | |
483 | if ((ctl & CA91CX42_VSI_CTL_VAS_M) == CA91CX42_VSI_CTL_VAS_USER1) | |
484 | *aspace = VME_USER1; | |
485 | if ((ctl & CA91CX42_VSI_CTL_VAS_M) == CA91CX42_VSI_CTL_VAS_USER2) | |
486 | *aspace = VME_USER2; | |
487 | ||
488 | if (ctl & CA91CX42_VSI_CTL_SUPER_SUPR) | |
489 | *cycle |= VME_SUPER; | |
490 | if (ctl & CA91CX42_VSI_CTL_SUPER_NPRIV) | |
491 | *cycle |= VME_USER; | |
492 | if (ctl & CA91CX42_VSI_CTL_PGM_PGM) | |
493 | *cycle |= VME_PROG; | |
494 | if (ctl & CA91CX42_VSI_CTL_PGM_DATA) | |
495 | *cycle |= VME_DATA; | |
496 | ||
497 | return 0; | |
498 | } | |
499 | ||
500 | /* | |
501 | * Allocate and map PCI Resource | |
502 | */ | |
503 | static int ca91cx42_alloc_resource(struct vme_master_resource *image, | |
504 | unsigned long long size) | |
505 | { | |
506 | unsigned long long existing_size; | |
507 | int retval = 0; | |
508 | struct pci_dev *pdev; | |
29848ac9 MW |
509 | struct vme_bridge *ca91cx42_bridge; |
510 | ||
511 | ca91cx42_bridge = image->parent; | |
3d0f8bc7 MW |
512 | |
513 | /* Find pci_dev container of dev */ | |
514 | if (ca91cx42_bridge->parent == NULL) { | |
48d9356e | 515 | dev_err(ca91cx42_bridge->parent, "Dev entry NULL\n"); |
3d0f8bc7 MW |
516 | return -EINVAL; |
517 | } | |
445f8249 | 518 | pdev = to_pci_dev(ca91cx42_bridge->parent); |
3d0f8bc7 | 519 | |
8fafb476 MW |
520 | existing_size = (unsigned long long)(image->bus_resource.end - |
521 | image->bus_resource.start); | |
3d0f8bc7 MW |
522 | |
523 | /* If the existing size is OK, return */ | |
524 | if (existing_size == (size - 1)) | |
525 | return 0; | |
526 | ||
527 | if (existing_size != 0) { | |
528 | iounmap(image->kern_base); | |
529 | image->kern_base = NULL; | |
794a8946 | 530 | kfree(image->bus_resource.name); |
886953e9 EC |
531 | release_resource(&image->bus_resource); |
532 | memset(&image->bus_resource, 0, sizeof(struct resource)); | |
3d0f8bc7 MW |
533 | } |
534 | ||
8fafb476 | 535 | if (image->bus_resource.name == NULL) { |
0aa3f139 | 536 | image->bus_resource.name = kmalloc(VMENAMSIZ+3, GFP_ATOMIC); |
8fafb476 | 537 | if (image->bus_resource.name == NULL) { |
48d9356e MW |
538 | dev_err(ca91cx42_bridge->parent, "Unable to allocate " |
539 | "memory for resource name\n"); | |
3d0f8bc7 MW |
540 | retval = -ENOMEM; |
541 | goto err_name; | |
542 | } | |
60479690 | 543 | } |
3d0f8bc7 | 544 | |
8fafb476 | 545 | sprintf((char *)image->bus_resource.name, "%s.%d", |
3d0f8bc7 MW |
546 | ca91cx42_bridge->name, image->number); |
547 | ||
8fafb476 MW |
548 | image->bus_resource.start = 0; |
549 | image->bus_resource.end = (unsigned long)size; | |
550 | image->bus_resource.flags = IORESOURCE_MEM; | |
3d0f8bc7 MW |
551 | |
552 | retval = pci_bus_alloc_resource(pdev->bus, | |
da5ae8a9 | 553 | &image->bus_resource, size, 0x10000, PCIBIOS_MIN_MEM, |
3d0f8bc7 MW |
554 | 0, NULL, NULL); |
555 | if (retval) { | |
48d9356e MW |
556 | dev_err(ca91cx42_bridge->parent, "Failed to allocate mem " |
557 | "resource for window %d size 0x%lx start 0x%lx\n", | |
3d0f8bc7 | 558 | image->number, (unsigned long)size, |
8fafb476 | 559 | (unsigned long)image->bus_resource.start); |
3d0f8bc7 | 560 | goto err_resource; |
60479690 | 561 | } |
3d0f8bc7 MW |
562 | |
563 | image->kern_base = ioremap_nocache( | |
8fafb476 | 564 | image->bus_resource.start, size); |
3d0f8bc7 | 565 | if (image->kern_base == NULL) { |
48d9356e | 566 | dev_err(ca91cx42_bridge->parent, "Failed to remap resource\n"); |
3d0f8bc7 MW |
567 | retval = -ENOMEM; |
568 | goto err_remap; | |
60479690 MW |
569 | } |
570 | ||
3d0f8bc7 MW |
571 | return 0; |
572 | ||
3d0f8bc7 | 573 | err_remap: |
886953e9 | 574 | release_resource(&image->bus_resource); |
3d0f8bc7 | 575 | err_resource: |
8fafb476 | 576 | kfree(image->bus_resource.name); |
886953e9 | 577 | memset(&image->bus_resource, 0, sizeof(struct resource)); |
3d0f8bc7 MW |
578 | err_name: |
579 | return retval; | |
580 | } | |
581 | ||
582 | /* | |
4860ab74 MW |
583 | * Free and unmap PCI Resource |
584 | */ | |
3d0f8bc7 MW |
585 | static void ca91cx42_free_resource(struct vme_master_resource *image) |
586 | { | |
587 | iounmap(image->kern_base); | |
588 | image->kern_base = NULL; | |
886953e9 | 589 | release_resource(&image->bus_resource); |
8fafb476 | 590 | kfree(image->bus_resource.name); |
886953e9 | 591 | memset(&image->bus_resource, 0, sizeof(struct resource)); |
3d0f8bc7 MW |
592 | } |
593 | ||
594 | ||
efbb979d | 595 | static int ca91cx42_master_set(struct vme_master_resource *image, int enabled, |
6af04b06 MW |
596 | unsigned long long vme_base, unsigned long long size, u32 aspace, |
597 | u32 cycle, u32 dwidth) | |
3d0f8bc7 MW |
598 | { |
599 | int retval = 0; | |
21e0cf6d | 600 | unsigned int i, granularity = 0; |
3d0f8bc7 MW |
601 | unsigned int temp_ctl = 0; |
602 | unsigned long long pci_bound, vme_offset, pci_base; | |
48d9356e | 603 | struct vme_bridge *ca91cx42_bridge; |
29848ac9 MW |
604 | struct ca91cx42_driver *bridge; |
605 | ||
48d9356e MW |
606 | ca91cx42_bridge = image->parent; |
607 | ||
608 | bridge = ca91cx42_bridge->driver_priv; | |
3d0f8bc7 | 609 | |
21e0cf6d MW |
610 | i = image->number; |
611 | ||
612 | if ((i == 0) || (i == 4)) | |
613 | granularity = 0x1000; | |
614 | else | |
615 | granularity = 0x10000; | |
616 | ||
3d0f8bc7 | 617 | /* Verify input data */ |
21e0cf6d | 618 | if (vme_base & (granularity - 1)) { |
48d9356e MW |
619 | dev_err(ca91cx42_bridge->parent, "Invalid VME Window " |
620 | "alignment\n"); | |
3d0f8bc7 MW |
621 | retval = -EINVAL; |
622 | goto err_window; | |
623 | } | |
21e0cf6d | 624 | if (size & (granularity - 1)) { |
48d9356e MW |
625 | dev_err(ca91cx42_bridge->parent, "Invalid VME Window " |
626 | "alignment\n"); | |
3d0f8bc7 MW |
627 | retval = -EINVAL; |
628 | goto err_window; | |
629 | } | |
630 | ||
886953e9 | 631 | spin_lock(&image->lock); |
3d0f8bc7 | 632 | |
3d0f8bc7 MW |
633 | /* |
634 | * Let's allocate the resource here rather than further up the stack as | |
25985edc | 635 | * it avoids pushing loads of bus dependent stuff up the stack |
3d0f8bc7 MW |
636 | */ |
637 | retval = ca91cx42_alloc_resource(image, size); | |
638 | if (retval) { | |
886953e9 | 639 | spin_unlock(&image->lock); |
48d9356e MW |
640 | dev_err(ca91cx42_bridge->parent, "Unable to allocate memory " |
641 | "for resource name\n"); | |
3d0f8bc7 MW |
642 | retval = -ENOMEM; |
643 | goto err_res; | |
644 | } | |
645 | ||
8fafb476 | 646 | pci_base = (unsigned long long)image->bus_resource.start; |
3d0f8bc7 MW |
647 | |
648 | /* | |
649 | * Bound address is a valid address for the window, adjust | |
650 | * according to window granularity. | |
651 | */ | |
21e0cf6d | 652 | pci_bound = pci_base + size; |
3d0f8bc7 MW |
653 | vme_offset = vme_base - pci_base; |
654 | ||
3d0f8bc7 | 655 | /* Disable while we are mucking around */ |
29848ac9 | 656 | temp_ctl = ioread32(bridge->base + CA91CX42_LSI_CTL[i]); |
3d0f8bc7 | 657 | temp_ctl &= ~CA91CX42_LSI_CTL_EN; |
29848ac9 | 658 | iowrite32(temp_ctl, bridge->base + CA91CX42_LSI_CTL[i]); |
3d0f8bc7 | 659 | |
3d0f8bc7 MW |
660 | /* Setup cycle types */ |
661 | temp_ctl &= ~CA91CX42_LSI_CTL_VCT_M; | |
662 | if (cycle & VME_BLT) | |
663 | temp_ctl |= CA91CX42_LSI_CTL_VCT_BLT; | |
664 | if (cycle & VME_MBLT) | |
665 | temp_ctl |= CA91CX42_LSI_CTL_VCT_MBLT; | |
666 | ||
667 | /* Setup data width */ | |
668 | temp_ctl &= ~CA91CX42_LSI_CTL_VDW_M; | |
669 | switch (dwidth) { | |
670 | case VME_D8: | |
671 | temp_ctl |= CA91CX42_LSI_CTL_VDW_D8; | |
672 | break; | |
673 | case VME_D16: | |
674 | temp_ctl |= CA91CX42_LSI_CTL_VDW_D16; | |
675 | break; | |
676 | case VME_D32: | |
677 | temp_ctl |= CA91CX42_LSI_CTL_VDW_D32; | |
678 | break; | |
679 | case VME_D64: | |
680 | temp_ctl |= CA91CX42_LSI_CTL_VDW_D64; | |
681 | break; | |
682 | default: | |
886953e9 | 683 | spin_unlock(&image->lock); |
48d9356e | 684 | dev_err(ca91cx42_bridge->parent, "Invalid data width\n"); |
3d0f8bc7 MW |
685 | retval = -EINVAL; |
686 | goto err_dwidth; | |
687 | break; | |
60479690 | 688 | } |
3d0f8bc7 MW |
689 | |
690 | /* Setup address space */ | |
691 | temp_ctl &= ~CA91CX42_LSI_CTL_VAS_M; | |
692 | switch (aspace) { | |
60479690 | 693 | case VME_A16: |
3d0f8bc7 | 694 | temp_ctl |= CA91CX42_LSI_CTL_VAS_A16; |
60479690 MW |
695 | break; |
696 | case VME_A24: | |
3d0f8bc7 | 697 | temp_ctl |= CA91CX42_LSI_CTL_VAS_A24; |
60479690 MW |
698 | break; |
699 | case VME_A32: | |
3d0f8bc7 MW |
700 | temp_ctl |= CA91CX42_LSI_CTL_VAS_A32; |
701 | break; | |
702 | case VME_CRCSR: | |
703 | temp_ctl |= CA91CX42_LSI_CTL_VAS_CRCSR; | |
60479690 MW |
704 | break; |
705 | case VME_USER1: | |
3d0f8bc7 | 706 | temp_ctl |= CA91CX42_LSI_CTL_VAS_USER1; |
60479690 MW |
707 | break; |
708 | case VME_USER2: | |
3d0f8bc7 MW |
709 | temp_ctl |= CA91CX42_LSI_CTL_VAS_USER2; |
710 | break; | |
711 | case VME_A64: | |
712 | case VME_USER3: | |
713 | case VME_USER4: | |
714 | default: | |
886953e9 | 715 | spin_unlock(&image->lock); |
48d9356e | 716 | dev_err(ca91cx42_bridge->parent, "Invalid address space\n"); |
3d0f8bc7 MW |
717 | retval = -EINVAL; |
718 | goto err_aspace; | |
60479690 MW |
719 | break; |
720 | } | |
721 | ||
3d0f8bc7 MW |
722 | temp_ctl &= ~(CA91CX42_LSI_CTL_PGM_M | CA91CX42_LSI_CTL_SUPER_M); |
723 | if (cycle & VME_SUPER) | |
724 | temp_ctl |= CA91CX42_LSI_CTL_SUPER_SUPR; | |
725 | if (cycle & VME_PROG) | |
726 | temp_ctl |= CA91CX42_LSI_CTL_PGM_PGM; | |
60479690 | 727 | |
3d0f8bc7 | 728 | /* Setup mapping */ |
29848ac9 MW |
729 | iowrite32(pci_base, bridge->base + CA91CX42_LSI_BS[i]); |
730 | iowrite32(pci_bound, bridge->base + CA91CX42_LSI_BD[i]); | |
731 | iowrite32(vme_offset, bridge->base + CA91CX42_LSI_TO[i]); | |
3d0f8bc7 MW |
732 | |
733 | /* Write ctl reg without enable */ | |
29848ac9 | 734 | iowrite32(temp_ctl, bridge->base + CA91CX42_LSI_CTL[i]); |
3d0f8bc7 MW |
735 | |
736 | if (enabled) | |
737 | temp_ctl |= CA91CX42_LSI_CTL_EN; | |
738 | ||
29848ac9 | 739 | iowrite32(temp_ctl, bridge->base + CA91CX42_LSI_CTL[i]); |
3d0f8bc7 | 740 | |
886953e9 | 741 | spin_unlock(&image->lock); |
3d0f8bc7 MW |
742 | return 0; |
743 | ||
744 | err_aspace: | |
745 | err_dwidth: | |
746 | ca91cx42_free_resource(image); | |
747 | err_res: | |
748 | err_window: | |
749 | return retval; | |
750 | } | |
751 | ||
efbb979d EC |
752 | static int __ca91cx42_master_get(struct vme_master_resource *image, |
753 | int *enabled, unsigned long long *vme_base, unsigned long long *size, | |
6af04b06 | 754 | u32 *aspace, u32 *cycle, u32 *dwidth) |
3d0f8bc7 MW |
755 | { |
756 | unsigned int i, ctl; | |
757 | unsigned long long pci_base, pci_bound, vme_offset; | |
29848ac9 MW |
758 | struct ca91cx42_driver *bridge; |
759 | ||
760 | bridge = image->parent->driver_priv; | |
3d0f8bc7 MW |
761 | |
762 | i = image->number; | |
763 | ||
29848ac9 | 764 | ctl = ioread32(bridge->base + CA91CX42_LSI_CTL[i]); |
3d0f8bc7 | 765 | |
29848ac9 MW |
766 | pci_base = ioread32(bridge->base + CA91CX42_LSI_BS[i]); |
767 | vme_offset = ioread32(bridge->base + CA91CX42_LSI_TO[i]); | |
768 | pci_bound = ioread32(bridge->base + CA91CX42_LSI_BD[i]); | |
3d0f8bc7 MW |
769 | |
770 | *vme_base = pci_base + vme_offset; | |
21e0cf6d | 771 | *size = (unsigned long long)(pci_bound - pci_base); |
3d0f8bc7 MW |
772 | |
773 | *enabled = 0; | |
774 | *aspace = 0; | |
775 | *cycle = 0; | |
776 | *dwidth = 0; | |
777 | ||
778 | if (ctl & CA91CX42_LSI_CTL_EN) | |
779 | *enabled = 1; | |
780 | ||
781 | /* Setup address space */ | |
782 | switch (ctl & CA91CX42_LSI_CTL_VAS_M) { | |
783 | case CA91CX42_LSI_CTL_VAS_A16: | |
784 | *aspace = VME_A16; | |
785 | break; | |
786 | case CA91CX42_LSI_CTL_VAS_A24: | |
787 | *aspace = VME_A24; | |
788 | break; | |
789 | case CA91CX42_LSI_CTL_VAS_A32: | |
790 | *aspace = VME_A32; | |
791 | break; | |
792 | case CA91CX42_LSI_CTL_VAS_CRCSR: | |
793 | *aspace = VME_CRCSR; | |
794 | break; | |
795 | case CA91CX42_LSI_CTL_VAS_USER1: | |
796 | *aspace = VME_USER1; | |
797 | break; | |
798 | case CA91CX42_LSI_CTL_VAS_USER2: | |
799 | *aspace = VME_USER2; | |
800 | break; | |
801 | } | |
802 | ||
803 | /* XXX Not sure howto check for MBLT */ | |
804 | /* Setup cycle types */ | |
805 | if (ctl & CA91CX42_LSI_CTL_VCT_BLT) | |
806 | *cycle |= VME_BLT; | |
807 | else | |
808 | *cycle |= VME_SCT; | |
809 | ||
810 | if (ctl & CA91CX42_LSI_CTL_SUPER_SUPR) | |
811 | *cycle |= VME_SUPER; | |
812 | else | |
813 | *cycle |= VME_USER; | |
814 | ||
815 | if (ctl & CA91CX42_LSI_CTL_PGM_PGM) | |
816 | *cycle = VME_PROG; | |
817 | else | |
818 | *cycle = VME_DATA; | |
819 | ||
820 | /* Setup data width */ | |
821 | switch (ctl & CA91CX42_LSI_CTL_VDW_M) { | |
822 | case CA91CX42_LSI_CTL_VDW_D8: | |
823 | *dwidth = VME_D8; | |
824 | break; | |
825 | case CA91CX42_LSI_CTL_VDW_D16: | |
826 | *dwidth = VME_D16; | |
827 | break; | |
828 | case CA91CX42_LSI_CTL_VDW_D32: | |
829 | *dwidth = VME_D32; | |
830 | break; | |
831 | case CA91CX42_LSI_CTL_VDW_D64: | |
832 | *dwidth = VME_D64; | |
833 | break; | |
834 | } | |
835 | ||
3d0f8bc7 MW |
836 | return 0; |
837 | } | |
838 | ||
efbb979d | 839 | static int ca91cx42_master_get(struct vme_master_resource *image, int *enabled, |
6af04b06 MW |
840 | unsigned long long *vme_base, unsigned long long *size, u32 *aspace, |
841 | u32 *cycle, u32 *dwidth) | |
3d0f8bc7 MW |
842 | { |
843 | int retval; | |
844 | ||
886953e9 | 845 | spin_lock(&image->lock); |
3d0f8bc7 MW |
846 | |
847 | retval = __ca91cx42_master_get(image, enabled, vme_base, size, aspace, | |
848 | cycle, dwidth); | |
849 | ||
886953e9 | 850 | spin_unlock(&image->lock); |
3d0f8bc7 MW |
851 | |
852 | return retval; | |
853 | } | |
854 | ||
efbb979d EC |
855 | static ssize_t ca91cx42_master_read(struct vme_master_resource *image, |
856 | void *buf, size_t count, loff_t offset) | |
3d0f8bc7 | 857 | { |
21e0cf6d | 858 | ssize_t retval; |
d90f32c2 | 859 | void __iomem *addr = image->kern_base + offset; |
53059aa0 AB |
860 | unsigned int done = 0; |
861 | unsigned int count32; | |
862 | ||
863 | if (count == 0) | |
864 | return 0; | |
60479690 | 865 | |
886953e9 | 866 | spin_lock(&image->lock); |
60479690 | 867 | |
a2a720e1 MW |
868 | /* The following code handles VME address alignment. We cannot use |
869 | * memcpy_xxx here because it may cut data transfers in to 8-bit | |
870 | * cycles when D16 or D32 cycles are required on the VME bus. | |
871 | * On the other hand, the bridge itself assures that the maximum data | |
872 | * cycle configured for the transfer is used and splits it | |
873 | * automatically for non-aligned addresses, so we don't want the | |
874 | * overhead of needlessly forcing small transfers for the entire cycle. | |
53059aa0 | 875 | */ |
b91a9363 | 876 | if ((uintptr_t)addr & 0x1) { |
53059aa0 AB |
877 | *(u8 *)buf = ioread8(addr); |
878 | done += 1; | |
879 | if (done == count) | |
880 | goto out; | |
881 | } | |
f0342e66 | 882 | if ((uintptr_t)(addr + done) & 0x2) { |
53059aa0 AB |
883 | if ((count - done) < 2) { |
884 | *(u8 *)(buf + done) = ioread8(addr + done); | |
885 | done += 1; | |
886 | goto out; | |
887 | } else { | |
888 | *(u16 *)(buf + done) = ioread16(addr + done); | |
889 | done += 2; | |
890 | } | |
891 | } | |
60479690 | 892 | |
53059aa0 | 893 | count32 = (count - done) & ~0x3; |
a2a720e1 MW |
894 | while (done < count32) { |
895 | *(u32 *)(buf + done) = ioread32(addr + done); | |
896 | done += 4; | |
53059aa0 AB |
897 | } |
898 | ||
899 | if ((count - done) & 0x2) { | |
900 | *(u16 *)(buf + done) = ioread16(addr + done); | |
901 | done += 2; | |
902 | } | |
903 | if ((count - done) & 0x1) { | |
904 | *(u8 *)(buf + done) = ioread8(addr + done); | |
905 | done += 1; | |
906 | } | |
907 | out: | |
908 | retval = count; | |
886953e9 | 909 | spin_unlock(&image->lock); |
3d0f8bc7 MW |
910 | |
911 | return retval; | |
60479690 MW |
912 | } |
913 | ||
efbb979d EC |
914 | static ssize_t ca91cx42_master_write(struct vme_master_resource *image, |
915 | void *buf, size_t count, loff_t offset) | |
60479690 | 916 | { |
53059aa0 | 917 | ssize_t retval; |
d90f32c2 | 918 | void __iomem *addr = image->kern_base + offset; |
53059aa0 AB |
919 | unsigned int done = 0; |
920 | unsigned int count32; | |
921 | ||
922 | if (count == 0) | |
923 | return 0; | |
60479690 | 924 | |
886953e9 | 925 | spin_lock(&image->lock); |
60479690 | 926 | |
53059aa0 | 927 | /* Here we apply for the same strategy we do in master_read |
a2a720e1 | 928 | * function in order to assure the correct cycles. |
53059aa0 | 929 | */ |
b91a9363 | 930 | if ((uintptr_t)addr & 0x1) { |
53059aa0 AB |
931 | iowrite8(*(u8 *)buf, addr); |
932 | done += 1; | |
933 | if (done == count) | |
934 | goto out; | |
935 | } | |
f0342e66 | 936 | if ((uintptr_t)(addr + done) & 0x2) { |
53059aa0 AB |
937 | if ((count - done) < 2) { |
938 | iowrite8(*(u8 *)(buf + done), addr + done); | |
939 | done += 1; | |
940 | goto out; | |
941 | } else { | |
942 | iowrite16(*(u16 *)(buf + done), addr + done); | |
943 | done += 2; | |
944 | } | |
945 | } | |
946 | ||
947 | count32 = (count - done) & ~0x3; | |
a2a720e1 MW |
948 | while (done < count32) { |
949 | iowrite32(*(u32 *)(buf + done), addr + done); | |
950 | done += 4; | |
53059aa0 AB |
951 | } |
952 | ||
953 | if ((count - done) & 0x2) { | |
954 | iowrite16(*(u16 *)(buf + done), addr + done); | |
955 | done += 2; | |
956 | } | |
957 | if ((count - done) & 0x1) { | |
958 | iowrite8(*(u8 *)(buf + done), addr + done); | |
959 | done += 1; | |
960 | } | |
961 | out: | |
3d0f8bc7 MW |
962 | retval = count; |
963 | ||
886953e9 EC |
964 | spin_unlock(&image->lock); |
965 | ||
3d0f8bc7 | 966 | return retval; |
60479690 MW |
967 | } |
968 | ||
efbb979d | 969 | static unsigned int ca91cx42_master_rmw(struct vme_master_resource *image, |
04e10e15 MW |
970 | unsigned int mask, unsigned int compare, unsigned int swap, |
971 | loff_t offset) | |
972 | { | |
b91a9363 MV |
973 | u32 result; |
974 | uintptr_t pci_addr; | |
04e10e15 MW |
975 | int i; |
976 | struct ca91cx42_driver *bridge; | |
977 | struct device *dev; | |
978 | ||
979 | bridge = image->parent->driver_priv; | |
980 | dev = image->parent->parent; | |
981 | ||
982 | /* Find the PCI address that maps to the desired VME address */ | |
983 | i = image->number; | |
984 | ||
985 | /* Locking as we can only do one of these at a time */ | |
886953e9 | 986 | mutex_lock(&bridge->vme_rmw); |
04e10e15 MW |
987 | |
988 | /* Lock image */ | |
886953e9 | 989 | spin_lock(&image->lock); |
04e10e15 | 990 | |
b91a9363 | 991 | pci_addr = (uintptr_t)image->kern_base + offset; |
04e10e15 MW |
992 | |
993 | /* Address must be 4-byte aligned */ | |
994 | if (pci_addr & 0x3) { | |
995 | dev_err(dev, "RMW Address not 4-byte aligned\n"); | |
7c0ace54 JL |
996 | result = -EINVAL; |
997 | goto out; | |
04e10e15 MW |
998 | } |
999 | ||
1000 | /* Ensure RMW Disabled whilst configuring */ | |
1001 | iowrite32(0, bridge->base + SCYC_CTL); | |
1002 | ||
1003 | /* Configure registers */ | |
1004 | iowrite32(mask, bridge->base + SCYC_EN); | |
1005 | iowrite32(compare, bridge->base + SCYC_CMP); | |
1006 | iowrite32(swap, bridge->base + SCYC_SWP); | |
1007 | iowrite32(pci_addr, bridge->base + SCYC_ADDR); | |
1008 | ||
1009 | /* Enable RMW */ | |
1010 | iowrite32(CA91CX42_SCYC_CTL_CYC_RMW, bridge->base + SCYC_CTL); | |
1011 | ||
1012 | /* Kick process off with a read to the required address. */ | |
1013 | result = ioread32(image->kern_base + offset); | |
1014 | ||
1015 | /* Disable RMW */ | |
1016 | iowrite32(0, bridge->base + SCYC_CTL); | |
1017 | ||
7c0ace54 | 1018 | out: |
886953e9 | 1019 | spin_unlock(&image->lock); |
04e10e15 | 1020 | |
886953e9 | 1021 | mutex_unlock(&bridge->vme_rmw); |
04e10e15 MW |
1022 | |
1023 | return result; | |
1024 | } | |
1025 | ||
efbb979d EC |
1026 | static int ca91cx42_dma_list_add(struct vme_dma_list *list, |
1027 | struct vme_dma_attr *src, struct vme_dma_attr *dest, size_t count) | |
4860ab74 MW |
1028 | { |
1029 | struct ca91cx42_dma_entry *entry, *prev; | |
1030 | struct vme_dma_pci *pci_attr; | |
1031 | struct vme_dma_vme *vme_attr; | |
1032 | dma_addr_t desc_ptr; | |
1033 | int retval = 0; | |
48d9356e MW |
1034 | struct device *dev; |
1035 | ||
1036 | dev = list->parent->parent->parent; | |
4860ab74 MW |
1037 | |
1038 | /* XXX descriptor must be aligned on 64-bit boundaries */ | |
32414878 | 1039 | entry = kmalloc(sizeof(struct ca91cx42_dma_entry), GFP_KERNEL); |
4860ab74 | 1040 | if (entry == NULL) { |
48d9356e | 1041 | dev_err(dev, "Failed to allocate memory for dma resource " |
4860ab74 MW |
1042 | "structure\n"); |
1043 | retval = -ENOMEM; | |
1044 | goto err_mem; | |
1045 | } | |
1046 | ||
1047 | /* Test descriptor alignment */ | |
886953e9 | 1048 | if ((unsigned long)&entry->descriptor & CA91CX42_DCPP_M) { |
48d9356e | 1049 | dev_err(dev, "Descriptor not aligned to 16 byte boundary as " |
886953e9 | 1050 | "required: %p\n", &entry->descriptor); |
4860ab74 MW |
1051 | retval = -EINVAL; |
1052 | goto err_align; | |
1053 | } | |
1054 | ||
886953e9 | 1055 | memset(&entry->descriptor, 0, sizeof(struct ca91cx42_dma_descriptor)); |
4860ab74 MW |
1056 | |
1057 | if (dest->type == VME_DMA_VME) { | |
1058 | entry->descriptor.dctl |= CA91CX42_DCTL_L2V; | |
feffce47 KV |
1059 | vme_attr = dest->private; |
1060 | pci_attr = src->private; | |
4860ab74 | 1061 | } else { |
feffce47 KV |
1062 | vme_attr = src->private; |
1063 | pci_attr = dest->private; | |
4860ab74 MW |
1064 | } |
1065 | ||
25985edc | 1066 | /* Check we can do fulfill required attributes */ |
4860ab74 MW |
1067 | if ((vme_attr->aspace & ~(VME_A16 | VME_A24 | VME_A32 | VME_USER1 | |
1068 | VME_USER2)) != 0) { | |
1069 | ||
48d9356e | 1070 | dev_err(dev, "Unsupported cycle type\n"); |
4860ab74 MW |
1071 | retval = -EINVAL; |
1072 | goto err_aspace; | |
1073 | } | |
1074 | ||
1075 | if ((vme_attr->cycle & ~(VME_SCT | VME_BLT | VME_SUPER | VME_USER | | |
1076 | VME_PROG | VME_DATA)) != 0) { | |
1077 | ||
48d9356e | 1078 | dev_err(dev, "Unsupported cycle type\n"); |
4860ab74 MW |
1079 | retval = -EINVAL; |
1080 | goto err_cycle; | |
1081 | } | |
1082 | ||
25985edc | 1083 | /* Check to see if we can fulfill source and destination */ |
4860ab74 MW |
1084 | if (!(((src->type == VME_DMA_PCI) && (dest->type == VME_DMA_VME)) || |
1085 | ((src->type == VME_DMA_VME) && (dest->type == VME_DMA_PCI)))) { | |
1086 | ||
48d9356e | 1087 | dev_err(dev, "Cannot perform transfer with this " |
4860ab74 MW |
1088 | "source-destination combination\n"); |
1089 | retval = -EINVAL; | |
1090 | goto err_direct; | |
1091 | } | |
1092 | ||
1093 | /* Setup cycle types */ | |
1094 | if (vme_attr->cycle & VME_BLT) | |
1095 | entry->descriptor.dctl |= CA91CX42_DCTL_VCT_BLT; | |
1096 | ||
1097 | /* Setup data width */ | |
1098 | switch (vme_attr->dwidth) { | |
1099 | case VME_D8: | |
1100 | entry->descriptor.dctl |= CA91CX42_DCTL_VDW_D8; | |
1101 | break; | |
1102 | case VME_D16: | |
1103 | entry->descriptor.dctl |= CA91CX42_DCTL_VDW_D16; | |
1104 | break; | |
1105 | case VME_D32: | |
1106 | entry->descriptor.dctl |= CA91CX42_DCTL_VDW_D32; | |
1107 | break; | |
1108 | case VME_D64: | |
1109 | entry->descriptor.dctl |= CA91CX42_DCTL_VDW_D64; | |
1110 | break; | |
1111 | default: | |
48d9356e | 1112 | dev_err(dev, "Invalid data width\n"); |
4860ab74 MW |
1113 | return -EINVAL; |
1114 | } | |
1115 | ||
1116 | /* Setup address space */ | |
1117 | switch (vme_attr->aspace) { | |
1118 | case VME_A16: | |
1119 | entry->descriptor.dctl |= CA91CX42_DCTL_VAS_A16; | |
1120 | break; | |
1121 | case VME_A24: | |
1122 | entry->descriptor.dctl |= CA91CX42_DCTL_VAS_A24; | |
1123 | break; | |
1124 | case VME_A32: | |
1125 | entry->descriptor.dctl |= CA91CX42_DCTL_VAS_A32; | |
1126 | break; | |
1127 | case VME_USER1: | |
1128 | entry->descriptor.dctl |= CA91CX42_DCTL_VAS_USER1; | |
1129 | break; | |
1130 | case VME_USER2: | |
1131 | entry->descriptor.dctl |= CA91CX42_DCTL_VAS_USER2; | |
1132 | break; | |
1133 | default: | |
48d9356e | 1134 | dev_err(dev, "Invalid address space\n"); |
4860ab74 MW |
1135 | return -EINVAL; |
1136 | break; | |
1137 | } | |
1138 | ||
1139 | if (vme_attr->cycle & VME_SUPER) | |
1140 | entry->descriptor.dctl |= CA91CX42_DCTL_SUPER_SUPR; | |
1141 | if (vme_attr->cycle & VME_PROG) | |
1142 | entry->descriptor.dctl |= CA91CX42_DCTL_PGM_PGM; | |
1143 | ||
1144 | entry->descriptor.dtbc = count; | |
1145 | entry->descriptor.dla = pci_attr->address; | |
1146 | entry->descriptor.dva = vme_attr->address; | |
1147 | entry->descriptor.dcpp = CA91CX42_DCPP_NULL; | |
1148 | ||
1149 | /* Add to list */ | |
886953e9 | 1150 | list_add_tail(&entry->list, &list->entries); |
4860ab74 MW |
1151 | |
1152 | /* Fill out previous descriptors "Next Address" */ | |
886953e9 | 1153 | if (entry->list.prev != &list->entries) { |
4860ab74 MW |
1154 | prev = list_entry(entry->list.prev, struct ca91cx42_dma_entry, |
1155 | list); | |
1156 | /* We need the bus address for the pointer */ | |
886953e9 | 1157 | desc_ptr = virt_to_bus(&entry->descriptor); |
4860ab74 MW |
1158 | prev->descriptor.dcpp = desc_ptr & ~CA91CX42_DCPP_M; |
1159 | } | |
1160 | ||
1161 | return 0; | |
1162 | ||
1163 | err_cycle: | |
1164 | err_aspace: | |
1165 | err_direct: | |
1166 | err_align: | |
1167 | kfree(entry); | |
1168 | err_mem: | |
1169 | return retval; | |
1170 | } | |
1171 | ||
1172 | static int ca91cx42_dma_busy(struct vme_bridge *ca91cx42_bridge) | |
1173 | { | |
1174 | u32 tmp; | |
1175 | struct ca91cx42_driver *bridge; | |
1176 | ||
1177 | bridge = ca91cx42_bridge->driver_priv; | |
1178 | ||
1179 | tmp = ioread32(bridge->base + DGCS); | |
1180 | ||
1181 | if (tmp & CA91CX42_DGCS_ACT) | |
1182 | return 0; | |
1183 | else | |
1184 | return 1; | |
1185 | } | |
1186 | ||
efbb979d | 1187 | static int ca91cx42_dma_list_exec(struct vme_dma_list *list) |
4860ab74 MW |
1188 | { |
1189 | struct vme_dma_resource *ctrlr; | |
1190 | struct ca91cx42_dma_entry *entry; | |
75c66b6d | 1191 | int retval; |
4860ab74 MW |
1192 | dma_addr_t bus_addr; |
1193 | u32 val; | |
48d9356e | 1194 | struct device *dev; |
4860ab74 MW |
1195 | struct ca91cx42_driver *bridge; |
1196 | ||
1197 | ctrlr = list->parent; | |
1198 | ||
1199 | bridge = ctrlr->parent->driver_priv; | |
48d9356e | 1200 | dev = ctrlr->parent->parent; |
4860ab74 | 1201 | |
886953e9 | 1202 | mutex_lock(&ctrlr->mtx); |
4860ab74 | 1203 | |
886953e9 | 1204 | if (!(list_empty(&ctrlr->running))) { |
4860ab74 MW |
1205 | /* |
1206 | * XXX We have an active DMA transfer and currently haven't | |
1207 | * sorted out the mechanism for "pending" DMA transfers. | |
1208 | * Return busy. | |
1209 | */ | |
1210 | /* Need to add to pending here */ | |
886953e9 | 1211 | mutex_unlock(&ctrlr->mtx); |
4860ab74 MW |
1212 | return -EBUSY; |
1213 | } else { | |
886953e9 | 1214 | list_add(&list->list, &ctrlr->running); |
4860ab74 MW |
1215 | } |
1216 | ||
1217 | /* Get first bus address and write into registers */ | |
886953e9 | 1218 | entry = list_first_entry(&list->entries, struct ca91cx42_dma_entry, |
4860ab74 MW |
1219 | list); |
1220 | ||
886953e9 | 1221 | bus_addr = virt_to_bus(&entry->descriptor); |
4860ab74 | 1222 | |
886953e9 | 1223 | mutex_unlock(&ctrlr->mtx); |
4860ab74 MW |
1224 | |
1225 | iowrite32(0, bridge->base + DTBC); | |
1226 | iowrite32(bus_addr & ~CA91CX42_DCPP_M, bridge->base + DCPP); | |
1227 | ||
1228 | /* Start the operation */ | |
1229 | val = ioread32(bridge->base + DGCS); | |
1230 | ||
1231 | /* XXX Could set VMEbus On and Off Counters here */ | |
1232 | val &= (CA91CX42_DGCS_VON_M | CA91CX42_DGCS_VOFF_M); | |
1233 | ||
1234 | val |= (CA91CX42_DGCS_CHAIN | CA91CX42_DGCS_STOP | CA91CX42_DGCS_HALT | | |
1235 | CA91CX42_DGCS_DONE | CA91CX42_DGCS_LERR | CA91CX42_DGCS_VERR | | |
1236 | CA91CX42_DGCS_PERR); | |
1237 | ||
1238 | iowrite32(val, bridge->base + DGCS); | |
1239 | ||
1240 | val |= CA91CX42_DGCS_GO; | |
1241 | ||
1242 | iowrite32(val, bridge->base + DGCS); | |
1243 | ||
75c66b6d DK |
1244 | retval = wait_event_interruptible(bridge->dma_queue, |
1245 | ca91cx42_dma_busy(ctrlr->parent)); | |
1246 | ||
1247 | if (retval) { | |
1248 | val = ioread32(bridge->base + DGCS); | |
1249 | iowrite32(val | CA91CX42_DGCS_STOP_REQ, bridge->base + DGCS); | |
1250 | /* Wait for the operation to abort */ | |
1251 | wait_event(bridge->dma_queue, | |
1252 | ca91cx42_dma_busy(ctrlr->parent)); | |
1253 | retval = -EINTR; | |
1254 | goto exit; | |
1255 | } | |
4860ab74 MW |
1256 | |
1257 | /* | |
1258 | * Read status register, this register is valid until we kick off a | |
1259 | * new transfer. | |
1260 | */ | |
1261 | val = ioread32(bridge->base + DGCS); | |
1262 | ||
1263 | if (val & (CA91CX42_DGCS_LERR | CA91CX42_DGCS_VERR | | |
1264 | CA91CX42_DGCS_PERR)) { | |
1265 | ||
48d9356e | 1266 | dev_err(dev, "ca91c042: DMA Error. DGCS=%08X\n", val); |
4860ab74 | 1267 | val = ioread32(bridge->base + DCTL); |
1cfb645c | 1268 | retval = -EIO; |
4860ab74 MW |
1269 | } |
1270 | ||
75c66b6d | 1271 | exit: |
4860ab74 | 1272 | /* Remove list from running list */ |
886953e9 EC |
1273 | mutex_lock(&ctrlr->mtx); |
1274 | list_del(&list->list); | |
1275 | mutex_unlock(&ctrlr->mtx); | |
4860ab74 MW |
1276 | |
1277 | return retval; | |
1278 | ||
1279 | } | |
1280 | ||
efbb979d | 1281 | static int ca91cx42_dma_list_empty(struct vme_dma_list *list) |
4860ab74 MW |
1282 | { |
1283 | struct list_head *pos, *temp; | |
1284 | struct ca91cx42_dma_entry *entry; | |
1285 | ||
1286 | /* detach and free each entry */ | |
886953e9 | 1287 | list_for_each_safe(pos, temp, &list->entries) { |
4860ab74 MW |
1288 | list_del(pos); |
1289 | entry = list_entry(pos, struct ca91cx42_dma_entry, list); | |
1290 | kfree(entry); | |
1291 | } | |
1292 | ||
1293 | return 0; | |
1294 | } | |
1295 | ||
2b82beb8 MW |
1296 | /* |
1297 | * All 4 location monitors reside at the same base - this is therefore a | |
1298 | * system wide configuration. | |
1299 | * | |
1300 | * This does not enable the LM monitor - that should be done when the first | |
1301 | * callback is attached and disabled when the last callback is removed. | |
1302 | */ | |
efbb979d | 1303 | static int ca91cx42_lm_set(struct vme_lm_resource *lm, |
6af04b06 | 1304 | unsigned long long lm_base, u32 aspace, u32 cycle) |
2b82beb8 MW |
1305 | { |
1306 | u32 temp_base, lm_ctl = 0; | |
1307 | int i; | |
1308 | struct ca91cx42_driver *bridge; | |
1309 | struct device *dev; | |
1310 | ||
1311 | bridge = lm->parent->driver_priv; | |
1312 | dev = lm->parent->parent; | |
1313 | ||
1314 | /* Check the alignment of the location monitor */ | |
1315 | temp_base = (u32)lm_base; | |
1316 | if (temp_base & 0xffff) { | |
1317 | dev_err(dev, "Location monitor must be aligned to 64KB " | |
1318 | "boundary"); | |
1319 | return -EINVAL; | |
1320 | } | |
1321 | ||
886953e9 | 1322 | mutex_lock(&lm->mtx); |
2b82beb8 MW |
1323 | |
1324 | /* If we already have a callback attached, we can't move it! */ | |
1325 | for (i = 0; i < lm->monitors; i++) { | |
1326 | if (bridge->lm_callback[i] != NULL) { | |
886953e9 | 1327 | mutex_unlock(&lm->mtx); |
2b82beb8 MW |
1328 | dev_err(dev, "Location monitor callback attached, " |
1329 | "can't reset\n"); | |
1330 | return -EBUSY; | |
1331 | } | |
1332 | } | |
1333 | ||
1334 | switch (aspace) { | |
1335 | case VME_A16: | |
1336 | lm_ctl |= CA91CX42_LM_CTL_AS_A16; | |
1337 | break; | |
1338 | case VME_A24: | |
1339 | lm_ctl |= CA91CX42_LM_CTL_AS_A24; | |
1340 | break; | |
1341 | case VME_A32: | |
1342 | lm_ctl |= CA91CX42_LM_CTL_AS_A32; | |
1343 | break; | |
1344 | default: | |
886953e9 | 1345 | mutex_unlock(&lm->mtx); |
2b82beb8 MW |
1346 | dev_err(dev, "Invalid address space\n"); |
1347 | return -EINVAL; | |
1348 | break; | |
1349 | } | |
1350 | ||
1351 | if (cycle & VME_SUPER) | |
1352 | lm_ctl |= CA91CX42_LM_CTL_SUPR; | |
1353 | if (cycle & VME_USER) | |
1354 | lm_ctl |= CA91CX42_LM_CTL_NPRIV; | |
1355 | if (cycle & VME_PROG) | |
1356 | lm_ctl |= CA91CX42_LM_CTL_PGM; | |
1357 | if (cycle & VME_DATA) | |
1358 | lm_ctl |= CA91CX42_LM_CTL_DATA; | |
1359 | ||
1360 | iowrite32(lm_base, bridge->base + LM_BS); | |
1361 | iowrite32(lm_ctl, bridge->base + LM_CTL); | |
1362 | ||
886953e9 | 1363 | mutex_unlock(&lm->mtx); |
2b82beb8 MW |
1364 | |
1365 | return 0; | |
1366 | } | |
1367 | ||
1368 | /* Get configuration of the callback monitor and return whether it is enabled | |
1369 | * or disabled. | |
1370 | */ | |
efbb979d | 1371 | static int ca91cx42_lm_get(struct vme_lm_resource *lm, |
6af04b06 | 1372 | unsigned long long *lm_base, u32 *aspace, u32 *cycle) |
2b82beb8 MW |
1373 | { |
1374 | u32 lm_ctl, enabled = 0; | |
1375 | struct ca91cx42_driver *bridge; | |
1376 | ||
1377 | bridge = lm->parent->driver_priv; | |
1378 | ||
886953e9 | 1379 | mutex_lock(&lm->mtx); |
2b82beb8 MW |
1380 | |
1381 | *lm_base = (unsigned long long)ioread32(bridge->base + LM_BS); | |
1382 | lm_ctl = ioread32(bridge->base + LM_CTL); | |
1383 | ||
1384 | if (lm_ctl & CA91CX42_LM_CTL_EN) | |
1385 | enabled = 1; | |
1386 | ||
1387 | if ((lm_ctl & CA91CX42_LM_CTL_AS_M) == CA91CX42_LM_CTL_AS_A16) | |
1388 | *aspace = VME_A16; | |
1389 | if ((lm_ctl & CA91CX42_LM_CTL_AS_M) == CA91CX42_LM_CTL_AS_A24) | |
1390 | *aspace = VME_A24; | |
1391 | if ((lm_ctl & CA91CX42_LM_CTL_AS_M) == CA91CX42_LM_CTL_AS_A32) | |
1392 | *aspace = VME_A32; | |
1393 | ||
1394 | *cycle = 0; | |
1395 | if (lm_ctl & CA91CX42_LM_CTL_SUPR) | |
1396 | *cycle |= VME_SUPER; | |
1397 | if (lm_ctl & CA91CX42_LM_CTL_NPRIV) | |
1398 | *cycle |= VME_USER; | |
1399 | if (lm_ctl & CA91CX42_LM_CTL_PGM) | |
1400 | *cycle |= VME_PROG; | |
1401 | if (lm_ctl & CA91CX42_LM_CTL_DATA) | |
1402 | *cycle |= VME_DATA; | |
1403 | ||
886953e9 | 1404 | mutex_unlock(&lm->mtx); |
2b82beb8 MW |
1405 | |
1406 | return enabled; | |
1407 | } | |
1408 | ||
1409 | /* | |
1410 | * Attach a callback to a specific location monitor. | |
1411 | * | |
1412 | * Callback will be passed the monitor triggered. | |
1413 | */ | |
efbb979d | 1414 | static int ca91cx42_lm_attach(struct vme_lm_resource *lm, int monitor, |
fa54b326 | 1415 | void (*callback)(void *), void *data) |
2b82beb8 MW |
1416 | { |
1417 | u32 lm_ctl, tmp; | |
1418 | struct ca91cx42_driver *bridge; | |
1419 | struct device *dev; | |
1420 | ||
1421 | bridge = lm->parent->driver_priv; | |
1422 | dev = lm->parent->parent; | |
1423 | ||
886953e9 | 1424 | mutex_lock(&lm->mtx); |
2b82beb8 MW |
1425 | |
1426 | /* Ensure that the location monitor is configured - need PGM or DATA */ | |
1427 | lm_ctl = ioread32(bridge->base + LM_CTL); | |
1428 | if ((lm_ctl & (CA91CX42_LM_CTL_PGM | CA91CX42_LM_CTL_DATA)) == 0) { | |
886953e9 | 1429 | mutex_unlock(&lm->mtx); |
2b82beb8 MW |
1430 | dev_err(dev, "Location monitor not properly configured\n"); |
1431 | return -EINVAL; | |
1432 | } | |
1433 | ||
1434 | /* Check that a callback isn't already attached */ | |
1435 | if (bridge->lm_callback[monitor] != NULL) { | |
886953e9 | 1436 | mutex_unlock(&lm->mtx); |
2b82beb8 MW |
1437 | dev_err(dev, "Existing callback attached\n"); |
1438 | return -EBUSY; | |
1439 | } | |
1440 | ||
1441 | /* Attach callback */ | |
1442 | bridge->lm_callback[monitor] = callback; | |
fa54b326 | 1443 | bridge->lm_data[monitor] = data; |
2b82beb8 MW |
1444 | |
1445 | /* Enable Location Monitor interrupt */ | |
1446 | tmp = ioread32(bridge->base + LINT_EN); | |
1447 | tmp |= CA91CX42_LINT_LM[monitor]; | |
1448 | iowrite32(tmp, bridge->base + LINT_EN); | |
1449 | ||
1450 | /* Ensure that global Location Monitor Enable set */ | |
1451 | if ((lm_ctl & CA91CX42_LM_CTL_EN) == 0) { | |
1452 | lm_ctl |= CA91CX42_LM_CTL_EN; | |
1453 | iowrite32(lm_ctl, bridge->base + LM_CTL); | |
1454 | } | |
1455 | ||
886953e9 | 1456 | mutex_unlock(&lm->mtx); |
2b82beb8 MW |
1457 | |
1458 | return 0; | |
1459 | } | |
1460 | ||
1461 | /* | |
1462 | * Detach a callback function forn a specific location monitor. | |
1463 | */ | |
efbb979d | 1464 | static int ca91cx42_lm_detach(struct vme_lm_resource *lm, int monitor) |
2b82beb8 MW |
1465 | { |
1466 | u32 tmp; | |
1467 | struct ca91cx42_driver *bridge; | |
1468 | ||
1469 | bridge = lm->parent->driver_priv; | |
1470 | ||
886953e9 | 1471 | mutex_lock(&lm->mtx); |
2b82beb8 MW |
1472 | |
1473 | /* Disable Location Monitor and ensure previous interrupts are clear */ | |
1474 | tmp = ioread32(bridge->base + LINT_EN); | |
1475 | tmp &= ~CA91CX42_LINT_LM[monitor]; | |
1476 | iowrite32(tmp, bridge->base + LINT_EN); | |
1477 | ||
1478 | iowrite32(CA91CX42_LINT_LM[monitor], | |
1479 | bridge->base + LINT_STAT); | |
1480 | ||
1481 | /* Detach callback */ | |
1482 | bridge->lm_callback[monitor] = NULL; | |
fa54b326 | 1483 | bridge->lm_data[monitor] = NULL; |
2b82beb8 MW |
1484 | |
1485 | /* If all location monitors disabled, disable global Location Monitor */ | |
1486 | if ((tmp & (CA91CX42_LINT_LM0 | CA91CX42_LINT_LM1 | CA91CX42_LINT_LM2 | | |
1487 | CA91CX42_LINT_LM3)) == 0) { | |
1488 | tmp = ioread32(bridge->base + LM_CTL); | |
1489 | tmp &= ~CA91CX42_LM_CTL_EN; | |
1490 | iowrite32(tmp, bridge->base + LM_CTL); | |
1491 | } | |
1492 | ||
886953e9 | 1493 | mutex_unlock(&lm->mtx); |
2b82beb8 MW |
1494 | |
1495 | return 0; | |
1496 | } | |
1497 | ||
efbb979d | 1498 | static int ca91cx42_slot_get(struct vme_bridge *ca91cx42_bridge) |
60479690 | 1499 | { |
3d0f8bc7 | 1500 | u32 slot = 0; |
29848ac9 MW |
1501 | struct ca91cx42_driver *bridge; |
1502 | ||
1503 | bridge = ca91cx42_bridge->driver_priv; | |
60479690 | 1504 | |
12b2d5c0 | 1505 | if (!geoid) { |
29848ac9 | 1506 | slot = ioread32(bridge->base + VCSR_BS); |
12b2d5c0 MW |
1507 | slot = ((slot & CA91CX42_VCSR_BS_SLOT_M) >> 27); |
1508 | } else | |
1509 | slot = geoid; | |
1510 | ||
3d0f8bc7 MW |
1511 | return (int)slot; |
1512 | ||
1513 | } | |
1514 | ||
a11cfdf4 | 1515 | static void *ca91cx42_alloc_consistent(struct device *parent, size_t size, |
7f58f025 MV |
1516 | dma_addr_t *dma) |
1517 | { | |
1518 | struct pci_dev *pdev; | |
1519 | ||
1520 | /* Find pci_dev container of dev */ | |
445f8249 | 1521 | pdev = to_pci_dev(parent); |
7f58f025 MV |
1522 | |
1523 | return pci_alloc_consistent(pdev, size, dma); | |
1524 | } | |
1525 | ||
a11cfdf4 HS |
1526 | static void ca91cx42_free_consistent(struct device *parent, size_t size, |
1527 | void *vaddr, dma_addr_t dma) | |
7f58f025 MV |
1528 | { |
1529 | struct pci_dev *pdev; | |
1530 | ||
1531 | /* Find pci_dev container of dev */ | |
445f8249 | 1532 | pdev = to_pci_dev(parent); |
7f58f025 MV |
1533 | |
1534 | pci_free_consistent(pdev, size, vaddr, dma); | |
1535 | } | |
1536 | ||
3d0f8bc7 MW |
1537 | /* |
1538 | * Configure CR/CSR space | |
1539 | * | |
1540 | * Access to the CR/CSR can be configured at power-up. The location of the | |
1541 | * CR/CSR registers in the CR/CSR address space is determined by the boards | |
1542 | * Auto-ID or Geographic address. This function ensures that the window is | |
1543 | * enabled at an offset consistent with the boards geopgraphic address. | |
1544 | */ | |
29848ac9 MW |
1545 | static int ca91cx42_crcsr_init(struct vme_bridge *ca91cx42_bridge, |
1546 | struct pci_dev *pdev) | |
3d0f8bc7 MW |
1547 | { |
1548 | unsigned int crcsr_addr; | |
1549 | int tmp, slot; | |
29848ac9 MW |
1550 | struct ca91cx42_driver *bridge; |
1551 | ||
1552 | bridge = ca91cx42_bridge->driver_priv; | |
3d0f8bc7 | 1553 | |
29848ac9 | 1554 | slot = ca91cx42_slot_get(ca91cx42_bridge); |
25331ba2 MW |
1555 | |
1556 | /* Write CSR Base Address if slot ID is supplied as a module param */ | |
1557 | if (geoid) | |
1558 | iowrite32(geoid << 27, bridge->base + VCSR_BS); | |
1559 | ||
3d0f8bc7 MW |
1560 | dev_info(&pdev->dev, "CR/CSR Offset: %d\n", slot); |
1561 | if (slot == 0) { | |
1562 | dev_err(&pdev->dev, "Slot number is unset, not configuring " | |
1563 | "CR/CSR space\n"); | |
1564 | return -EINVAL; | |
60479690 | 1565 | } |
3d0f8bc7 MW |
1566 | |
1567 | /* Allocate mem for CR/CSR image */ | |
88b2608c JP |
1568 | bridge->crcsr_kernel = pci_zalloc_consistent(pdev, VME_CRCSR_BUF_SIZE, |
1569 | &bridge->crcsr_bus); | |
29848ac9 | 1570 | if (bridge->crcsr_kernel == NULL) { |
3d0f8bc7 MW |
1571 | dev_err(&pdev->dev, "Failed to allocate memory for CR/CSR " |
1572 | "image\n"); | |
1573 | return -ENOMEM; | |
60479690 MW |
1574 | } |
1575 | ||
3d0f8bc7 | 1576 | crcsr_addr = slot * (512 * 1024); |
29848ac9 | 1577 | iowrite32(bridge->crcsr_bus - crcsr_addr, bridge->base + VCSR_TO); |
60479690 | 1578 | |
29848ac9 | 1579 | tmp = ioread32(bridge->base + VCSR_CTL); |
3d0f8bc7 | 1580 | tmp |= CA91CX42_VCSR_CTL_EN; |
29848ac9 | 1581 | iowrite32(tmp, bridge->base + VCSR_CTL); |
60479690 | 1582 | |
3d0f8bc7 | 1583 | return 0; |
60479690 MW |
1584 | } |
1585 | ||
29848ac9 MW |
1586 | static void ca91cx42_crcsr_exit(struct vme_bridge *ca91cx42_bridge, |
1587 | struct pci_dev *pdev) | |
60479690 | 1588 | { |
3d0f8bc7 | 1589 | u32 tmp; |
29848ac9 MW |
1590 | struct ca91cx42_driver *bridge; |
1591 | ||
1592 | bridge = ca91cx42_bridge->driver_priv; | |
60479690 | 1593 | |
3d0f8bc7 | 1594 | /* Turn off CR/CSR space */ |
29848ac9 | 1595 | tmp = ioread32(bridge->base + VCSR_CTL); |
3d0f8bc7 | 1596 | tmp &= ~CA91CX42_VCSR_CTL_EN; |
29848ac9 | 1597 | iowrite32(tmp, bridge->base + VCSR_CTL); |
60479690 | 1598 | |
3d0f8bc7 | 1599 | /* Free image */ |
29848ac9 | 1600 | iowrite32(0, bridge->base + VCSR_TO); |
60479690 | 1601 | |
29848ac9 MW |
1602 | pci_free_consistent(pdev, VME_CRCSR_BUF_SIZE, bridge->crcsr_kernel, |
1603 | bridge->crcsr_bus); | |
3d0f8bc7 | 1604 | } |
60479690 | 1605 | |
3d0f8bc7 MW |
1606 | static int ca91cx42_probe(struct pci_dev *pdev, const struct pci_device_id *id) |
1607 | { | |
1608 | int retval, i; | |
1609 | u32 data; | |
43f5e46c | 1610 | struct list_head *pos = NULL, *n; |
29848ac9 MW |
1611 | struct vme_bridge *ca91cx42_bridge; |
1612 | struct ca91cx42_driver *ca91cx42_device; | |
3d0f8bc7 MW |
1613 | struct vme_master_resource *master_image; |
1614 | struct vme_slave_resource *slave_image; | |
3d0f8bc7 | 1615 | struct vme_dma_resource *dma_ctrlr; |
3d0f8bc7 MW |
1616 | struct vme_lm_resource *lm; |
1617 | ||
1618 | /* We want to support more than one of each bridge so we need to | |
1619 | * dynamically allocate the bridge structure | |
1620 | */ | |
7a6cb0d5 | 1621 | ca91cx42_bridge = kzalloc(sizeof(struct vme_bridge), GFP_KERNEL); |
3d0f8bc7 MW |
1622 | |
1623 | if (ca91cx42_bridge == NULL) { | |
1624 | dev_err(&pdev->dev, "Failed to allocate memory for device " | |
1625 | "structure\n"); | |
1626 | retval = -ENOMEM; | |
1627 | goto err_struct; | |
1628 | } | |
326071b3 | 1629 | vme_init_bridge(ca91cx42_bridge); |
3d0f8bc7 | 1630 | |
7a6cb0d5 | 1631 | ca91cx42_device = kzalloc(sizeof(struct ca91cx42_driver), GFP_KERNEL); |
29848ac9 MW |
1632 | |
1633 | if (ca91cx42_device == NULL) { | |
1634 | dev_err(&pdev->dev, "Failed to allocate memory for device " | |
1635 | "structure\n"); | |
1636 | retval = -ENOMEM; | |
1637 | goto err_driver; | |
1638 | } | |
1639 | ||
29848ac9 MW |
1640 | ca91cx42_bridge->driver_priv = ca91cx42_device; |
1641 | ||
3d0f8bc7 MW |
1642 | /* Enable the device */ |
1643 | retval = pci_enable_device(pdev); | |
1644 | if (retval) { | |
1645 | dev_err(&pdev->dev, "Unable to enable device\n"); | |
1646 | goto err_enable; | |
1647 | } | |
1648 | ||
1649 | /* Map Registers */ | |
1650 | retval = pci_request_regions(pdev, driver_name); | |
1651 | if (retval) { | |
1652 | dev_err(&pdev->dev, "Unable to reserve resources\n"); | |
1653 | goto err_resource; | |
1654 | } | |
1655 | ||
1656 | /* map registers in BAR 0 */ | |
29848ac9 | 1657 | ca91cx42_device->base = ioremap_nocache(pci_resource_start(pdev, 0), |
3d0f8bc7 | 1658 | 4096); |
29848ac9 | 1659 | if (!ca91cx42_device->base) { |
3d0f8bc7 MW |
1660 | dev_err(&pdev->dev, "Unable to remap CRG region\n"); |
1661 | retval = -EIO; | |
1662 | goto err_remap; | |
1663 | } | |
1664 | ||
1665 | /* Check to see if the mapping worked out */ | |
29848ac9 | 1666 | data = ioread32(ca91cx42_device->base + CA91CX42_PCI_ID) & 0x0000FFFF; |
3d0f8bc7 MW |
1667 | if (data != PCI_VENDOR_ID_TUNDRA) { |
1668 | dev_err(&pdev->dev, "PCI_ID check failed\n"); | |
1669 | retval = -EIO; | |
1670 | goto err_test; | |
1671 | } | |
1672 | ||
1673 | /* Initialize wait queues & mutual exclusion flags */ | |
886953e9 EC |
1674 | init_waitqueue_head(&ca91cx42_device->dma_queue); |
1675 | init_waitqueue_head(&ca91cx42_device->iack_queue); | |
1676 | mutex_init(&ca91cx42_device->vme_int); | |
1677 | mutex_init(&ca91cx42_device->vme_rmw); | |
3d0f8bc7 | 1678 | |
886953e9 | 1679 | ca91cx42_bridge->parent = &pdev->dev; |
3d0f8bc7 MW |
1680 | strcpy(ca91cx42_bridge->name, driver_name); |
1681 | ||
1682 | /* Setup IRQ */ | |
1683 | retval = ca91cx42_irq_init(ca91cx42_bridge); | |
1684 | if (retval != 0) { | |
1685 | dev_err(&pdev->dev, "Chip Initialization failed.\n"); | |
1686 | goto err_irq; | |
1687 | } | |
1688 | ||
1689 | /* Add master windows to list */ | |
3d0f8bc7 MW |
1690 | for (i = 0; i < CA91C142_MAX_MASTER; i++) { |
1691 | master_image = kmalloc(sizeof(struct vme_master_resource), | |
1692 | GFP_KERNEL); | |
1693 | if (master_image == NULL) { | |
1694 | dev_err(&pdev->dev, "Failed to allocate memory for " | |
1695 | "master resource structure\n"); | |
1696 | retval = -ENOMEM; | |
1697 | goto err_master; | |
1698 | } | |
1699 | master_image->parent = ca91cx42_bridge; | |
886953e9 | 1700 | spin_lock_init(&master_image->lock); |
3d0f8bc7 MW |
1701 | master_image->locked = 0; |
1702 | master_image->number = i; | |
1703 | master_image->address_attr = VME_A16 | VME_A24 | VME_A32 | | |
1704 | VME_CRCSR | VME_USER1 | VME_USER2; | |
1705 | master_image->cycle_attr = VME_SCT | VME_BLT | VME_MBLT | | |
1706 | VME_SUPER | VME_USER | VME_PROG | VME_DATA; | |
1707 | master_image->width_attr = VME_D8 | VME_D16 | VME_D32 | VME_D64; | |
886953e9 | 1708 | memset(&master_image->bus_resource, 0, |
3d0f8bc7 MW |
1709 | sizeof(struct resource)); |
1710 | master_image->kern_base = NULL; | |
886953e9 EC |
1711 | list_add_tail(&master_image->list, |
1712 | &ca91cx42_bridge->master_resources); | |
3d0f8bc7 MW |
1713 | } |
1714 | ||
1715 | /* Add slave windows to list */ | |
3d0f8bc7 MW |
1716 | for (i = 0; i < CA91C142_MAX_SLAVE; i++) { |
1717 | slave_image = kmalloc(sizeof(struct vme_slave_resource), | |
1718 | GFP_KERNEL); | |
1719 | if (slave_image == NULL) { | |
1720 | dev_err(&pdev->dev, "Failed to allocate memory for " | |
1721 | "slave resource structure\n"); | |
1722 | retval = -ENOMEM; | |
1723 | goto err_slave; | |
1724 | } | |
1725 | slave_image->parent = ca91cx42_bridge; | |
886953e9 | 1726 | mutex_init(&slave_image->mtx); |
3d0f8bc7 MW |
1727 | slave_image->locked = 0; |
1728 | slave_image->number = i; | |
1729 | slave_image->address_attr = VME_A24 | VME_A32 | VME_USER1 | | |
1730 | VME_USER2; | |
1731 | ||
1732 | /* Only windows 0 and 4 support A16 */ | |
1733 | if (i == 0 || i == 4) | |
1734 | slave_image->address_attr |= VME_A16; | |
1735 | ||
1736 | slave_image->cycle_attr = VME_SCT | VME_BLT | VME_MBLT | | |
1737 | VME_SUPER | VME_USER | VME_PROG | VME_DATA; | |
886953e9 EC |
1738 | list_add_tail(&slave_image->list, |
1739 | &ca91cx42_bridge->slave_resources); | |
3d0f8bc7 | 1740 | } |
4860ab74 | 1741 | |
3d0f8bc7 | 1742 | /* Add dma engines to list */ |
3d0f8bc7 MW |
1743 | for (i = 0; i < CA91C142_MAX_DMA; i++) { |
1744 | dma_ctrlr = kmalloc(sizeof(struct vme_dma_resource), | |
1745 | GFP_KERNEL); | |
1746 | if (dma_ctrlr == NULL) { | |
1747 | dev_err(&pdev->dev, "Failed to allocate memory for " | |
1748 | "dma resource structure\n"); | |
1749 | retval = -ENOMEM; | |
1750 | goto err_dma; | |
1751 | } | |
1752 | dma_ctrlr->parent = ca91cx42_bridge; | |
886953e9 | 1753 | mutex_init(&dma_ctrlr->mtx); |
3d0f8bc7 MW |
1754 | dma_ctrlr->locked = 0; |
1755 | dma_ctrlr->number = i; | |
4f723df4 MW |
1756 | dma_ctrlr->route_attr = VME_DMA_VME_TO_MEM | |
1757 | VME_DMA_MEM_TO_VME; | |
886953e9 EC |
1758 | INIT_LIST_HEAD(&dma_ctrlr->pending); |
1759 | INIT_LIST_HEAD(&dma_ctrlr->running); | |
1760 | list_add_tail(&dma_ctrlr->list, | |
1761 | &ca91cx42_bridge->dma_resources); | |
3d0f8bc7 | 1762 | } |
4860ab74 | 1763 | |
3d0f8bc7 | 1764 | /* Add location monitor to list */ |
3d0f8bc7 MW |
1765 | lm = kmalloc(sizeof(struct vme_lm_resource), GFP_KERNEL); |
1766 | if (lm == NULL) { | |
1767 | dev_err(&pdev->dev, "Failed to allocate memory for " | |
1768 | "location monitor resource structure\n"); | |
1769 | retval = -ENOMEM; | |
1770 | goto err_lm; | |
1771 | } | |
1772 | lm->parent = ca91cx42_bridge; | |
886953e9 | 1773 | mutex_init(&lm->mtx); |
3d0f8bc7 MW |
1774 | lm->locked = 0; |
1775 | lm->number = 1; | |
1776 | lm->monitors = 4; | |
886953e9 | 1777 | list_add_tail(&lm->list, &ca91cx42_bridge->lm_resources); |
3d0f8bc7 MW |
1778 | |
1779 | ca91cx42_bridge->slave_get = ca91cx42_slave_get; | |
1780 | ca91cx42_bridge->slave_set = ca91cx42_slave_set; | |
1781 | ca91cx42_bridge->master_get = ca91cx42_master_get; | |
1782 | ca91cx42_bridge->master_set = ca91cx42_master_set; | |
1783 | ca91cx42_bridge->master_read = ca91cx42_master_read; | |
1784 | ca91cx42_bridge->master_write = ca91cx42_master_write; | |
3d0f8bc7 MW |
1785 | ca91cx42_bridge->master_rmw = ca91cx42_master_rmw; |
1786 | ca91cx42_bridge->dma_list_add = ca91cx42_dma_list_add; | |
1787 | ca91cx42_bridge->dma_list_exec = ca91cx42_dma_list_exec; | |
1788 | ca91cx42_bridge->dma_list_empty = ca91cx42_dma_list_empty; | |
c813f592 MW |
1789 | ca91cx42_bridge->irq_set = ca91cx42_irq_set; |
1790 | ca91cx42_bridge->irq_generate = ca91cx42_irq_generate; | |
3d0f8bc7 MW |
1791 | ca91cx42_bridge->lm_set = ca91cx42_lm_set; |
1792 | ca91cx42_bridge->lm_get = ca91cx42_lm_get; | |
1793 | ca91cx42_bridge->lm_attach = ca91cx42_lm_attach; | |
1794 | ca91cx42_bridge->lm_detach = ca91cx42_lm_detach; | |
3d0f8bc7 | 1795 | ca91cx42_bridge->slot_get = ca91cx42_slot_get; |
7f58f025 MV |
1796 | ca91cx42_bridge->alloc_consistent = ca91cx42_alloc_consistent; |
1797 | ca91cx42_bridge->free_consistent = ca91cx42_free_consistent; | |
3d0f8bc7 | 1798 | |
29848ac9 | 1799 | data = ioread32(ca91cx42_device->base + MISC_CTL); |
3d0f8bc7 MW |
1800 | dev_info(&pdev->dev, "Board is%s the VME system controller\n", |
1801 | (data & CA91CX42_MISC_CTL_SYSCON) ? "" : " not"); | |
29848ac9 MW |
1802 | dev_info(&pdev->dev, "Slot ID is %d\n", |
1803 | ca91cx42_slot_get(ca91cx42_bridge)); | |
3d0f8bc7 | 1804 | |
7946328f | 1805 | if (ca91cx42_crcsr_init(ca91cx42_bridge, pdev)) |
3d0f8bc7 | 1806 | dev_err(&pdev->dev, "CR/CSR configuration failed.\n"); |
60479690 | 1807 | |
3d0f8bc7 MW |
1808 | /* Need to save ca91cx42_bridge pointer locally in link list for use in |
1809 | * ca91cx42_remove() | |
1810 | */ | |
1811 | retval = vme_register_bridge(ca91cx42_bridge); | |
1812 | if (retval != 0) { | |
1813 | dev_err(&pdev->dev, "Chip Registration failed.\n"); | |
1814 | goto err_reg; | |
1815 | } | |
1816 | ||
29848ac9 MW |
1817 | pci_set_drvdata(pdev, ca91cx42_bridge); |
1818 | ||
3d0f8bc7 MW |
1819 | return 0; |
1820 | ||
3d0f8bc7 | 1821 | err_reg: |
29848ac9 | 1822 | ca91cx42_crcsr_exit(ca91cx42_bridge, pdev); |
3d0f8bc7 MW |
1823 | err_lm: |
1824 | /* resources are stored in link list */ | |
43f5e46c | 1825 | list_for_each_safe(pos, n, &ca91cx42_bridge->lm_resources) { |
3d0f8bc7 MW |
1826 | lm = list_entry(pos, struct vme_lm_resource, list); |
1827 | list_del(pos); | |
1828 | kfree(lm); | |
1829 | } | |
3d0f8bc7 MW |
1830 | err_dma: |
1831 | /* resources are stored in link list */ | |
43f5e46c | 1832 | list_for_each_safe(pos, n, &ca91cx42_bridge->dma_resources) { |
3d0f8bc7 MW |
1833 | dma_ctrlr = list_entry(pos, struct vme_dma_resource, list); |
1834 | list_del(pos); | |
1835 | kfree(dma_ctrlr); | |
60479690 | 1836 | } |
3d0f8bc7 MW |
1837 | err_slave: |
1838 | /* resources are stored in link list */ | |
43f5e46c | 1839 | list_for_each_safe(pos, n, &ca91cx42_bridge->slave_resources) { |
3d0f8bc7 MW |
1840 | slave_image = list_entry(pos, struct vme_slave_resource, list); |
1841 | list_del(pos); | |
1842 | kfree(slave_image); | |
1843 | } | |
1844 | err_master: | |
1845 | /* resources are stored in link list */ | |
43f5e46c | 1846 | list_for_each_safe(pos, n, &ca91cx42_bridge->master_resources) { |
3d0f8bc7 MW |
1847 | master_image = list_entry(pos, struct vme_master_resource, |
1848 | list); | |
1849 | list_del(pos); | |
1850 | kfree(master_image); | |
1851 | } | |
1852 | ||
29848ac9 | 1853 | ca91cx42_irq_exit(ca91cx42_device, pdev); |
3d0f8bc7 MW |
1854 | err_irq: |
1855 | err_test: | |
29848ac9 | 1856 | iounmap(ca91cx42_device->base); |
3d0f8bc7 MW |
1857 | err_remap: |
1858 | pci_release_regions(pdev); | |
1859 | err_resource: | |
1860 | pci_disable_device(pdev); | |
1861 | err_enable: | |
29848ac9 MW |
1862 | kfree(ca91cx42_device); |
1863 | err_driver: | |
3d0f8bc7 MW |
1864 | kfree(ca91cx42_bridge); |
1865 | err_struct: | |
1866 | return retval; | |
60479690 | 1867 | |
60479690 MW |
1868 | } |
1869 | ||
efbb979d | 1870 | static void ca91cx42_remove(struct pci_dev *pdev) |
60479690 | 1871 | { |
43f5e46c | 1872 | struct list_head *pos = NULL, *n; |
3d0f8bc7 MW |
1873 | struct vme_master_resource *master_image; |
1874 | struct vme_slave_resource *slave_image; | |
1875 | struct vme_dma_resource *dma_ctrlr; | |
1876 | struct vme_lm_resource *lm; | |
29848ac9 MW |
1877 | struct ca91cx42_driver *bridge; |
1878 | struct vme_bridge *ca91cx42_bridge = pci_get_drvdata(pdev); | |
1879 | ||
1880 | bridge = ca91cx42_bridge->driver_priv; | |
1881 | ||
60479690 | 1882 | |
3d0f8bc7 | 1883 | /* Turn off Ints */ |
29848ac9 | 1884 | iowrite32(0, bridge->base + LINT_EN); |
3d0f8bc7 MW |
1885 | |
1886 | /* Turn off the windows */ | |
29848ac9 MW |
1887 | iowrite32(0x00800000, bridge->base + LSI0_CTL); |
1888 | iowrite32(0x00800000, bridge->base + LSI1_CTL); | |
1889 | iowrite32(0x00800000, bridge->base + LSI2_CTL); | |
1890 | iowrite32(0x00800000, bridge->base + LSI3_CTL); | |
1891 | iowrite32(0x00800000, bridge->base + LSI4_CTL); | |
1892 | iowrite32(0x00800000, bridge->base + LSI5_CTL); | |
1893 | iowrite32(0x00800000, bridge->base + LSI6_CTL); | |
1894 | iowrite32(0x00800000, bridge->base + LSI7_CTL); | |
1895 | iowrite32(0x00F00000, bridge->base + VSI0_CTL); | |
1896 | iowrite32(0x00F00000, bridge->base + VSI1_CTL); | |
1897 | iowrite32(0x00F00000, bridge->base + VSI2_CTL); | |
1898 | iowrite32(0x00F00000, bridge->base + VSI3_CTL); | |
1899 | iowrite32(0x00F00000, bridge->base + VSI4_CTL); | |
1900 | iowrite32(0x00F00000, bridge->base + VSI5_CTL); | |
1901 | iowrite32(0x00F00000, bridge->base + VSI6_CTL); | |
1902 | iowrite32(0x00F00000, bridge->base + VSI7_CTL); | |
3d0f8bc7 MW |
1903 | |
1904 | vme_unregister_bridge(ca91cx42_bridge); | |
bb9ea89e MW |
1905 | |
1906 | ca91cx42_crcsr_exit(ca91cx42_bridge, pdev); | |
1907 | ||
3d0f8bc7 | 1908 | /* resources are stored in link list */ |
43f5e46c | 1909 | list_for_each_safe(pos, n, &ca91cx42_bridge->lm_resources) { |
3d0f8bc7 MW |
1910 | lm = list_entry(pos, struct vme_lm_resource, list); |
1911 | list_del(pos); | |
1912 | kfree(lm); | |
60479690 | 1913 | } |
3d0f8bc7 MW |
1914 | |
1915 | /* resources are stored in link list */ | |
43f5e46c | 1916 | list_for_each_safe(pos, n, &ca91cx42_bridge->dma_resources) { |
3d0f8bc7 MW |
1917 | dma_ctrlr = list_entry(pos, struct vme_dma_resource, list); |
1918 | list_del(pos); | |
1919 | kfree(dma_ctrlr); | |
60479690 MW |
1920 | } |
1921 | ||
3d0f8bc7 | 1922 | /* resources are stored in link list */ |
43f5e46c | 1923 | list_for_each_safe(pos, n, &ca91cx42_bridge->slave_resources) { |
3d0f8bc7 MW |
1924 | slave_image = list_entry(pos, struct vme_slave_resource, list); |
1925 | list_del(pos); | |
1926 | kfree(slave_image); | |
1927 | } | |
60479690 | 1928 | |
3d0f8bc7 | 1929 | /* resources are stored in link list */ |
43f5e46c | 1930 | list_for_each_safe(pos, n, &ca91cx42_bridge->master_resources) { |
3d0f8bc7 MW |
1931 | master_image = list_entry(pos, struct vme_master_resource, |
1932 | list); | |
1933 | list_del(pos); | |
1934 | kfree(master_image); | |
1935 | } | |
60479690 | 1936 | |
29848ac9 | 1937 | ca91cx42_irq_exit(bridge, pdev); |
60479690 | 1938 | |
29848ac9 | 1939 | iounmap(bridge->base); |
60479690 | 1940 | |
3d0f8bc7 | 1941 | pci_release_regions(pdev); |
60479690 | 1942 | |
3d0f8bc7 MW |
1943 | pci_disable_device(pdev); |
1944 | ||
1945 | kfree(ca91cx42_bridge); | |
60479690 MW |
1946 | } |
1947 | ||
c7b50a2a | 1948 | module_pci_driver(ca91cx42_driver); |
60479690 | 1949 | |
12b2d5c0 MW |
1950 | MODULE_PARM_DESC(geoid, "Override geographical addressing"); |
1951 | module_param(geoid, int, 0); | |
1952 | ||
3d0f8bc7 MW |
1953 | MODULE_DESCRIPTION("VME driver for the Tundra Universe II VME bridge"); |
1954 | MODULE_LICENSE("GPL"); |