Power10 128-bit binary integer operations
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
c7d7aea2
AM
12020-05-11 Alan Modra <amodra@gmail.com>
2
3 * testsuite/gas/ppc/int128.d,
4 * testsuite/gas/ppc/int128.s: New test.
5 * testsuite/gas/ppc/ppc.exp: Run it.
6
94ba9882
AM
72020-05-11 Alan Modra <amodra@gmail.com>
8
9 * testsuite/gas/ppc/vsx_32byte.d,
10 * testsuite/gas/ppc/vsx_32byte.s: New test.
11 * testsuite/gas/ppc/ppc.exp: Run it.
12
f4791f1a
AM
132020-05-11 Alan Modra <amodra@gmail.com>
14
15 * testsuite/gas/ppc/vec_mul.s,
16 * testsuite/gas/ppc/vec_mul.d: New test.
17 * testsuite/gas/ppc/ppc.exp: Run it.
18
3ff0a5ba
PB
192020-05-11 Peter Bergner <bergner@linux.ibm.com>
20
21 * testsuite/gas/ppc/byte_rev.d,
22 * testsuite/gas/ppc/byte_rev.s: New test.
23 * testsuite/gas/ppc/ppc.exp: Run it.
24
afef4fe9
PB
252020-05-11 Peter Bergner <bergner@linux.ibm.com>
26
27 * testsuite/gas/ppc/power10.d: Add paste. tests.
28 * testsuite/gas/ppc/power10.s: Likewise.
29
1224c05d
PB
302020-05-11 Peter Bergner <bergner@linux.ibm.com>
31
32 * testsuite/gas/ppc/power10.s: New test.
33 * testsuite/gas/ppc/power10.d: Likewise.
34 * testsuite/gas/ppc/ppc.exp: Run it.
35
7c1f4227
AM
362020-05-11 Alan Modra <amodra@gmail.com>
37
38 * config/tc-ppc.c (md_assemble): Update for PPC_OPCODE_POWER10
39 renaming.
40 * testsuite/gas/ppc/prefix-align.d: Use -mpower10/-Mpower10 in
41 place of -mfuture/-Mfuture.
42 * testsuite/gas/ppc/prefix-pcrel.d: Likewise.
43 * testsuite/gas/ppc/prefix-reloc.d: Likewise.
44
bfeaed38
NC
452020-05-06 Nick Clifton <nickc@redhat.com>
46
47 * po/sv.po: Updated Swedish translation.
48
6ef719c0
NC
492020-05-06 Nick Clifton <nickc@redhat.com>
50
51 PR 25927
52 * doc/as.texi (Preprocessing): Replace cross reference to not
53 existant document with a URL to the equivalent page in the GCC
54 manual.
55
546cb2d8
NC
562020-05-05 Nick Clifton <nickc@redhat.com>
57
58 * dwarf2dbg.c (out_dir_and_file_list): Add comments describing the
59 construction of a DWARF-5 directory name table.
60 * testsuite/gas/elf/pr25917.d: Update expected output.
61
7d0bd487
GN
622020-05-05 Gunther Nikl <gnikl@justmail.de>
63
64 * config/tc-rx.c (elf_flags): Initialize for non-linux targets.
65 (md_parse_option): Remove initialization of elf_flags.
070b775f 66
fe05f369
ASDV
672020-05-04 Andre Vieira <andre.simoesdiasvieira@arm.com>
68
69 PR gas/25863
70 * config/tc-arm.c (do_mve_vmull): Fix scalar and NEON parsing of vmul.
71 * testsuite/gas/arm/mve-scalar-vmult-it.d: New test.
72 * testsuite/gas/arm/mve-scalar-vmult-it.s: New test.
73
4706679d
NC
742020-05-04 Nick Clifton <nickc@redhat.com>
75
76 PR 25917
77 * dwarf2dbg.c (out_dir_and_file_list): Check for the directory
78 table's existence before looking at its entries.
070b775f
NC
79 Also do not emit a default directory entry if there are no
80 directories in use.
81
4706679d
NC
82 * testsuite/gas/elf/pr25917.s: New test source file.
83 * testsuite/gas/elf/pr25917.d: New test driver.
84 * testsuite/gas/elf/elf.exp (run_elf_list_test): Run the new test.
85
09c1e68a
AC
862020-04-30 Alex Coplan <alex.coplan@arm.com>
87
88 * config/tc-aarch64.c (fix_insn): Implement for
89 AARCH64_OPND_UNDEFINED.
90 (parse_operands): Implement for AARCH64_OPND_UNDEFINED.
91 * testsuite/gas/aarch64/udf.s: New.
92 * testsuite/gas/aarch64/udf.d: New.
93 * testsuite/gas/aarch64/udf-invalid.s: New.
94 * testsuite/gas/aarch64/udf-invalid.l: New.
95 * testsuite/gas/aarch64/udf-invalid.d: New.
96
c578f16e
YS
972020-04-30 Yoshinori Sato <ysato@users.sourceforge.jp>
98
99 * config/tc-rx.c (elf_flags): Reset default value.
100 (md_parse_option): For rx-elf Initialize elf_flags with RX_ABI.
101
935f1f4b
MF
1022020-04-29 Max Filippov <jcmvbkbc@gmail.com>
103
104 * config/tc-xtensa.c (XTENSA_MARCH_EARLIEST): Define macro as 0
105 if it's not defined.
106 (microarch_earliest): New static variable.
107 (xg_translate_idioms): Translate "simcall" to "simcall 0" when
108 simcall opcode has mandatory parameter.
109 (xg_init_global_config): Initialize microarch_earliest.
110
5c936ef5
NC
1112020-04-29 Nick Clifton <nickc@redhat.com>
112
113 PR 22699
114 * config/tc-sh.c (build_Mytes): Change operand type IMM0_8 to
115 IMM0_8S and add support for IMM0_8U.
116 * testsuite/gas/sh/sh4a.s: Add test of a logical insn using an
117 unsigned 8-bit immediate.
118 * testsuite/gas/sh/sh4a.d: Extended expected disassembly.
241e541d 119 * testsuite/gas/sh/sh4al-dsp.d: Update expected disassembly.
5c936ef5 120
251dae91
TC
1212020-04-27 Tamar Christina <tamar.christina@arm.com>
122
123 * NEWS: Add news entry for big-obj.
124 * config/tc-i386.c (i386_target_format): Support new format.
125 * doc/c-i386.texi: Add i386 support.
126 * testsuite/gas/pe/big-obj.d: Rename test to not be x64 specific.
127 * testsuite/gas/pe/pe.exp (big-obj): Make test run on i386 as well.
128
714e6c96
NC
1292020-04-27 Nick Clifton <nickc@redhat.com>
130
131 PR 25878
132 * dwarf2dbg.c (struct file_entry): Add auto_assigned field.
133 (assign_file_to_slot): New function. Fills in an entry in the
134 files table.
135 (allocate_filenum): Use new function.
136 (allocate_filename_to_slot): Use new function. If the specified
137 slot entry is already in use, but was chosen automatically then
138 reassign the automatic entry.
139
a09f656b 1402020-04-26 Hongtao Liu <hongtao.liu@intel.com
141
142 * config/tc-i386.c (lfence_before_ret_shl): New member.
143 (load_insn_p): implict load for POP/POPA/POPF/XLATB, no load
144 for Anysize insns.
145 (insert_after_load): Issue warning for REP CMPS/SCAS.
146 (insert_before_before): Handle iret, Handle
147 -mlfence-before-ret=shl, Adjust operand size of or/not/shl to ret's,
148 (md_parse_option): Change -mlfence-before-ret=[none|not|or] to
149 -mlfence-before-ret=[none/not/or/shl/yes].
150 Enable -mlfence-before-ret=shl when
151 -mlfence-beofre-indirect-branch=all and no explict -mlfence-before-ret option.
152 (md_show_usage): Ditto.
153 * doc/c-i386.texi: Ditto.
154 * testsuite/gas/i386/i386.exp: Add new testcases.
155 * testsuite/gas/i386/lfence-load-b.d: New.
156 * testsuite/gas/i386/lfence-load-b.e: New.
157 * testsuite/gas/i386/lfence-load.d: Modified.
158 * testsuite/gas/i386/lfence-load.e: New.
159 * testsuite/gas/i386/lfence-load.s: Modified.
160 * testsuite/gas/i386/lfence-ret-a.d: Modified.
161 * testsuite/gas/i386/lfence-ret-b.d: Modified.
162 * testsuite/gas/i386/lfence-ret-c.d: New.
163 * testsuite/gas/i386/lfence-ret-d.d: New.
164 * testsuite/gas/i386/lfence-ret.s: Modified.
165 * testsuite/gas/i386/x86-64-lfence-load-b.d: New.
166 * testsuite/gas/i386/x86-64-lfence-load.d: Modified.
167 * testsuite/gas/i386/x86-64-lfence-load.s: Modified.
168 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Modified.
169 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Modified.
170 * testsuite/gas/i386/x86-64-lfence-ret-c.d: New.
171 * testsuite/gas/i386/x86-64-lfence-ret-d.d: New
172 * testsuite/gas/i386/x86-64-lfence-ret-e.d: New.
173 * testsuite/gas/i386/x86-64-lfence-ret.e: New.
174 * testsuite/gas/i386/x86-64-lfence-ret.s: New.
175
30ce8e47
MF
1762020-04-22 Max Filippov <jcmvbkbc@gmail.com>
177
178 PR ld/25861
179 * config/tc-xtensa.c (md_apply_fix): Replace
180 BFD_RELOC_XTENSA_DIFF{8,16,32} generation with
181 BFD_RELOC_XTENSA_PDIFF{8,16,32} and
182 BFD_RELOC_XTENSA_NDIFF{8,16,32} generation.
183 * testsuite/gas/xtensa/loc.d: Replace BFD_RELOC_XTENSA_DIFF16
184 with BFD_RELOC_XTENSA_PDIFF16 in the expected output.
185
31c89d60
AM
1862020-04-22 Alan Modra <amodra@gmail.com>
187
188 * config/obj-elf.c (elf_frob_symbol): Unconditionally remove
189 symbol for ".symver .. remove".
190 * doc/as.texi (.symver): Update.
191 * testsuite/gas/symver/symver11.s: Make foo weak.
192 * testsuite/gas/symver/symver11.d: Expect an error.
193 * testsuite/gas/symver/symver7.d: Allow other random symbols.
194
1d3eb556
L
1952020-04-21 H.J. Lu <hongjiu.lu@intel.com>
196
197 * testsuite/gas/symver/symver11.s: Add ".balign 8".
198
bb2a1453
AS
1992020-04-21 Andreas Schwab <schwab@linux-m68k.org>
200
201 PR 25848
202 * testsuite/gas/m68k/operands.s: Add tests for cmpi.
203 * testsuite/gas/m68k/operands.d: Update.
204 * testsuite/gas/m68k/op68000.d: Update for new error messages.
205
c36876fe
TC
2062020-04-21 Tamar Christina <tamar.christina@arm.com>
207
208 PR binutils/24753
209 * testsuite/gas/arm/pr24753.d: New test.
210 * testsuite/gas/arm/pr24753.s: New test.
211
6914be53
L
2122020-04-21 H.J. Lu <hongjiu.lu@intel.com>
213
214 PR gas/23840
215 PR gas/25295
216 * NEWS: Mention .symver extension.
217 * config/obj-elf.c (obj_elf_find_and_add_versioned_name): New
218 function.
219 (obj_elf_symver): Call obj_elf_find_and_add_versioned_name to
220 add a version name. Add local, hidden and remove visibility
221 support.
222 (elf_frob_symbol): Handle the list of version names. Update the
223 original symbol to local, hidden or remove it from the symbol
224 table.
225 (elf_frob_file_before_adjust): Handle the list of version names.
226 * config/obj-elf.h (elf_visibility): New.
227 (elf_versioned_name_list): Likewise.
228 (elf_obj_sy): Change local to bitfield. Add rename, bad_version
229 and visibility. Change versioned_name pointer to struct
230 elf_versioned_name_list.
231 * doc/as.texi: Update .symver directive.
232 * testsuite/gas/symver/symver.exp: Run all *.d tests. Add more
233 error checking tests.
234 * testsuite/gas/symver/symver6.d: New file.
235 * testsuite/gas/symver/symver7.d: Likewise.
236 * testsuite/gas/symver/symver7.s: Likewise.
237 * testsuite/gas/symver/symver8.d: Likewise.
238 * testsuite/gas/symver/symver8.s: Likewise.
239 * testsuite/gas/symver/symver9.s: Likewise.
240 * testsuite/gas/symver/symver9a.d: Likewise.
241 * testsuite/gas/symver/symver9b.d: Likewise.
242 * testsuite/gas/symver/symver10.s: Likewise.
243 * testsuite/gas/symver/symver10a.d: Likewise.
244 * testsuite/gas/symver/symver10b.d: Likewise.
245 * testsuite/gas/symver/symver11.d: Likewise.
246 * testsuite/gas/symver/symver11.s: Likewise.
247 * testsuite/gas/symver/symver12.d: Likewise.
248 * testsuite/gas/symver/symver12.s: Likewise.
249 * testsuite/gas/symver/symver13.d: Likewise.
250 * testsuite/gas/symver/symver13.s: Likewise.
251 * testsuite/gas/symver/symver14.d: Likewise.
252 * testsuite/gas/symver/symver14.l: Likewise.
253 * testsuite/gas/symver/symver15.d: Likewise.
254 * testsuite/gas/symver/symver15.l: Likewise.
255 * testsuite/gas/symver/symver6.l: Removed.
256 * testsuite/gas/symver/symver6.s: Updated.
257
c2e5c986
SD
2582020-04-20 Sudakshina Das <sudi.das@arm.com>
259
260 * config/tc-aarch64.c (parse_barrier_psb): Update error messages
261 to include TSB.
262 * testsuite/gas/aarch64/system-2.d: Update -march and new tsb tests.
263 * testsuite/gas/aarch64/system-2.s: Add new tsb tests.
264 * testsuite/gas/aarch64/system.d: Update.
265
8a6e1d1d
SD
2662020-04-20 Sudakshina Das <sudi.das@arm.com>
267
268 * testsuite/gas/aarch64/bti.d: Update -march option.
269 * testsuite/gas/aarch64/illegal-bti.d: Remove.
270 * testsuite/gas/aarch64/illegal-bti.l: Remove.
271 * testsuite/gas/aarch64/illegal-ras-1.l: Remove esb.
272 * testsuite/gas/aarch64/illegal-ras-1.s: Remove esb.
273
49af2f5c
AM
2742020-04-17 Alan Modra <amodra@gmail.com>
275
276 * config/tc-bfin.h (TC_EQUAL_IN_INSN): Allow assignment to dot.
277
8e4979ac
NC
2782020-04-16 Gagan Singh Sidhu <broly@mac.com>
279 Nick Clifton <nickc@redhat.com>
280
281 PR 25803
282 * config/obj-elf.c (obj_elf_type): Reject ifunc symbols on MIPS
283 targets.
284 * testsuite/gas/elf/elf.exp: Add MIPS targets to the list to skip
285 for the type-2 test.
286 * testsuite/gas/elf/type-noifunc.e: Update to allow for MIPS
287 targets running this test.
288
c54a9b56
DF
2892020-02-16 David Faust <david.faust@oracle.com>
290
291 * testsuite/gas/bpf/bpf.exp: Run jump32 tests.
292 * testsuite/gas/bpf/jump32.s: New file.
293 * testsuite/gas/bpf/jump32.d: Likewise.
294
3071b197
L
2952020-04-08 H.J. Lu <hongjiu.lu@intel.com>
296
297 * doc/c-i386.texi: Correct -mlfence-before-indirect-branch=
298 documentation.
299
6a3ab923
GN
3002020-04-08 Gunther Nikl <gnikl@justmail.de>
301
302 * config/tc-moxie.h (MD_PCREL_FROM_SECTION): Delete define.
303 (md_pcrel_from): Remove prototytpe.
d9f19885
GN
304 * config/tc-m32c.h (MD_PCREL_FROM_SECTION): Delete duplicate
305 define.
306 (md_pcrel_from_section): Remove duplicate prototype.
9ad4cfa8
GN
307 * tc.h (md_pcrel_from_section): Add prototype.
308 * config/tc-aarch64.h (md_pcrel_from_section): Remove prototype.
309 * config/tc-arc.h (md_pcrel_from_section): Likewise.
310 * config/tc-arm.h (md_pcrel_from_section): Likewise.
311 * config/tc-avr.h (md_pcrel_from_section): Likewise.
312 * config/tc-bfin.h (md_pcrel_from_section): Likewise.
313 * config/tc-bpf.h (md_pcrel_from_section): Likewise.
314 * config/tc-csky.h (md_pcrel_from_section): Likewise.
315 * config/tc-d10v.h (md_pcrel_from_section): Likewise.
316 * config/tc-d30v.h (md_pcrel_from_section): Likewise.
317 * config/tc-epiphany.h (md_pcrel_from_section): Likewise.
318 * config/tc-fr30.h (md_pcrel_from_section): Likewise.
319 * config/tc-frv.h (md_pcrel_from_section): Likewise.
320 * config/tc-iq2000.h (md_pcrel_from_section): Likewise.
321 * config/tc-lm32.h (md_pcrel_from_section): Likewise.
322 * config/tc-m32c.h (md_pcrel_from_section): Likewise.
323 * config/tc-m32r.h (md_pcrel_from_section): Likewise.
324 * config/tc-mcore.h (md_pcrel_from_section): Likewise.
325 * config/tc-mep.h (md_pcrel_from_section): Likewise.
326 * config/tc-metag.h (md_pcrel_from_section): Likewise.
327 * config/tc-microblaze.h (md_pcrel_from_section): Likewise.
328 * config/tc-mmix.h (md_pcrel_from_section): Likewise.
329 * config/tc-moxie.h (md_pcrel_from_section): Likewise.
330 * config/tc-msp430.h (md_pcrel_from_section): Likewise.
331 * config/tc-mt.h (md_pcrel_from_section): Likewise.
332 * config/tc-or1k.h (md_pcrel_from_section): Likewise.
333 * config/tc-ppc.h (md_pcrel_from_section): Likewise.
334 * config/tc-rl78.h (md_pcrel_from_section): Likewise.
335 * config/tc-rx.h (md_pcrel_from_section): Likewise.
336 * config/tc-s390.h (md_pcrel_from_section): Likewise.
337 * config/tc-sh.h (md_pcrel_from_section): Likewise.
338 * config/tc-xc16x.h (md_pcrel_from_section): Likewise.
339 * config/tc-xstormy16.h (md_pcrel_from_section): Likewise.
4c09b8c4
GN
340 * config/tc-microblaze.h (md_begin, md_assemble, md_undefined_symbol,
341 md_show_usage, md_convert_frag, md_operand, md_number_to_chars,
342 md_estimate_size_before_relax, md_section_align, tc_gen_reloc,
343 md_apply_fix3): Delete prototypes.
6a3ab923 344
6e0e8b45
L
3452020-04-07 H.J. Lu <hongjiu.lu@intel.com>
346
347 * NEWS: Mention support for Intel SERIALIZE and TSXLDTRK
348 instructions.
349
266803a2
L
3502020-04-07 H.J. Lu <hongjiu.lu@intel.com>
351
352 * doc/c-z80.texi: Fix @xref warnings.
353
bb651e8b
CL
3542020-04-07 Lili Cui <lili.cui@intel.com>
355
356 * config/tc-i386.c (cpu_arch): Add .TSXLDTRK.
357 (cpu_noarch): Likewise.
358 * doc/c-i386.texi: Document TSXLDTRK.
359 * testsuite/gas/i386/i386.exp: Run TSXLDTRK tests.
360 * testsuite/gas/i386/tsxldtrk.d: Likewise.
361 * testsuite/gas/i386/tsxldtrk.s: Likewise.
362 * testsuite/gas/i386/x86-64-tsxldtrk.d: Likewise.
363
4b27d27c
L
3642020-04-02 Lili Cui <lili.cui@intel.com>
365
366 * config/tc-i386.c (cpu_arch): Add .serialize.
367 (cpu_noarch): Likewise.
368 * doc/c-i386.texi: Document serialize.
369 * testsuite/gas/i386/i386.exp: Run serialize tests
370 * testsuite/gas/i386/serialize.d: Likewise.
371 * testsuite/gas/i386/x86-64-serialize.d: Likewise.
372 * testsuite/gas/i386/serialize.s: Likewise.
373
bb897477
RO
3742020-04-02 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
375
376 * testsuite/gas/elf/section12a.d: Use notarget instead of xfail.
377 * testsuite/gas/elf/section12b.d: Likewise.
378 * testsuite/gas/elf/section16a.d: Likewise.
379 * testsuite/gas/elf/section16b.d: Likewise.
380
59e28a97
GN
3812020-04-02 Gunther Nikl <gnikl@justmail.de>
382
383 * config/tc-m68k.c (m68k_ip): Fix range check for index register
384 with a suppressed address register.
385
efc3a950
L
3862020-04-01 H.J. Lu <hongjiu.lu@intel.com>
387
388 PR gas/25756
389 * config/tc-i386.h (TC_FORCE_RELOCATION_ABS): New.
390 * testsuite/gas/i386/localpic.s: Add a test for relocation
391 against local absolute symbol.
392 * testsuite/gas/i386/x86-64-localpic.s: Likewise.
393 * testsuite/gas/i386/localpic.d: Updated.
394 * testsuite/gas/i386/x86-64-localpic.d: Likewise.
395 * testsuite/gas/i386/ilp32/x86-64-localpic.d: Likewise.
396
15d47c3a
RO
3972020-04-01 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
398
399 PR gas/25732
400 * testsuite/gas/i386/solaris/x86-64-branch-2.d: New file.
401 * testsuite/gas/i386/solaris/x86-64-branch-3.d: New file.
402 * testsuite/gas/i386/solaris/x86-64-jump.d: Incorporate changes to
403 testsuite/gas/i386/x86-64-jump.d.
404 * gas/testsuite/gas/i386/solaris/x86-64-mpx-branch-1.d:
405 Incorporate changes to
406 gas/testsuite/gas/i386/x86-64-mpx-branch-1.d.
407 * testsuite/gas/i386/solaris/x86-64-mpx-branch-2.d : Incorporate
408 changes to testsuite/gas/i386/x86-64-mpx-branch-2.d.
409 * testsuite/gas/i386/x86-64-branch-2.d: Skip on *-*-solaris*.
410 * testsuite/gas/i386/x86-64-branch-3.d: Likewise.
411
876678f0
MR
4122020-03-31 Maciej W. Rozycki <macro@linux-mips.org>
413
414 PR 25611
415 PR 25614
416 * dwarf2dbg.c: Do not include "bignum.h".
417
d1a89da5
NC
4182020-03-30 Nelson Chu <nelson.chu@sifive.com>
419
420 * testsuite/gas/riscv/alias-csr.d: Move this to priv-reg-pseudo.
421 * testsuite/gas/riscv/alias-csr.s: Likewise.
422 * testsuite/gas/riscv/no-aliases-csr.d: Move this
423 to priv-reg-pseudo-noalias.
424 * testsuite/gas/riscv/bad-csr.d: Rename to priv-reg-fail-nonexistent.
425 * testsuite/gas/riscv/bad-csr.l: Likewise.
426 * testsuite/gas/riscv/bad-csr.s: Likewise.
427 * testsuite/gas/riscv/satp.d: Removed. Already included in priv-reg.
428 * testsuite/gas/riscv/satp.s: Likewise.
429 * testsuite/gas/riscv/priv-reg-pseudo.d: New testcase for all pseudo
430 csr instruction, including alias-csr testcase.
431 * testsuite/gas/riscv/priv-reg-pseudo.s: Likewise.
432 * testsuite/gas/riscv/priv-reg-pseudo-noalias.d: New testcase for all
433 pseudo instruction with objdump -Mno-aliases.
434 * testsuite/gas/riscv/priv-reg-fail-nonexistent.d: New testcase.
435 * testsuite/gas/riscv/priv-reg-fail-nonexistent.l: Likewise.
436 * testsuite/gas/riscv/priv-reg-fail-nonexistent.s: Likewise.
437 * testsuite/gas/riscv/priv-reg.d: Update CSR to 1.11.
438 * testsuite/gas/riscv/priv-reg.s: Likewise.
439 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
440 * testsuite/gas/riscv/csr-dw-regnums.d: Likewise.
441 * testsuite/gas/riscv/csr-dw-regnums.s: Likewise.
442
b7780957
J
4432020-03-25 J.W. Jagersma <jwjagersma@gmail.com>
444
445 * config/obj-coff.c (obj_coff_section): Set the bss flag on
446 sections with the "b" attribute.
447
d1023b5d
AM
4482020-03-22 Alan Modra <amodra@gmail.com>
449
450 * testsuite/gas/s12z/truncated.d: Update expected output.
451
0d832e7f
SB
4522020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
453
454 PR 25690
455 * config/tc-z80.c (md_pseudo_table): Add xdef anf xref pseudo ops.
456 * doc/c-z80.texi: Update documentation.
457
327ef784
NC
4582020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
459
460 PR 25641
461 PR 25668
462 PR 25633
463 Fix disassembling ED+A4/AC/B4/BC opcodes.
464 Fix assembling lines containing colonless label and instruction
465 with first operand inside parentheses.
466 Fix registration of unsupported by target CPU registers.
467 * config/tc-z80.c: See above.
468 * config/tc-z80.h: See above.
469 * testsuite/gas/z80/colonless.d: Update test.
470 * testsuite/gas/z80/colonless.s: Likewise.
471 * testsuite/gas/z80/ez80_adl_all.d: Likewise.
472 * testsuite/gas/z80/ez80_unsup_regs.d: Likewise.
473 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
474 * testsuite/gas/z80/gbz80_unsup_regs.d: Likewise.
475 * testsuite/gas/z80/r800_unsup_regs.d: Likewise.
476 * testsuite/gas/z80/unsup_regs.s: Likewise.
477 * testsuite/gas/z80/z180_unsup_regs.d: Likewise.
478 * testsuite/gas/z80/z80.exp: Likewise.
479 * testsuite/gas/z80/z80_strict_unsup_regs.d: Likewise.
480 * testsuite/gas/z80/z80_unsup_regs.d: Likewise.
481 * testsuite/gas/z80/z80n_unsup_regs.d: Likewise.
482
66d1f7cc
AV
4832020-03-13 Andre Vieira <andre.simoesdiasvieira@arm.com>
484
485 PR 25660
486 * config/tc-arm.c (operand_parse_code): Add OP_RNSDMQR and OP_oRNSDMQ.
487 (parse_operands): Handle new operand codes.
488 (do_neon_dyadic_long): Make shape check accept the scalar variants.
489 (asm_opcode_insns): Fix operand codes for vaddl and vsubl.
490 * testsuite/gas/arm/mve-vaddsub-it.s: New test.
491 * testsuite/gas/arm/mve-vaddsub-it.d: New test.
492 * testsuite/gas/arm/mve-vaddsub-it-bad.s: New test.
493 * testsuite/gas/arm/mve-vaddsub-it-bad.l: New test.
494 * testsuite/gas/arm/mve-vaddsub-it-bad.d: New test.
495 * testsuite/gas/arm/nomve-vaddsub-it.d: New test.
496
9e8f1c90
L
4972020-03-11 H.J. Lu <hongjiu.lu@intel.com>
498
499 * NEWS: Mention x86 assembler options for CVE-2020-0551.
500
97b4a8f7
L
5012020-03-11 H.J. Lu <hongjiu.lu@intel.com>
502
503 * testsuite/gas/i386/i386.exp: Run new tests.
504 * testsuite/gas/i386/lfence-byte.d: New file.
505 * testsuite/gas/i386/lfence-byte.e: Likewise.
506 * testsuite/gas/i386/lfence-byte.s: Likewise.
507 * testsuite/gas/i386/lfence-indbr-a.d: Likewise.
508 * testsuite/gas/i386/lfence-indbr-b.d: Likewise.
509 * testsuite/gas/i386/lfence-indbr-c.d: Likewise.
510 * testsuite/gas/i386/lfence-indbr.e: Likewise.
511 * testsuite/gas/i386/lfence-indbr.s: Likewise.
512 * testsuite/gas/i386/lfence-load.d: Likewise.
513 * testsuite/gas/i386/lfence-load.s: Likewise.
514 * testsuite/gas/i386/lfence-ret-a.d: Likewise.
515 * testsuite/gas/i386/lfence-ret-b.d: Likewise.
516 * testsuite/gas/i386/lfence-ret.s: Likewise.
517 * testsuite/gas/i386/x86-64-lfence-byte.d: Likewise.
518 * testsuite/gas/i386/x86-64-lfence-byte.e: Likewise.
519 * testsuite/gas/i386/x86-64-lfence-byte.s: Likewise.
520 * testsuite/gas/i386/x86-64-lfence-indbr-a.d: Likewise.
521 * testsuite/gas/i386/x86-64-lfence-indbr-b.d: Likewise.
522 * testsuite/gas/i386/x86-64-lfence-indbr-c.d: Likewise.
523 * testsuite/gas/i386/x86-64-lfence-indbr.e: Likewise.
524 * testsuite/gas/i386/x86-64-lfence-indbr.s: Likewise.
525 * testsuite/gas/i386/x86-64-lfence-load.d: Likewise.
526 * testsuite/gas/i386/x86-64-lfence-load.s: Likewise.
527 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Likewise.
528 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Likewise.
529
ae531041
L
5302020-03-11 H.J. Lu <hongjiu.lu@intel.com>
531
532 * config/tc-i386.c (lfence_after_load): New.
533 (lfence_before_indirect_branch_kind): New.
534 (lfence_before_indirect_branch): New.
535 (lfence_before_ret_kind): New.
536 (lfence_before_ret): New.
537 (last_insn): New.
538 (load_insn_p): New.
539 (insert_lfence_after): New.
540 (insert_lfence_before): New.
541 (md_assemble): Call insert_lfence_before and insert_lfence_after.
542 Set last_insn.
543 (OPTION_MLFENCE_AFTER_LOAD): New.
544 (OPTION_MLFENCE_BEFORE_INDIRECT_BRANCH): New.
545 (OPTION_MLFENCE_BEFORE_RET): New.
546 (md_longopts): Add -mlfence-after-load=,
547 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
548 (md_parse_option): Handle -mlfence-after-load=,
549 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
550 (md_show_usage): Display -mlfence-after-load=,
551 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
552 (i386_cons_align): New.
553 * config/tc-i386.h (i386_cons_align): New.
554 (md_cons_align): New.
555 * doc/c-i386.texi: Document -mlfence-after-load=,
556 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
557
5496f3c6
NC
5582020-03-11 Nick Clifton <nickc@redhat.com>
559
560 PR 25611
561 PR 25614
562 * dwarf2dbg.c (DWARF2_FILE_TIME_NAME): Default to -1.
563 (DWARF2_FILE_SIZE_NAME): Default to -1.
564 (DWARF2_LINE_VERSION): Default to the current dwarf level or 3,
565 whichever is higher.
566 (DWARF2_LINE_MAX_OPS_PER_INSN): Provide a default value of 1.
567 (NUM_MD5_BYTES): Define.
568 (struct file entry): Add md5 field.
569 (get_filenum): Delete and replace with...
570 (get_basename): New function.
571 (get_directory_table_entry): New function.
572 (allocate_filenum): New function.
573 (allocate_filename_to_slot): New function.
574 (dwarf2_where): Use new functions.
575 (dwarf2_directive_filename): Add support for extended .file
576 pseudo-op.
577 (dwarf2_directive_loc): Allow the use of file number zero with
578 DWARF 5 or higher.
579 (out_file_list): Rename to...
580 (out_dir_and_file_list): Add DWARF 5 support.
581 (out_debug_line): Emit extra values into the section header for
582 DWARF 5.
583 (out_debug_str): Allow for file 0 to be used with DWARF 5.
584 * doc/as.texi (.file): Update the description of this pseudo-op.
585 * testsuite/gas/elf-dwarf-5-file0.s: Add more lines.
586 * testsuite/gas/elf-dwarf-5-file0.d: Update expected dump output.
587 * testsuite/gas/lns/lns-diag-1.l: Update expected error message.
588 * NEWS: Mention the new feature.
589
a6a1f5e0
AM
5902020-03-10 Alan Modra <amodra@gmail.com>
591
592 * config/tc-csky.c (get_operand_value): Rewrite 1 << 31 expressions
593 to avoid signed overflow.
594 * config/tc-mcore.c (md_assemble): Likewise.
595 * config/tc-mips.c (gpr_read_mask, gpr_write_mask): Likewise.
596 * config/tc-nds32.c (SET_ADDEND): Likewise.
597 * config/tc-nios2.c (nios2_assemble_arg_R): Likewise.
598
3fabc179
JB
5992020-03-09 Jan Beulich <jbeulich@suse.com>
600
601 * testsuite/gas/i386/avx.s: Add long-form VCMP[PS][SD] pseudos.
602 * testsuite/gas/i386/avx.d, testsuite/gas/i386/avx-16bit.d,
603 testsuite/gas/i386/avx-intel.d: Adjust expectations.
604
190e5fc8
AM
6052020-03-07 Alan Modra <amodra@gmail.com>
606
607 * testsuite/gas/elf/dwarf-5-file0.s: Don't start directives in
608 first column.
609
84d9ab33
NC
6102020-03-06 Nick Clifton <nickc@redhat.com>
611
612 PR 25614
613 * dwarf2dbg.c (dwarf2_directive_filename): Allow a file number of
614 0 if the dwarf_level is 5 or more. Complain if a filename follows
615 a file 0.
616 * testsuite/gas/elf/dwarf-5-file0.s: New test.
617 * testsuite/gas/elf/dwarf-5-file0.d: New test driver.
618 * testsuite/gas/elf/elf.exp: Run the new test.
619
620 PR 25612
621 * config/tc-ia64.h (DWARF2_VERISION): Fix typo.
622 * doc/as.texi: Fix another typo.
623
31bf1864
NC
6242020-03-06 Nick Clifton <nickc@redhat.com>
625
626 PR 25612
627 * as.c (dwarf_level): Define.
628 (show_usage): Add --gdwarf-3, --gdwarf-4 and --gdwarf-5.
629 (parse_args): Add support for the new options.
630 as.h (dwarf_level): Prototype.
631 * dwarf2dbg.c (DWARF2_VERSION): Use dwarf_level as default version
632 value.
633 * config/tc-ia64.h (DWARF2_VERISION): Update definition.
634 (DWARF2_LINE_VERSION): Remove definition.
635 * doc/as.texi: Document the new options.
636
3c968de5
NC
6372020-03-06 Nick Clifton <nickc@redhat.com>
638
639 PR 25572
640 * as.c (main): Allow matching input and outputs when they are
641 not regular files.
642
bc49bfd8
JB
6432020-03-06 Jan Beulich <jbeulich@suse.com>
644
645 * config/tc-i386.c (match_mem_size): Generalize broadcast special
646 casing.
647 (check_VecOperands): Zap xmmword/ymmword/zmmword when more than
648 one of byte/word/dword/qword is set alongside a SIMD register in
649 a template's operand.
650
4873e243
JB
6512020-03-06 Jan Beulich <jbeulich@suse.com>
652
653 * config/tc-i386.c (match_template): Extend code in logic
654 rejecting certain suffixes in certain modes to also cover mask
655 register use and VecSIB. Drop special casing of broadcast. Skip
656 immediates in the check.
657
e365e234
JB
6582020-03-06 Jan Beulich <jbeulich@suse.com>
659
660 * config/tc-i386.c (match_template): Fold duplicate code in
661 logic rejecting certain suffixes in certain modes. Drop
662 pointless "else".
663
4ed21b58
JB
6642020-03-06 Jan Beulich <jbeulich@suse.com>
665
666 * config/tc-i386.c (process_suffix): Exlucde !vexw insns
667 alongside !norex64 ones.
668 * testsuite/gas/i386/x86-64-avx512bw.s: Test VPEXTR* and VPINSR*
669 with both 32- and 64-bit GPR operands.
670 * testsuite/gas/i386/x86-64-avx512f.s: Test VEXTRACTPS with both
671 32- and 64-bit GPR operands.
672 * testsuite/gas/i386/x86-64-avx512bw-intel.d,
673 testsuite/gas/i386/x86-64-avx512bw.d,
674 testsuite/gas/i386/x86-64-avx512f-intel.d,
675 testsuite/gas/i386/x86-64-avx512f.d: Adjust expectations.
676
643bb870
JB
6772020-03-06 Jan Beulich <jbeulich@suse.com>
678
679 * config/tc-i386.c (md_assemble): Drop use of rex64.
680 (process_suffix): For REX.W for 64-bit CRC32.
681
a23b33b3
JB
6822020-03-06 Jan Beulich <jbeulich@suse.com>
683
684 * config/tc-i386.c (i386_addressing_mode): For 32-bit
685 addressing for MPX insns without base/index.
686 * testsuite/gas/i386/mpx-16bit.s,
687 * testsuite/gas/i386/mpx-16bit.d: New.
688 * testsuite/gas/i386/i386.exp: Run new test.
689
a0497384
JB
6902020-03-06 Jan Beulich <jbeulich@suse.com>
691
692 * testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,
693 testsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,
694 testsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,
695 testsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,
696 * testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases
697 as well as a BSWAP one.
698 * testsuite/gas/i386/rdpid.s: Add 16-bit case.
699 * testsuite/gas/i386/sse2-16bit.s: Cover more insns.
700 * testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,
701 testsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,
702 testsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,
703 testsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,
704 testsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,
705 testsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,
706 testsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,
707 testsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,
708 testsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,
709 testsuite/gas/i386/vmx.d: Adjust expectations.
710
b630c145
JB
7112020-03-06 Jan Beulich <jbeulich@suse.com>
712
713 * config/tc-i386.c (md_assemble): Also exclude tpause and umwait
714 from having their operands swapped.
715 * testsuite/gas/i386/waitpkg.s,
716 testsuite/gas/i386/x86-64-waitpkg.s: Add tpause and umwait
717 3-operand cases as well as testing of 16-bit code generation.
718 * testsuite/gas/i386/waitpkg.d,
719 testsuite/gas/i386/waitpkg-intel.d,
720 testsuite/gas/i386/x86-64-waitpkg.d,
721 testsuite/gas/i386/x86-64-waitpkg-intel.d: Adjust expectations.
722
de48783e
NC
7232020-03-04 Nelson Chu <nelson.chu@sifive.com>
724
dee35d02
NC
725 * config/tc-riscv.c (percent_op_utype): Support the modifier
726 %got_pcrel_hi.
727 * doc/c-riscv.texi: Add documentation.
728 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
729 modifier %got_pcrel_hi.
730 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
731 * testsuite/gas/riscv/relax-reloc.d: Likewise.
732 * testsuite/gas/riscv/relax-reloc.s: Likewise.
733
de48783e
NC
734 * doc/c-riscv.texi (relocation modifiers): Add documentation.
735 (RISC-V-Formats): Update the section name from "Instruction Formats"
736 to "RISC-V Instruction Formats".
737
749479c8
AO
7382020-03-04 Alexandre Oliva <oliva@adacore.com>
739
740 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
741 detected in a section which does not have at least 4 byte
742 alignment.
743 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
744 * testsuite/gas/arm/ldr-t.s: Likewise.
745 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
746 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
747 disassembly, ignoring any NOPs that may have been inserted because
748 of section alignment.
749 * testsuite/gas/arm/ldr-t.d: Likewise.
750
a847e322
JB
7512020-03-04 Jan Beulich <jbeulich@suse.com>
752
753 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
754 * doc/c-i386.texi: Mention sev_es.
755 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
756 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
757 expectations.
758 * testsuite/gas/i386/arch-13-znver1.d,
759 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
760
3cd7f3e3
L
7612020-03-03 H.J. Lu <hongjiu.lu@intel.com>
762
763 * config/tc-i386.c (match_template): Replace ignoresize and
764 defaultsize with mnemonicsize.
765 (process_suffix): Likewise.
766
b8ba1385
SB
7672020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
768
769 PR 25627
770 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
771 instruction LD IY,(HL).
772 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
773 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
774 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
775 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
776
10d97a0f
L
7772020-03-03 H.J. Lu <hongjiu.lu@intel.com>
778
779 PR gas/25622
780 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
781 x86-64-default-suffix-avx.
782 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
783 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
784 * testsuite/gas/i386/noreg64.d: Updated.
785 * testsuite/gas/i386/noreg64.l: Likewise.
786 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
787 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
788 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
789
8326546e
SB
7902020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
791
792 PR 25604
793 * config/tc-z80.c (contains_register): Prevent an illegal memory
794 access when checking an expression for a register name.
795
e3e896e6
AM
7962020-03-03 Alan Modra <amodra@gmail.com>
797
798 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
799 support.
800
a4dd6c97
AM
8012020-03-02 Alan Modra <amodra@gmail.com>
802
803 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
804 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
805 and .sbss sections.
806 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
807 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
808 (s3_s_score_lcomm): Likewise.
809 * config/tc-score7.c: Similarly.
810 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
811
dec7b24b
YS
8122020-02-28 YunQiang Su <syq@debian.org>
813
814 PR gas/25539
815 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
816 to handle multi-labels.
817 (has_label_name): New.
818
cceb53b8
MM
8192020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
820
821 * config/tc-arm.c (enum pred_instruction_type): Remove
822 NEUTRAL_IT_NO_VPT_INSN predication type.
823 (cxn_handle_predication): Modify to require condition suffixes.
824 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
825 * testsuite/gas/arm/cde-scalar.s: Update test.
826 * testsuite/gas/arm/cde-warnings.l: Update test.
827 * testsuite/gas/arm/cde-warnings.s: Update test.
828
da3ec71f
AM
8292020-02-26 Alan Modra <amodra@gmail.com>
830
831 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
832 N_() on empty string.
833
42135cad
AM
8342020-02-26 Alan Modra <amodra@gmail.com>
835
836 * read.c (read_a_source_file): Call strncpy with length one
837 less than size of original_case_string.
838
dc1e8a47
AM
8392020-02-26 Alan Modra <amodra@gmail.com>
840
841 * config/obj-elf.c: Indent labels correctly.
842 * config/obj-macho.c: Likewise.
843 * config/tc-aarch64.c: Likewise.
844 * config/tc-alpha.c: Likewise.
845 * config/tc-arm.c: Likewise.
846 * config/tc-cr16.c: Likewise.
847 * config/tc-crx.c: Likewise.
848 * config/tc-frv.c: Likewise.
849 * config/tc-i386-intel.c: Likewise.
850 * config/tc-i386.c: Likewise.
851 * config/tc-ia64.c: Likewise.
852 * config/tc-mn10200.c: Likewise.
853 * config/tc-mn10300.c: Likewise.
854 * config/tc-nds32.c: Likewise.
855 * config/tc-riscv.c: Likewise.
856 * config/tc-s12z.c: Likewise.
857 * config/tc-xtensa.c: Likewise.
858 * config/tc-z80.c: Likewise.
859 * read.c: Likewise.
860 * symbols.c: Likewise.
861 * write.c: Likewise.
862
bd0cf5a6
NC
8632020-02-20 Nelson Chu <nelson.chu@sifive.com>
864
54b2aec1
NC
865 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
866 we are assembling instruction with CSR. Call riscv_csr_read_only_check
867 after parsing all arguments.
868 (enum csr_insn_type): New enum is used to classify the CSR instruction.
869 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
870 are used to check if we write a read-only CSR by the CSR instruction.
871 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
872 all CSR for the read-only CSR checking.
873 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
874 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
875 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
876 all CSR instructions for the read-only CSR checking.
877 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
878 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
879
2ca89224
NC
880 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
881 (riscv_opts): Initialize it.
882 (reg_lookup_internal): Check the `riscv_opts.csr_check`
883 before doing the CSR checking.
884 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
885 (md_longopts): Add mcsr-check and mno-csr-check.
886 (md_parse_option): Handle new enum option values.
887 (s_riscv_option): Handle new long options.
888 * doc/c-riscv.texi: Add description for the new .option and assembler
889 options.
890 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
891 the CSR checking.
892 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
893
bd0cf5a6
NC
894 * config/tc-riscv.c (csr_extra_hash): New.
895 (enum riscv_csr_class): New enum. Used to decide
896 whether or not this CSR is legal in the current ISA string.
897 (struct riscv_csr_extra): New structure to hold all extra information
898 of CSR.
899 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
900 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
901 Call hash_reg_name to insert CSR address into reg_names_hash.
902 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
903 Decide whether the CSR is valid according to the csr_extra_hash.
904 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
905 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
906 not a boolean. This is same as riscv_init_csr_hash, so keep the
907 consistent usage.
908 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
909 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
910 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
911 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
912 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
913 f-ext CSR are not allowed.
914 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
915 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
916 source file is `priv-reg.s`, and the ISA is rv64if, so the
917 rv32-only CSR are not allowed.
918 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
919
10a95fcc
AM
9202020-02-21 Alan Modra <amodra@gmail.com>
921
922 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
923 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
924
dda2980f
AM
9252020-02-21 Alan Modra <amodra@gmail.com>
926
927 PR 25569
928 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
929 on section size adjustment, instead perform another write if
930 exec header size is larger than section size.
931
bd3380bc
NC
9322020-02-19 Nelson Chu <nelson.chu@sifive.com>
933
934 * doc/c-riscv.texi: Add the doc entries for -march-attr/
935 -mno-arch-attr command line options.
936
fa164239
JW
9372020-02-19 Nelson Chu <nelson.chu@sifive.com>
938
939 * testsuite/gas/riscv/c-add-addi.d: New testcase.
940 * testsuite/gas/riscv/c-add-addi.s: Likewise.
941
fcaaac0a
SB
9422020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
943
944 PR 25576
945 * config/tc-z80.c (md_parse_option): Do not use an underscore
946 prefix for local labels in SDCC compatability mode.
947 (z80_start_line_hook): Remove SDCC dollar label support.
948 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
949 * testsuite/gas/z80/sdcc.s: Likewise.
950
9512020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
952
953 PR 25517
954 * config/tc-z80.c: Add -march option.
955 * doc/as.texi: Update Z80 documentation.
956 * doc/c-z80.texi: Likewise.
957 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
958 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
959 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
960 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
961 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
962 * testsuite/gas/z80/gbz80_all.d: Likewise.
963 * testsuite/gas/z80/r800_extra.d: Likewise.
964 * testsuite/gas/z80/r800_ii8.d: Likewise.
965 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
966 * testsuite/gas/z80/sdcc.d: Likewise.
967 * testsuite/gas/z80/z180.d: Likewise.
968 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
969 * testsuite/gas/z80/z80_doc.d: Likewise.
970 * testsuite/gas/z80/z80_ii8.d: Likewise.
971 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
972 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
973 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
974 * testsuite/gas/z80/z80_sli.d: Likewise.
975 * testsuite/gas/z80/z80n_all.d: Likewise.
976 * testsuite/gas/z80/z80n_reloc.d: Likewise.
977
a7e12755
L
9782020-02-19 H.J. Lu <hongjiu.lu@intel.com>
979
980 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
981 with GNU_PROPERTY_X86_FEATURE_2_MMX.
982 * testsuite/gas/i386/i386.exp: Run property-3 and
983 x86-64-property-3.
984 * testsuite/gas/i386/property-3.d: New file.
985 * testsuite/gas/i386/property-3.s: Likewise.
986 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
987
272a84b1
L
9882020-02-17 H.J. Lu <hongjiu.lu@intel.com>
989
990 * config/tc-i386.c (cpu_arch): Add .popcnt.
991 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
992 Add a tab before @samp{.sse4a}.
993
c8f8eebc
JB
9942020-02-17 Jan Beulich <jbeulich@suse.com>
995
996 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
997 for AddrPrefixOpReg templates. Combine the two pieces of
998 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
999 mode.
1000
eedb0f2c
JB
10012020-02-17 Jan Beulich <jbeulich@suse.com>
1002
1003 PR gas/14439
1004 * config/tc-i386.c (md_assemble): Also suppress operand
1005 swapping for MONITOR{,X} and MWAIT{,X}.
1006 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
1007 Add Intel syntax monitor/mwait tests.
1008 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
1009 Adjust expectations.
1010 *testsuite/gas/i386/sse3-intel.d,
1011 testsuite/gas/i386/x86-64-sse3-intel.d: New.
1012 * testsuite/gas/i386/i386.exp: Run new tests.
1013
b9915cbc
JB
10142020-02-17 Jan Beulich <jbeulich@suse.com>
1015
1016 PR gas/6518
1017 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
1018 [XYZ]MMWord memory operand ambiguity recognition logic (largely
1019 re-indentation).
1020 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
1021 cases.
1022 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
1023 * testsuite/gas/i386/avx512dq-inval.l,
1024 testsuite/gas/i386/inval-avx.l,
1025 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
1026 * testsuite/gas/i386/avx512vl-ambig.s,
1027 testsuite/gas/i386/avx512vl-ambig.l: New.
1028 * testsuite/gas/i386/i386.exp: Run new test.
1029
af5c13b0
L
10302020-02-16 H.J. Lu <hongjiu.lu@intel.com>
1031
1032 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
1033 nosse4.
1034 * doc/c-i386.texi: Document sse4a and nosse4a.
1035
07d98387
L
10362020-02-14 H.J. Lu <hongjiu.lu@intel.com>
1037
1038 * doc/c-i386.texi: Remove the old movsx and movzx documentation
1039 for AT&T syntax.
1040
65fca059
JB
10412020-02-14 Jan Beulich <jbeulich@suse.com>
1042
1043 PR gas/25438
1044 * config/tc-i386.c (md_assemble): Move movsx/movzx special
1045 casing ...
1046 (process_suffix): ... here. Consider just the first operand
1047 initially.
1048 (check_long_reg): Drop opcode 0x63 special case again.
1049 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
1050 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
1051 Move ambiguous operand size tests ...
1052 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1053 testsuite/gas/i386/noreg64.s: ... here.
1054 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
1055 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
1056 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
1057 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
1058 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
1059 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
1060 testsuite/gas/i386/x86-64-movsxd.d,
1061 testsuite/gas/i386/x86-64-movsxd-intel.d,
1062 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
1063 Adjust expectations.
1064 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
1065 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
1066 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
1067 * testsuite/gas/i386/i386.exp: Run new tests.
1068
b6773884
JB
10692020-02-14 Jan Beulich <jbeulich@suse.com>
1070
1071 * config/tc-i386.c (process_operands): Also skip segment
1072 override prefix emission if it matches an already present one.
1073 * testsuite/gas/i386/prefix32.s: Add double segment override
1074 cases.
1075 * testsuite/gas/i386/prefix32.l: Adjust expectations.
1076
92334ad2
JB
10772020-02-14 Jan Beulich <jbeulich@suse.com>
1078
1079 * config/tc-i386.c (process_operands): Drop ineffectual segment
1080 overrides when optimizing.
1081 * testsuite/gas/i386/lea-optimize.d: New.
1082 * testsuite/gas/i386/i386.exp: Run new test.
1083
10842020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB
1085
1086 * config/tc-i386.c (process_operands): Also check insn prefix
1087 for ineffectual segment override warning. Don't cover possible
1088 VEX/EVEX encoded insns there.
1089 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
1090 testsuite/gas/i386/lea.e: New.
1091 * testsuite/gas/i386/i386.exp: Run new test.
1092
0e6724de
L
10932020-02-14 H.J. Lu <hongjiu.lu@intel.com>
1094
1095 PR gas/25438
1096 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
1097 syntax.
1098
292676c1
L
10992020-02-13 Fangrui Song <maskray@google.com>
1100 H.J. Lu <hongjiu.lu@intel.com>
1101
1102 PR gas/25551
1103 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
1104 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
1105 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
1106 * testsuite/gas/i386/relax-5.d: New file.
1107 * testsuite/gas/i386/relax-5.s: Likewise.
1108 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
1109 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
1110
7deea9aa
JB
11112020-02-13 Jan Beulich <jbeulich@suse.com>
1112
1113 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
1114 "nosse4" entry.
1115
6c0946d0
JB
11162020-02-12 Jan Beulich <jbeulich@suse.com>
1117
1118 * config/tc-i386.c (avx512): New (at file scope), moved from
1119 (check_VecOperands): ... here.
1120 (process_suffix): Add [XYZ]MMword operand size handling.
1121 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
1122 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
1123 tests.
1124 * testsuite/gas/i386/avx512dq-inval.l,
1125 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
1126
5990e377
JB
11272020-02-12 Jan Beulich <jbeulich@suse.com>
1128
1129 PR gas/24546
1130 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
1131 code only.
1132 * config/tc-i386-intel.c (i386_intel_operand): Also handle
1133 CALL/JMP in O_tbyte_ptr case.
1134 * doc/c-i386.texi: Mention far call and full pointer load ISA
1135 differences.
1136 * testsuite/gas/i386/x86-64-branch-3.s,
1137 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
1138 * testsuite/gas/i386/x86-64-branch-3.d,
1139 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
1140 * testsuite/gas/i386/x86-64-branch-5.l,
1141 testsuite/gas/i386/x86-64-branch-5.s: New.
1142 * testsuite/gas/i386/i386.exp: Run new test.
1143
9706160a
JB
11442020-02-12 Jan Beulich <jbeulich@suse.com>
1145
1146 PR gas/25438
1147 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
1148 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
1149 64-bit-only warning.
1150 (check_word_reg): Consistently error on mismatching register
1151 size and suffix.
1152 * testsuite/gas/i386/general.s: Replace dword GPR with word one
1153 for movw. Replace suffix / GPR for orb.
1154 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
1155 byte GPRs as well as ones for inb/outb with a word accumulator.
1156 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
1157 testsuite/gas/i386/inval.l: Adjust expectations.
1158
5de4d9ef
JB
11592020-02-12 Jan Beulich <jbeulich@suse.com>
1160
1161 * config/tc-i386.c (operand_type_register_match): Also fall
1162 through initial two if()-s when the template allows for a GPR
1163 operand. Adjust comment.
1164
50128d0c
JB
11652020-02-11 Jan Beulich <jbeulich@suse.com>
1166
1167 (struct _i386_insn): New field "short_form".
1168 (optimize_encoding): Drop setting of shortform field.
1169 (process_suffix): Set i.short_form. Replace shortform use.
1170 (process_operands): Replace shortform use.
1171
1ed818b4
MM
11722020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
1173
1174 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
1175 loop initial declaration.
1176
5aae9ae9
MM
11772020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
1178
1179 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
1180 instructions that can have 5 arguments.
1181 (enum operand_parse_code): Add new operands.
1182 (parse_operands): Account for new operands.
1183 (S5): New macro.
1184 (enum neon_shape_el): Introduce P suffixes for coprocessor.
1185 (neon_select_shape): Account for P suffix.
1186 (LOW1): Move macro to global position.
1187 (HI4): Move macro to global position.
1188 (vcx_assign_vec_d): New.
1189 (vcx_assign_vec_m): New.
1190 (vcx_assign_vec_n): New.
1191 (enum vcx_reg_type): New.
1192 (vcx_get_reg_type): New.
1193 (vcx_size_pos): New.
1194 (vcx_vec_pos): New.
1195 (vcx_handle_shape): New.
1196 (vcx_ensure_register_in_range): New.
1197 (vcx_handle_register_arguments): New.
1198 (vcx_handle_insn_block): New.
1199 (vcx_handle_common_checks): New.
1200 (do_vcx1): New.
1201 (do_vcx2): New.
1202 (do_vcx3): New.
1203 * testsuite/gas/arm/cde-missing-fp.d: New test.
1204 * testsuite/gas/arm/cde-missing-fp.l: New test.
1205 * testsuite/gas/arm/cde-missing-mve.d: New test.
1206 * testsuite/gas/arm/cde-missing-mve.l: New test.
1207 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
1208 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
1209 * testsuite/gas/arm/cde-mve.s: New test.
1210 * testsuite/gas/arm/cde-warnings.l:
1211 * testsuite/gas/arm/cde-warnings.s:
1212 * testsuite/gas/arm/cde.d:
1213 * testsuite/gas/arm/cde.s:
1214
4934a27c
MM
12152020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
1216 Matthew Malcomson <matthew.malcomson@arm.com>
1217
1218 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
1219 CDE coprocessor that can be enabled.
1220 (enum pred_instruction_type): New pred type.
1221 (BAD_NO_VPT): New error message.
1222 (BAD_CDE): New error message.
1223 (BAD_CDE_COPROC): New error message.
1224 (enum operand_parse_code): Add new immediate operands.
1225 (parse_operands): Account for new immediate operands.
1226 (check_cde_operand): New.
1227 (cde_coproc_enabled): New.
1228 (cde_coproc_pos): New.
1229 (cde_handle_coproc): New.
1230 (cxn_handle_predication): New.
1231 (do_custom_instruction_1): New.
1232 (do_custom_instruction_2): New.
1233 (do_custom_instruction_3): New.
1234 (do_cx1): New.
1235 (do_cx1a): New.
1236 (do_cx1d): New.
1237 (do_cx1da): New.
1238 (do_cx2): New.
1239 (do_cx2a): New.
1240 (do_cx2d): New.
1241 (do_cx2da): New.
1242 (do_cx3): New.
1243 (do_cx3a): New.
1244 (do_cx3d): New.
1245 (do_cx3da): New.
1246 (handle_pred_state): Define new IT block behaviour.
1247 (insns): Add newn CX*{,d}{,a} instructions.
1248 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
1249 Define new cdecp extension strings.
1250 * doc/c-arm.texi: Document new cdecp extension arguments.
1251 * testsuite/gas/arm/cde-scalar.d: New test.
1252 * testsuite/gas/arm/cde-scalar.s: New test.
1253 * testsuite/gas/arm/cde-warnings.d: New test.
1254 * testsuite/gas/arm/cde-warnings.l: New test.
1255 * testsuite/gas/arm/cde-warnings.s: New test.
1256 * testsuite/gas/arm/cde.d: New test.
1257 * testsuite/gas/arm/cde.s: New test.
1258
4b5aaf5f
L
12592020-02-10 H.J. Lu <hongjiu.lu@intel.com>
1260
1261 PR gas/25516
1262 * config/tc-i386.c (intel64): Renamed to ...
1263 (isa64): This.
1264 (match_template): Accept Intel64 only instruction by default.
1265 (i386_displacement): Updated.
1266 (md_parse_option): Updated.
1267 * c-i386.texi: Update -mamd64/-mintel64 documentation.
1268 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
1269 -mamd64 to x86-64-sysenter-amd.
1270 * testsuite/gas/i386/x86-64-sysenter.d: New file.
1271
33176d91
AM
12722020-02-10 Alan Modra <amodra@gmail.com>
1273
1274 * config/obj-elf.c (obj_elf_change_section): Error for section
1275 type, attr or entsize changes in assembly.
1276 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
1277 * testsuite/gas/elf/section5.l: Update.
1278
82194874
AM
12792020-02-10 Alan Modra <amodra@gmail.com>
1280
1281 * output-file.c (output_file_close): Do a normal close when
1282 flag_always_generate_output.
1283 * write.c (write_object_file): Don't stop output when
1284 flag_always_generate_output.
1285
9fc0b501
SB
12862020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
1287
1288 PR 25469
1289 * config/tc-z80.c: Add -gbz80 command line option to generate code
1290 for the GameBoy Z80. Add support for generating DWARF.
1291 * config/tc-z80.h: Add support for DWARF debug information
1292 generation.
1293 * doc/c-z80.texi: Document new command line option.
1294 * testsuite/gas/z80/gbz80_all.d: New file.
1295 * testsuite/gas/z80/gbz80_all.s: New file.
1296 * testsuite/gas/z80/z80.exp: Run the new tests.
1297 * testsuite/gas/z80/z80n_all.d: New file.
1298 * testsuite/gas/z80/z80n_all.s: New file.
1299 * testsuite/gas/z80/z80n_reloc.d: New file.
1300
b7d07216
L
13012020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1302
1303 PR gas/25381
1304 * config/obj-elf.c (get_section): Also check
1305 linked_to_symbol_name.
1306 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
1307 (obj_elf_parse_section_letters): Handle the 'o' flag.
1308 (build_group_lists): Renamed to ...
1309 (build_additional_section_info): This. Set elf_linked_to_section
1310 from map_head.linked_to_symbol_name.
1311 (elf_adjust_symtab): Updated.
1312 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
1313 * doc/as.texi: Document the 'o' flag.
1314 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
1315 * testsuite/gas/elf/section18.d: New file.
1316 * testsuite/gas/elf/section18.s: Likewise.
1317 * testsuite/gas/elf/section19.d: Likewise.
1318 * testsuite/gas/elf/section19.s: Likewise.
1319 * testsuite/gas/elf/section20.d: Likewise.
1320 * testsuite/gas/elf/section20.s: Likewise.
1321 * testsuite/gas/elf/section21.d: Likewise.
1322 * testsuite/gas/elf/section21.l: Likewise.
1323 * testsuite/gas/elf/section21.s: Likewise.
1324
5eb617a7
L
13252020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1326
1327 * NEWS: Mention x86 assembler options to align branches for
1328 binutils 2.34.
1329
986ac314
L
13302020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1331
1332 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
1333 only for ELF targets.
1334 * testsuite/gas/i386/unique.d: Don't xfail.
1335 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1336
19234a6d
AM
13372020-02-06 Alan Modra <amodra@gmail.com>
1338
1339 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
1340 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1341
02e0be69
AM
13422020-02-06 Alan Modra <amodra@gmail.com>
1343
1344 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
1345 xfail, and rename test.
1346 * testsuite/gas/elf/section12b.d: Likewise.
1347 * testsuite/gas/elf/section16a.d: Likewise.
1348 * testsuite/gas/elf/section16b.d: Likewise.
1349
a8c4d40b
L
13502020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1351
1352 PR gas/25380
1353 * config/obj-elf.c (section_match): Removed.
1354 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
1355 section_id.
1356 (obj_elf_change_section): Replace info and group_name arguments
1357 with match_p. Also update the section ID and flags from match_p.
1358 (obj_elf_section): Handle "unique,N". Update call to
1359 obj_elf_change_section.
1360 * config/obj-elf.h (elf_section_match): New.
1361 (obj_elf_change_section): Updated.
1362 * config/tc-arm.c (start_unwind_section): Update call to
1363 obj_elf_change_section.
1364 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
1365 * config/tc-microblaze.c (microblaze_s_data): Likewise.
1366 (microblaze_s_sdata): Likewise.
1367 (microblaze_s_rdata): Likewise.
1368 (microblaze_s_bss): Likewise.
1369 * config/tc-mips.c (s_change_section): Likewise.
1370 * config/tc-msp430.c (msp430_profiler): Likewise.
1371 * config/tc-rx.c (parse_rx_section): Likewise.
1372 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
1373 * doc/as.texi: Document "unique,N" in .section directive.
1374 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
1375 * testsuite/gas/elf/section15.d: New file.
1376 * testsuite/gas/elf/section15.s: Likewise.
1377 * testsuite/gas/elf/section16.s: Likewise.
1378 * testsuite/gas/elf/section16a.d: Likewise.
1379 * testsuite/gas/elf/section16b.d: Likewise.
1380 * testsuite/gas/elf/section17.d: Likewise.
1381 * testsuite/gas/elf/section17.l: Likewise.
1382 * testsuite/gas/elf/section17.s: Likewise.
1383 * testsuite/gas/i386/unique.d: Likewise.
1384 * testsuite/gas/i386/unique.s: Likewise.
1385 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1386 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
1387
575d37ae
L
13882020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1389
1390 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
1391
2384096c
G
13922020-02-01 Anthony Green <green@moxielogic.com>
1393
1394 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
1395
95441c43
SL
13962020-01-31 Sandra Loosemore <sandra@codesourcery.com>
1397
1398 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
1399 %tls_ldo.
1400
d465d695
AV
14012020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
1402
1403 PR gas/25472
1404 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
1405 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
1406 +mve.
1407 * testsuite/gas/arm/mve_dsp.d: New test.
1408
d26cc8a9
NC
14092020-01-31 Nick Clifton <nickc@redhat.com>
1410
1411 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
1412 rather than BFD_RELOC_NONE.
1413
90e9955a
SP
14142020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
1415
1416 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
1417 to support VLDMIA instruction for MVE.
1418 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
1419 instruction for MVE.
1420 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
1421 instruction for MVE.
1422 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
1423 instruction for MVE.
1424 * testsuite/gas/arm/mve-ldst.d: New test.
1425 * testsuite/gas/arm/mve-ldst.s: Likewise.
1426
53943f32
NC
14272020-01-31 Nick Clifton <nickc@redhat.com>
1428
1429 * po/fr.po: Updated French translation.
1430 * po/ru.po: Updated Russian translation.
1431
c3036ed0
RS
14322020-01-31 Richard Sandiford <richard.sandiford@arm.com>
1433
1434 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
1435 .s for the movprfx.
1436 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
1437 * testsuite/gas/aarch64/sve-movprfx_28.d,
1438 * testsuite/gas/aarch64/sve-movprfx_28.l,
1439 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
1440
2ae4c703
JB
14412020-01-30 Jan Beulich <jbeulich@suse.com>
1442
1443 * config/tc-i386.c (output_disp): Tighten base_opcode check.
1444 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
1445 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
1446 Adjust expectations.
1447
bd434cc4
JM
14482020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
1449
1450 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
1451 * testsuite/gas/bpf/alu-be.d: Likewise.
1452 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
1453 * testsuite/gas/bpf/alu32-be.d: Likewise.
1454
aeab2b26
JB
14552020-01-30 Jan Beulich <jbeulich@suse.com>
1456
1457 * testsuite/gas/i386/x86-64-branch-2.s,
1458 testsuite/gas/i386/x86-64-branch-4.s,
1459 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
1460 * testsuite/gas/i386/ilp32/x86-64-branch.d,
1461 testsuite/gas/i386/x86-64-branch-2.d,
1462 testsuite/gas/i386/x86-64-branch-4.l,
1463 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
1464
873494c8
JB
14652020-01-30 Jan Beulich <jbeulich@suse.com>
1466
1467 * config/tc-i386.c (process_suffix): .
1468 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
1469 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
1470 Add LRETQ case.
1471 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
1472 suffix.
1473 testsuite/gas/i386/x86_64.s: Add RETF cases.
1474 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
1475 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
1476 testsuite/gas/i386/x86-64-opcode.d,
1477 testsuite/gas/i386/x86-64-suffix-intel.d,
1478 testsuite/gas/i386/x86-64-suffix.d,
1479 testsuite/gas/i386/x86_64-intel.d
1480 testsuite/gas/i386/x86_64.d: Adjust expectations.
1481 * testsuite/gas/i386/x86-64-suffix.e,
1482 testsuite/gas/i386/x86_64.e: New.
1483
62b3f548
JB
14842020-01-30 Jan Beulich <jbeulich@suse.com>
1485
1486 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
1487 special case.
1488
bc31405e
L
14892020-01-27 H.J. Lu <hongjiu.lu@intel.com>
1490
1491 PR binutils/25445
1492 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
1493 movsxd.
1494 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
1495 differences. Document movslq and movsxd.
1496 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
1497 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
1498 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
1499 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
1500 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
1501 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
1502 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
1503 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
1504 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
1505 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
1506 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
1507
e3696f67
AM
15082020-01-27 Alan Modra <amodra@gmail.com>
1509
1510 * testsuite/gas/all/gas.exp: Replace case statements with switch
1511 statements.
1512 * testsuite/gas/elf/elf.exp: Likewise.
1513 * testsuite/gas/macros/macros.exp: Likewise.
1514 * testsuite/lib/gas-defs.exp: Likewise.
1515
7568c93b
TC
15162020-01-27 Tamar Christina <tamar.christina@arm.com>
1517
1518 PR 25403
1519 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
1520 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
1521
403d1bd9
JW
15222020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
1523
1524 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
1525 s exts must be known, so rename *ok* to *fail*.
1526 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
1527 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
1528 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
1529 above change.
1530 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
1531 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
1532
be4c5e58
L
15332020-01-22 H.J. Lu <hongjiu.lu@intel.com>
1534
1535 PR gas/25438
1536 * config/tc-i386.c (check_long_reg): Always disallow double word
1537 suffix in mnemonic with word general register.
1538 * testsuite/gas/i386/general.s: Replace word general register
1539 with double word general register for movl.
1540 * testsuite/gas/i386/inval.s: Add tests for movl with word general
1541 register.
1542 * testsuite/gas/i386/general.l: Updated.
1543 * testsuite/gas/i386/inval.l: Likewise.
1544
9e7028aa
AM
15452020-01-22 Alan Modra <amodra@gmail.com>
1546
1547 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
1548 __tls_get_addr_desc and __tls_get_addr_opt.
1549
e3ed17f3
JB
15502020-01-21 Jan Beulich <jbeulich@suse.com>
1551
1552 * testsuite/gas/i386/inval-crc32.s,
1553 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
1554 * testsuite/gas/i386/inval-crc32.l,
1555 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
1556
1a035124
JB
15572020-01-21 Jan Beulich <jbeulich@suse.com>
1558
1559 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
1560 generic code path. Deal with No_lSuf being set in a template.
1561 * testsuite/gas/i386/inval-crc32.l,
1562 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
1563 instead of error(s) when operand size is ambiguous.
1564 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1565 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
1566 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
1567 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
1568 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
1569 Adjust expectations.
1570
c006a730
JB
15712020-01-21 Jan Beulich <jbeulich@suse.com>
1572
1573 * config/tc-i386.c (process_suffix): Drop SYSRET special case
1574 and an intel_syntax check. Re-write lack-of-suffix processing
1575 logic.
1576 * doc/c-i386.texi: Document operand size defaults for suffix-
1577 less AT&T syntax insns.
1578 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
1579 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
1580 testsuite/gas/i386/x86-64-avx-scalar.s,
1581 testsuite/gas/i386/x86-64-avx.s,
1582 testsuite/gas/i386/x86-64-bundle.s,
1583 testsuite/gas/i386/x86-64-intel64.s,
1584 testsuite/gas/i386/x86-64-lock-1.s,
1585 testsuite/gas/i386/x86-64-opcode.s,
1586 testsuite/gas/i386/x86-64-sse2avx.s,
1587 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
1588 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
1589 testsuite/gas/i386/x86-64-nops.s,
1590 testsuite/gas/i386/x86-64-ptwrite.s,
1591 testsuite/gas/i386/x86-64-simd.s,
1592 testsuite/gas/i386/x86-64-sse-noavx.s,
1593 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
1594 insns.
1595 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1596 testsuite/gas/i386/noreg64.s: Add further tests.
1597 * testsuite/gas/i386/ilp32/x86-64-nops.d,
1598 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
1599 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
1600 testsuite/gas/i386/sse-noavx.d,
1601 testsuite/gas/i386/x86-64-intel64.d,
1602 testsuite/gas/i386/x86-64-nops.d,
1603 testsuite/gas/i386/x86-64-opcode.d,
1604 testsuite/gas/i386/x86-64-ptwrite-intel.d,
1605 testsuite/gas/i386/x86-64-ptwrite.d,
1606 testsuite/gas/i386/x86-64-simd-intel.d,
1607 testsuite/gas/i386/x86-64-simd-suffix.d,
1608 testsuite/gas/i386/x86-64-simd.d,
1609 testsuite/gas/i386/x86-64-sse-noavx.d
1610 testsuite/gas/i386/x86-64-suffix.d,
1611 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
1612 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
1613 testsuite/gas/i386/noreg64.l: New.
1614 * testsuite/gas/i386/i386.exp: Run new tests.
1615
c906a69a
JB
16162020-01-21 Jan Beulich <jbeulich@suse.com>
1617
1618 * testsuite/gas/i386/avx512_bf16_vl.s,
1619 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
1620 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
1621 broadcast forms of VCVTNEPS2BF16.
1622 * testsuite/gas/i386/avx512_bf16_vl.d,
1623 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
1624
26916852
NC
16252020-01-20 Nick Clifton <nickc@redhat.com>
1626
1627 * po/uk.po: Updated Ukranian translation.
1628
14470f07
L
16292020-01-20 H.J. Lu <hongjiu.lu@intel.com>
1630
1631 PR ld/25416
1632 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
1633 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
1634 x32 object.
1635 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
1636 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
1637 R_X86_64_GOTPC32_TLSDESC relocation.
1638
1b1bb2c6
NC
16392020-01-18 Nick Clifton <nickc@redhat.com>
1640
1641 * configure: Regenerate.
1642 * po/gas.pot: Regenerate.
1643
ae774686
NC
16442020-01-18 Nick Clifton <nickc@redhat.com>
1645
1646 Binutils 2.34 branch created.
1647
42e04b36
L
16482020-01-17 H.J. Lu <hongjiu.lu@intel.com>
1649
1650 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
1651 with vex_encoding_vex.
1652 (parse_insn): Likewise.
1653 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
1654 and {vex3} documentation.
1655 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
1656 {vex}.
1657 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
1658
2da2eaf4
AV
16592020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1660
1661 PR 25376
1662 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
1663 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
1664 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
1665 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
1666 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
1667 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
1668
45a4bb20
JB
16692020-01-16 Jan Beulich <jbeulich@suse.com>
1670
1671 * config/tc-i386.c (match_template): Drop found_cpu_match local
1672 variable.
1673
4814632e
JB
16742020-01-16 Jan Beulich <jbeulich@suse.com>
1675
1676 * testsuite/gas/i386/avx512dq-inval.l,
1677 testsuite/gas/i386/avx512dq-inval.s: New.
1678 * testsuite/gas/i386/i386.exp: Run new test.
1679
131cb553
JL
16802020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
1681
1682 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
1683 relocations when the target is 430X, except when extracting part of an
1684 expression.
1685 (msp430_srcoperand): Adjust comment.
1686 Initialize the expp member of the msp430_operand_s struct as
1687 appropriate.
1688 (msp430_dstoperand): Likewise.
1689 * testsuite/gas/msp430/msp430.exp: Run new test.
1690 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
1691 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
1692
c24d0e8d
AM
16932020-01-15 Alan Modra <amodra@gmail.com>
1694
1695 * configure.tgt: Add sparc-*-freebsd case.
1696
e44925ae
LC
16972020-01-14 Lili Cui <lili.cui@intel.com>
1698
1699 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
1700 * testsuite/gas/i386/align-branch-1b.d: Likewise.
1701 * testsuite/gas/i386/align-branch-1c.d: Likewise.
1702 * testsuite/gas/i386/align-branch-1d.d: Likewise.
1703 * testsuite/gas/i386/align-branch-1e.d: Likewise.
1704 * testsuite/gas/i386/align-branch-1f.d: Likewise.
1705 * testsuite/gas/i386/align-branch-1g.d: Likewise.
1706 * testsuite/gas/i386/align-branch-1h.d: Likewise.
1707 * testsuite/gas/i386/align-branch-1i.d: Likewise.
1708 * testsuite/gas/i386/align-branch-5.d: Likewise.
1709 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
1710 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
1711 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
1712 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
1713 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
1714 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
1715 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
1716 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
1717 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
1718 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
1719 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
1720 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
1721
7a6bf3be
SB
17222020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1723
1724 PR 25377
1725 * config/tc-z80.c: Add support for half precision, single
1726 precision and double precision floating point values.
1727 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1728 * doc/as.texi: Add new z80 command line options.
1729 * doc/c-z80.texi: Document new z80 command line options.
1730 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1731 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1732 * testsuite/gas/z80/z80.exp: Run the new test.
1733 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1734 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1735 * testsuite/gas/z80/strings.d: Update expected output.
1736
82e9597c
MM
17372020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1738
1739 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1740 dependency.
1741
5e4f7e05
CZ
17422020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1743
1744 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1745 the CPU.
1746 * config/tc-arc.h: Add header if/defs.
1747 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1748
febda64f
AM
17492020-01-13 Alan Modra <amodra@gmail.com>
1750
1751 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1752
5496abe1
AM
17532020-01-13 Alan Modra <amodra@gmail.com>
1754
1755 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1756 insertion.
1757
ec4181f2
AM
17582020-01-10 Alan Modra <amodra@gmail.com>
1759
1760 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1761 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1762
40c75bc8
SB
17632020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1764
1765 PR 25224
1766 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1767 opcode byte values.
1768 (emit_ld_r_r): Likewise.
1769 (emit_ld_rr_m): Likewise.
1770 (emit_ld_rr_nn): Likewise.
1771
72aea328
JB
17722020-01-09 Jan Beulich <jbeulich@suse.com>
1773
1774 * config/tc-i386.c (optimize_encoding): Add
1775 is_any_vex_encoding() invocations. Drop respective
1776 i.tm.extension_opcode == None checks.
1777
3f93af61
JB
17782020-01-09 Jan Beulich <jbeulich@suse.com>
1779
1780 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1781 REX transformations. Correct comment indentation.
1782
7697afb6
JB
17832020-01-09 Jan Beulich <jbeulich@suse.com>
1784
1785 * config/tc-i386.c (optimize_encoding): Generalize register
1786 transformation for TEST optimization.
1787
d835a58b
JB
17882020-01-09 Jan Beulich <jbeulich@suse.com>
1789
1790 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1791 testsuite/gas/i386/x86-64-sysenter-amd.d,
1792 testsuite/gas/i386/x86-64-sysenter-amd.l,
1793 testsuite/gas/i386/x86-64-sysenter-intel.d,
1794 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1795 * testsuite/gas/i386/i386.exp: Run new tests.
1796
915808f6
NC
17972020-01-08 Nick Clifton <nickc@redhat.com>
1798
1799 PR 25284
1800 * doc/as.texi (Align): Document the fact that all arguments can be
1801 omitted.
1802 (Balign): Likewise.
1803 (P2align): Likewise.
1804
f1f28025
NC
18052020-01-08 Nick Clifton <nickc@redhat.com>
1806
1807 PR 14891
1808 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1809 already defined as a different symbol type.
1810 * testsuite/gas/elf/pr14891.s: New test source file.
1811 * testsuite/gas/elf/pr14891.d: New test driver.
1812 * testsuite/gas/elf/pr14891.s: New test expected error output.
1813 * testsuite/gas/elf/elf.exp: Run the new test.
1814
030a2e78
AM
18152020-01-08 Alan Modra <amodra@gmail.com>
1816
1817 * config/tc-z8k.c (md_begin): Make idx unsigned.
1818 (get_specific): Likewise for this_index.
1819
2a1ebfb2
CZ
18202020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1821
1822 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1823 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1824 (md_operand): Set X_md to absent.
1825 (arc_parse_name): Check for X_md.
1826
16d87673
SB
18272020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1828
1829 PR 25311
1830 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1831 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1832 NO_STRING_ESCAPES.
1833 * read.c (next_char_of_string): Likewise.
1834 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1835 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1836
a2322019
NC
18372020-01-03 Nick Clifton <nickc@redhat.com>
1838
1839 * po/sv.po: Updated Swedish translation.
1840
5437a02a
JB
18412020-01-03 Jan Beulich <jbeulich@suse.com>
1842
1843 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1844 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1845
567dfba2
JB
18462020-01-03 Jan Beulich <jbeulich@suse.com>
1847
1848 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1849 by-element usdot. Add 64-bit form tests for by-element sudot.
1850 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1851
8c45011a
JB
18522020-01-03 Jan Beulich <jbeulich@suse.com>
1853
1854 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1855 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1856
f4950f76
JB
18572020-01-03 Jan Beulich <jbeulich@suse.com>
1858
1859 * testsuite/gas/aarch64/f64mm.d,
1860 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1861
6655dba2
SB
18622020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1863
1864 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1865 support for assembler code generated by SDCC. Add new relocation
1866 types. Add z80-elf target support.
1867 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1868 labels. Local labels starts from ".L".
1869 * NEWS: Mention the new support.
1870 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1871 * testsuite/gas/all/fwdexp.s: Likewise.
1872 * testsuite/gas/all/cond.l: Likewise.
1873 * testsuite/gas/all/cond.s: Likewise.
1874 * testsuite/gas/all/fwdexp.d: Likewise.
1875 * testsuite/gas/all/fwdexp.s: Likewise.
1876 * testsuite/gas/elf/section2.e-mips: Likewise.
1877 * testsuite/gas/elf/section2.l: Likewise.
1878 * testsuite/gas/elf/section2.s: Likewise.
1879 * testsuite/gas/macros/app1.d: Likewise.
1880 * testsuite/gas/macros/app1.s: Likewise.
1881 * testsuite/gas/macros/app2.d: Likewise.
1882 * testsuite/gas/macros/app2.s: Likewise.
1883 * testsuite/gas/macros/app3.d: Likewise.
1884 * testsuite/gas/macros/app3.s: Likewise.
1885 * testsuite/gas/macros/app4.d: Likewise.
1886 * testsuite/gas/macros/app4.s: Likewise.
1887 * testsuite/gas/macros/app4b.s: Likewise.
1888 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1889 * testsuite/gas/z80/z80.exp: Add new tests
1890 * testsuite/gas/z80/dollar.d: New file.
1891 * testsuite/gas/z80/dollar.s: New file.
1892 * testsuite/gas/z80/ez80_adl_all.d: New file.
1893 * testsuite/gas/z80/ez80_adl_all.s: New file.
1894 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1895 * testsuite/gas/z80/ez80_isuf.s: New file.
1896 * testsuite/gas/z80/ez80_z80_all.d: New file.
1897 * testsuite/gas/z80/ez80_z80_all.s: New file.
1898 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1899 * testsuite/gas/z80/r800_extra.d: New file.
1900 * testsuite/gas/z80/r800_extra.s: New file.
1901 * testsuite/gas/z80/r800_ii8.d: New file.
1902 * testsuite/gas/z80/r800_z80_doc.d: New file.
1903 * testsuite/gas/z80/z180.d: New file.
1904 * testsuite/gas/z80/z180.s: New file.
1905 * testsuite/gas/z80/z180_z80_doc.d: New file.
1906 * testsuite/gas/z80/z80_doc.d: New file.
1907 * testsuite/gas/z80/z80_doc.s: New file.
1908 * testsuite/gas/z80/z80_ii8.d: New file.
1909 * testsuite/gas/z80/z80_ii8.s: New file.
1910 * testsuite/gas/z80/z80_in_f_c.d: New file.
1911 * testsuite/gas/z80/z80_in_f_c.s: New file.
1912 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1913 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1914 * testsuite/gas/z80/z80_out_c_0.d: New file.
1915 * testsuite/gas/z80/z80_out_c_0.s: New file.
1916 * testsuite/gas/z80/z80_reloc.d: New file.
1917 * testsuite/gas/z80/z80_reloc.s: New file.
1918 * testsuite/gas/z80/z80_sli.d: New file.
1919 * testsuite/gas/z80/z80_sli.s: New file.
1920
a65b5de6
SN
19212020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1922
1923 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1924 REGLIST_RN.
1925
b14ce8bf
AM
19262020-01-01 Alan Modra <amodra@gmail.com>
1927
1928 Update year range in copyright notice of all files.
1929
0b114740 1930For older changes see ChangeLog-2019
3499769a 1931\f
0b114740 1932Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM
1933
1934Copying and distribution of this file, with or without modification,
1935are permitted in any medium without royalty provided the copyright
1936notice and this notice are preserved.
1937
1938Local Variables:
1939mode: change-log
1940left-margin: 8
1941fill-column: 74
1942version-control: never
1943End:
This page took 0.346844 seconds and 4 git commands to generate.